Fitter report for DE10_NANO_SoC_GHRD
Thu Feb  8 18:58:19 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Thu Feb  8 18:58:19 2018      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; DE10_NANO_SoC_GHRD                         ;
; Top-level Entity Name           ; toplevel                                   ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CSEBA6U23I7                               ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 4,468 / 41,910 ( 11 % )                    ;
; Total registers                 ; 7231                                       ;
; Total pins                      ; 181 / 314 ( 58 % )                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 4,359,040 / 5,662,720 ( 77 % )             ;
; Total DSP Blocks                ; 2 / 112 ( 2 % )                            ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1 / 6 ( 17 % )                             ;
; Total DLLs                      ; 1 / 4 ( 25 % )                             ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                          ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 100                                   ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate full fit report during ECO compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.77        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.8%      ;
;     Processors 3-4         ;  25.6%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; I/O Assignment Warnings                                    ;
+---------------------+--------------------------------------+
; Pin Name            ; Reason                               ;
+---------------------+--------------------------------------+
; LED[0]              ; Missing drive strength and slew rate ;
; LED[2]              ; Missing drive strength and slew rate ;
; LED[3]              ; Missing drive strength and slew rate ;
; LED[1]              ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]    ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]   ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]   ; Missing slew rate                    ;
; HPS_DDR3_BA[0]      ; Missing slew rate                    ;
; HPS_DDR3_BA[1]      ; Missing slew rate                    ;
; HPS_DDR3_BA[2]      ; Missing slew rate                    ;
; HPS_DDR3_CAS_N      ; Missing slew rate                    ;
; HPS_DDR3_CKE        ; Missing slew rate                    ;
; HPS_DDR3_CS_N       ; Missing slew rate                    ;
; HPS_DDR3_ODT        ; Missing slew rate                    ;
; HPS_DDR3_RAS_N      ; Missing slew rate                    ;
; HPS_DDR3_RESET_N    ; Missing slew rate                    ;
; HPS_DDR3_WE_N       ; Missing slew rate                    ;
; HPS_SD_CLK          ; Missing drive strength and slew rate ;
; HPS_SPIM_CLK        ; Missing drive strength and slew rate ;
; HPS_SPIM_MOSI       ; Missing drive strength and slew rate ;
; HPS_UART_TX         ; Missing drive strength and slew rate ;
; HPS_USB_STP         ; Missing drive strength and slew rate ;
; HDMI_TX_CLK         ; Missing drive strength and slew rate ;
; HDMI_TX_D[0]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[1]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[2]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[3]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[4]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[5]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[6]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[7]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[8]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[9]        ; Missing drive strength and slew rate ;
; HDMI_TX_D[10]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[11]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[12]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[13]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[14]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[15]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[16]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[17]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[18]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[19]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[20]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[21]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[22]       ; Missing drive strength and slew rate ;
; HDMI_TX_D[23]       ; Missing drive strength and slew rate ;
; HDMI_TX_DE          ; Missing drive strength and slew rate ;
; HDMI_TX_HS          ; Missing drive strength and slew rate ;
; HDMI_TX_VS          ; Missing drive strength and slew rate ;
; LED[4]              ; Missing drive strength and slew rate ;
; LED[5]              ; Missing drive strength and slew rate ;
; LED[6]              ; Missing drive strength and slew rate ;
; LED[7]              ; Missing drive strength and slew rate ;
; GPIO_0[8]           ; Missing drive strength and slew rate ;
; GPIO_0[5]           ; Missing drive strength and slew rate ;
; GPIO_0[0]           ; Missing drive strength and slew rate ;
; GPIO_0[6]           ; Missing drive strength and slew rate ;
; GPIO_0[7]           ; Missing drive strength and slew rate ;
; GPIO_0[3]           ; Missing drive strength and slew rate ;
; GPIO_0[4]           ; Missing drive strength and slew rate ;
; GPIO_0[2]           ; Missing drive strength and slew rate ;
; GPIO_0[1]           ; Missing drive strength and slew rate ;
; HPS_CONV_USB_N      ; Missing drive strength and slew rate ;
; HPS_ENET_GTX_CLK    ; Missing drive strength and slew rate ;
; HPS_ENET_INT_N      ; Missing drive strength and slew rate ;
; HPS_ENET_MDC        ; Missing drive strength and slew rate ;
; HPS_ENET_MDIO       ; Missing drive strength and slew rate ;
; HPS_ENET_RX_CLK     ; Missing drive strength and slew rate ;
; HPS_ENET_RX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_RX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_RX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_RX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_RX_DV      ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[0] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[1] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[2] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_DATA[3] ; Missing drive strength and slew rate ;
; HPS_ENET_TX_EN      ; Missing drive strength and slew rate ;
; HPS_GSENSOR_INT     ; Missing drive strength and slew rate ;
; HPS_I2C0_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C0_SDAT       ; Missing drive strength and slew rate ;
; HPS_I2C1_SCLK       ; Missing drive strength and slew rate ;
; HPS_I2C1_SDAT       ; Missing drive strength and slew rate ;
; HPS_KEY             ; Missing drive strength and slew rate ;
; HPS_LED             ; Missing drive strength and slew rate ;
; HPS_LTC_GPIO        ; Missing drive strength and slew rate ;
; HPS_SD_CMD          ; Missing drive strength and slew rate ;
; HPS_SD_DATA[0]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[1]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[2]      ; Missing drive strength and slew rate ;
; HPS_SD_DATA[3]      ; Missing drive strength and slew rate ;
; HPS_SPIM_SS         ; Missing drive strength and slew rate ;
; HPS_USB_DATA[0]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[1]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[2]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[3]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[4]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[5]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[6]     ; Missing drive strength and slew rate ;
; HPS_USB_DATA[7]     ; Missing drive strength and slew rate ;
; HDMI_I2C_SCL        ; Missing drive strength and slew rate ;
; HDMI_I2C_SDA        ; Missing drive strength and slew rate ;
; HDMI_I2S            ; Missing drive strength and slew rate ;
; HDMI_LRCLK          ; Missing drive strength and slew rate ;
; HDMI_MCLK           ; Missing drive strength and slew rate ;
; HDMI_SCLK           ; Missing drive strength and slew rate ;
+---------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                          ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                              ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                       ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_cold_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; FPGA_CLK1_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                      ; SERIESTERMINATIONCONTROL ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                                         ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                             ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[0]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[1]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[2]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[3]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[4]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[5]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[6]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[7]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[8]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[9]                                                                                                                                                                                                                                        ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[10]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[11]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[12]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[13]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[14]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[15]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[16]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[16]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[17]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[17]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[18]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[18]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[19]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[19]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[20]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[20]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[21]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[22]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[22]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[23]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[23]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[24]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[24]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[25]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[25]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[26]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[26]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[27]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[27]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[28]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[28]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[29]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[29]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[30]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|q_b[31]                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[0]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[1]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[2]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[3]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[4]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[5]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[6]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[7]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[8]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                  ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[9]~SCLR_LUT                                                                                                                                                                                                                                                                                                                      ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[10]~SCLR_LUT                                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[11]~SCLR_LUT                                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[12]~SCLR_LUT                                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[13]~SCLR_LUT                                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[14]~SCLR_LUT                                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; AY                       ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                 ; Q                        ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_src1[15]~SCLR_LUT                                                                                                                                                                                                                                                                                                                     ; Created         ; Register Packing                                  ; Timing optimization        ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_bht_module:soc_system_pcp_0_cpu_0_bht|altsyncram:the_altsyncram|altsyncram_3rn1:auto_generated|q_b[0]                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_bht_module:soc_system_pcp_0_cpu_0_bht|altsyncram:the_altsyncram|altsyncram_3rn1:auto_generated|q_b[1]                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0]                                                                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15]                                      ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]                                       ; RESULTA                  ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[0]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[1]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[2]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[3]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[4]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[5]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[6]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|q_b[7]                                                                                                                              ; PORTBDATAOUT             ;                       ;
; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[20]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; altera_edge_detector:pulse_debug_reset|pulse_extend.extend_pulse[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[12]                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[12]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[7]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_burstcount_s[3]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_burstcount_s[3]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_write_s                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_write_s~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_fsm.idle                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_fsm.idle~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_fsm.run                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_fsm.run~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|edgedetector:SECOND_EDGE|reg                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|edgedetector:SECOND_EDGE|reg~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|FiltState.fs_GAP2short                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|FiltState.fs_GAP2short~DUPLICATE                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|StCnt[4]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|StCnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Rx_Addr[3]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Rx_Addr[3]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[2]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[15]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Zeit[23]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Zeit[23]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Dibl_Cnt[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Dibl_Cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Sm_Rx.sIdle                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Sm_Rx.sIdle~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Sm_Rx.sSof                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Sm_Rx.sSof~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sAdrL                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sAdrL~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sOdd                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sOdd~DUPLICATE                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:RxInt                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:RxInt~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Buf[5]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Buf[5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Count[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Count[0]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Count[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Count[1]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Count[4]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Count[4]~DUPLICATE                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Icnt[0]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Icnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:bFilter:Filt_Idx[0]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:bFilter:Filt_Idx[0]~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Col_Cnt[0]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Col_Cnt[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Crc[31]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Crc[31]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Retry_Cnt[4]                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Retry_Cnt[4]~DUPLICATE                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Rnd_Num[4]                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Rnd_Num[4]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sCrc                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sCrc~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sJam                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sJam~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sTxd                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sTxd~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Was_Col                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Was_Col~DUPLICATE                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Ext_Tx                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Ext_Tx~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:TxInt                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:TxInt~DUPLICATE                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Desc_One[3]                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Desc_One[3]~DUPLICATE                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|irqCompareValue[11]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|irqCompareValue[11]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[4]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[7]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[10]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[11]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[13]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|cmd_address[3]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|cmd_address[3]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|cmd_address[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|cmd_address[5]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS~DUPLICATE                                                  ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                            ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[2]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~DUPLICATE                                                           ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg~DUPLICATE                                                           ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                             ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[59]                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[59]~DUPLICATE                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_narrow_reg                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_narrow_reg~DUPLICATE                                          ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]~DUPLICATE                                    ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg~DUPLICATE                                          ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[0]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[0]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[1]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[3]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[3]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5]                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[5]~DUPLICATE                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60]                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60]~DUPLICATE                                                         ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8]~DUPLICATE                                                 ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12]                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12]~DUPLICATE                                                ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~DUPLICATE                                                           ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS~DUPLICATE                                                   ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS~DUPLICATE                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                               ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                               ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS~DUPLICATE                                                      ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|internal_counter[14]~DUPLICATE                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo|mem[0][39]~DUPLICATE                                                                                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_mactimer_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_mactimer_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]~DUPLICATE                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s2_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_macreg_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_macreg_translator|av_readdata_pre[7]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[31]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|count[0]~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[64]                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[64]~DUPLICATE                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|burstcount_register_lint[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|burstcount_register_lint[1]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|end_begintransfer                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|packet_in_progress~DUPLICATE                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[5]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[8]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|internal_counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[8]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[12]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[19]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[25]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[27]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[9]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[10]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[12]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[20]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[21]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[24]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[27]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_dst_regnum_from_M[0]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_dst_regnum_from_M[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_dst_regnum_from_M[2]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_dst_regnum_from_M[2]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_dst_regnum_from_M[4]                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_dst_regnum_from_M[4]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ienable_reg_irq3                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ienable_reg_irq3~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ienable_reg_irq7                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ienable_reg_irq7~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_inst_result[31]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_inst_result[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[14]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[26]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[27]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mem_baddr[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[10]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[11]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[21]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_result[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[25]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[27]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[31]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[7]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[15]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[20]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[22]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[24]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_exception                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_exception~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_logic                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_logic~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_dst_regnum[0]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_dst_regnum[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_extra_pc[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_extra_pc[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[6]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[8]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[9]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[10]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[11]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[2]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[4]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[10]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[11]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[12]                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[5]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[8]                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[11]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[12]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[14]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[15]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[19]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[20]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[24]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_alu_result[16]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_alu_result[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_alu_result[28]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_alu_result[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_cond_taken_history[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_cond_taken_history[0]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_cond_taken_history[4]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_cond_taken_history[4]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_mispredict                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_mispredict~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_ctrl_ld                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_ctrl_ld~DUPLICATE                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_ctrl_mem                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_ctrl_mem~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_mask[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_mask[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_sel_fill0                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_sel_fill0~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_sel_fill2                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_sel_fill2~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_st_data[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_st_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_st_data[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_st_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_st_data[16]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_st_data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|W_wr_data[12]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|W_wr_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|d_address[4]~reg0                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|d_address[4]~reg0DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|d_address[29]~reg0                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|d_address[29]~reg0DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_ap_offset[1]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_ap_offset[1]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_initial_offset[0]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_initial_offset[0]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_tag[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_tag[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_tag[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|read                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|read~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg|oci_ienable[7]                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg|oci_ienable[7]~DUPLICATE                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|b_full~DUPLICATE                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]~DUPLICATE                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                          ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|read_accepted~DUPLICATE                                                                                                                                                                                                                                ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|write_accepted                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|write_accepted~DUPLICATE                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_readdata_pre[2]                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                       ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:slow_bridge_s0_agent_rsp_fifo|mem[0][95]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:slow_bridge_s0_agent_rsp_fifo|mem[0][95]~DUPLICATE                                                                                                                                                                                                                                            ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:slow_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:slow_bridge_s0_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                   ; Ignored Value ; Ignored Source             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                    ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; toplevel                                    ;              ; u0|hps_0|hps_io|border|hps_sdram_inst                                                        ; ON            ; QSF Assignment             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 15866 ) ; 0.00 % ( 0 / 15866 )       ; 0.00 % ( 0 / 15866 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 15866 ) ; 0.00 % ( 0 / 15866 )       ; 0.00 % ( 0 / 15866 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                               ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                ;
+----------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                          ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                         ;
; pzdyqx:nabboc                                ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                                                                                                                                           ;
; sld_hub:auto_hub                             ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                        ;
; soc_system_host_0_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst               ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                          ;
+----------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                   ;
+----------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                               ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+----------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                          ; 0.00 % ( 0 / 14505 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                                ; 0.00 % ( 0 / 164 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                             ; 0.00 % ( 0 / 354 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_host_0_hps_0_hps_io_border:border ; 0.00 % ( 0 / 814 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst               ; 0.00 % ( 0 / 29 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+----------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/output_files/DE10_NANO_SoC_GHRD.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4,468 / 41,910        ; 11 %  ;
; ALMs needed [=A-B+C]                                        ; 4,468                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5,518 / 41,910        ; 13 %  ;
;         [a] ALMs used for LUT logic and registers           ; 2,044                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,157                 ;       ;
;         [c] ALMs used for registers                         ; 1,317                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,081 / 41,910        ; 3 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 31 / 41,910           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 3                     ;       ;
;         [c] Due to LAB input limits                         ; 28                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 969 / 4,191           ; 23 %  ;
;     -- Logic LABs                                           ; 969                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 7,060                 ;       ;
;     -- 7 input functions                                    ; 86                    ;       ;
;     -- 6 input functions                                    ; 1,217                 ;       ;
;     -- 5 input functions                                    ; 1,217                 ;       ;
;     -- 4 input functions                                    ; 1,459                 ;       ;
;     -- <=3 input functions                                  ; 3,081                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,387                 ;       ;
; Dedicated logic registers                                   ; 7,005                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 6,721 / 83,820        ; 8 %   ;
;         -- Secondary logic registers                        ; 284 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,760                 ;       ;
;         -- Routing optimization registers                   ; 245                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 181 / 314             ; 58 %  ;
;     -- Clock pins                                           ; 6 / 8                 ; 75 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 1 / 1 ( 100 % )       ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 2 / 4 ( 50 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 4                     ;       ;
; M10K blocks                                                 ; 551 / 553             ; 100 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 4,359,040 / 5,662,720 ; 77 %  ;
; Total block memory implementation bits                      ; 5,642,240 / 5,662,720 ; 100 % ;
; Total DSP Blocks                                            ; 2 / 112               ; 2 %   ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 8.9% / 8.6% / 9.6%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 33.0% / 32.1% / 36.0% ;       ;
; Maximum fan-out                                             ; 3982                  ;       ;
; Highest non-global fan-out                                  ; 1535                  ;       ;
; Total fan-out                                               ; 69644                 ;       ;
; Average fan-out                                             ; 4.08                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                        ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+----------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; pzdyqx:nabboc        ; sld_hub:auto_hub      ; soc_system_host_0_hps_0_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+----------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 4675 / 41910 ( 11 % ) ; 70 / 41910 ( < 1 % ) ; 158 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                            ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 4675                  ; 70                   ; 158                   ; 0                                            ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 5278 / 41910 ( 13 % ) ; 75 / 41910 ( < 1 % ) ; 166 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                            ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 1993                  ; 12                   ; 39                    ; 0                                            ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2025                  ; 39                   ; 94                    ; 0                                            ; 0                              ;
;         [c] ALMs used for registers                         ; 1260                  ; 24                   ; 33                    ; 0                                            ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 634 / 41910 ( 2 % )   ; 5 / 41910 ( < 1 % )  ; 8 / 41910 ( < 1 % )   ; 0 / 41910 ( 0 % )                            ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 31 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )     ; 0 / 41910 ( 0 % )                            ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 3                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;         [c] Due to LAB input limits                         ; 28                    ; 0                    ; 0                     ; 0                                            ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                  ; Low                   ; Low                                          ; Low                            ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Total LABs:  partially or completely used                   ; 897 / 4191 ( 21 % )   ; 22 / 4191 ( < 1 % )  ; 65 / 4191 ( 2 % )     ; 0 / 4191 ( 0 % )                             ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 897                   ; 22                   ; 65                    ; 0                                            ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Combinational ALUT usage for logic                          ; 6757                  ; 92                   ; 211                   ; 0                                            ; 0                              ;
;     -- 7 input functions                                    ; 80                    ; 3                    ; 3                     ; 0                                            ; 0                              ;
;     -- 6 input functions                                    ; 1173                  ; 13                   ; 31                    ; 0                                            ; 0                              ;
;     -- 5 input functions                                    ; 1159                  ; 15                   ; 43                    ; 0                                            ; 0                              ;
;     -- 4 input functions                                    ; 1418                  ; 17                   ; 24                    ; 0                                            ; 0                              ;
;     -- <=3 input functions                                  ; 2927                  ; 44                   ; 110                   ; 0                                            ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 1302                  ; 37                   ; 48                    ; 0                                            ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;     -- By type:                                             ;                       ;                      ;                       ;                                              ;                                ;
;         -- Primary logic registers                          ; 6506 / 83820 ( 8 % )  ; 72 / 83820 ( < 1 % ) ; 143 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                            ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 281 / 83820 ( < 1 % ) ; 3 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )     ; 0 / 83820 ( 0 % )                            ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                       ;                      ;                       ;                                              ;                                ;
;         -- Design implementation registers                  ; 6545                  ; 72                   ; 143                   ; 0                                            ; 0                              ;
;         -- Routing optimization registers                   ; 242                   ; 3                    ; 0                     ; 0                                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Virtual pins                                                ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
; I/O pins                                                    ; 109                   ; 0                    ; 0                     ; 71                                           ; 1                              ;
; I/O registers                                               ; 50                    ; 0                    ; 0                     ; 176                                          ; 0                              ;
; Total block memory bits                                     ; 4359040               ; 0                    ; 0                     ; 0                                            ; 0                              ;
; Total block memory implementation bits                      ; 5642240               ; 0                    ; 0                     ; 0                                            ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 551 / 553 ( 99 % )    ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )       ; 0 / 553 ( 0 % )                              ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 2 / 112 ( 1 % )       ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )       ; 0 / 112 ( 0 % )                              ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                               ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                              ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                               ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 0 / 1325 ( 0 % )     ; 0 / 1325 ( 0 % )      ; 182 / 1325 ( 13 % )                          ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                             ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                            ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 0 / 425 ( 0 % )      ; 0 / 425 ( 0 % )       ; 36 / 425 ( 8 % )                             ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 0 / 8 ( 0 % )        ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                               ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                              ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                              ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 0 / 1300 ( 0 % )     ; 0 / 1300 ( 0 % )      ; 120 / 1300 ( 9 % )                           ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                            ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                              ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                              ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 0 / 36 ( 0 % )       ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                              ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 0 / 175 ( 0 % )      ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                            ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                             ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                              ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                              ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                               ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                              ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 2 / 4 ( 50 % )                               ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                              ; 0 / 1 ( 0 % )                  ;
; HPS SPI Master peripheral                                   ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                               ; 0 / 2 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                               ; 0 / 2 ( 0 % )                  ;
; HPS USB peripheral                                          ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                               ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                              ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS MPU general-purpose interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 0 / 400 ( 0 % )      ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                             ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                              ; 0 / 1 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )       ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                               ; 1 / 54 ( 1 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )        ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                                ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 0 / 25 ( 0 % )       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                              ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Connections                                                 ;                       ;                      ;                       ;                                              ;                                ;
;     -- Input Connections                                    ; 9724                  ; 63                   ; 232                   ; 76                                           ; 132                            ;
;     -- Registered Input Connections                         ; 7771                  ; 28                   ; 151                   ; 0                                            ; 0                              ;
;     -- Output Connections                                   ; 207                   ; 4                    ; 400                   ; 101                                          ; 9515                           ;
;     -- Registered Output Connections                        ; 31                    ; 3                    ; 394                   ; 0                                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Internal Connections                                        ;                       ;                      ;                       ;                                              ;                                ;
;     -- Total Connections                                    ; 75665                 ; 570                  ; 1763                  ; 5143                                         ; 9693                           ;
;     -- Registered Connections                               ; 46765                 ; 346                  ; 1268                  ; 100                                          ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; External Connections                                        ;                       ;                      ;                       ;                                              ;                                ;
;     -- Top                                                  ; 58                    ; 1                    ; 399                   ; 49                                           ; 9424                           ;
;     -- pzdyqx:nabboc                                        ; 1                     ; 0                    ; 36                    ; 0                                            ; 30                             ;
;     -- sld_hub:auto_hub                                     ; 399                   ; 36                   ; 4                     ; 0                                            ; 193                            ;
;     -- soc_system_host_0_hps_0_hps_io_border:border         ; 49                    ; 0                    ; 0                     ; 128                                          ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 9424                  ; 30                   ; 193                   ; 0                                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Partition Interface                                         ;                       ;                      ;                       ;                                              ;                                ;
;     -- Input Ports                                          ; 86                    ; 11                   ; 49                    ; 12                                           ; 136                            ;
;     -- Output Ports                                         ; 87                    ; 4                    ; 63                    ; 44                                           ; 261                            ;
;     -- Bidir Ports                                          ; 93                    ; 0                    ; 0                     ; 64                                           ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Registered Ports                                            ;                       ;                      ;                       ;                                              ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 2                    ; 3                     ; 0                                            ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 3                    ; 52                    ; 0                                            ; 0                              ;
;                                                             ;                       ;                      ;                       ;                                              ;                                ;
; Port Connectivity                                           ;                       ;                      ;                       ;                                              ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                    ; 29                    ; 0                                            ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                    ; 1                     ; 0                                            ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                    ; 1                     ; 0                                            ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                    ; 0                     ; 0                                            ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 2                    ; 2                     ; 0                                            ; 12                             ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                    ; 36                    ; 0                                            ; 0                              ;
+-------------------------------------------------------------+-----------------------+----------------------+-----------------------+----------------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; FPGA_CLK1_50   ; V11   ; 3B       ; 32           ; 0            ; 0            ; 3983                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; FPGA_CLK2_50   ; Y13   ; 4A       ; 56           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; FPGA_CLK3_50   ; E11   ; 8A       ; 32           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HDMI_TX_INT    ; AF11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_DDR3_RZQ   ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ;
; HPS_SPIM_MISO  ; B19   ; 7A       ; 74           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_UART_RX    ; A22   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_USB_CLKOUT ; G4    ; 7D       ; 52           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_USB_DIR    ; E5    ; 7D       ; 49           ; 81           ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; HPS_USB_NXT    ; D5    ; 7D       ; 49           ; 81           ; 6            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; KEY[0]         ; AH17  ; 4A       ; 64           ; 0            ; 34           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; KEY[1]         ; AH16  ; 4A       ; 64           ; 0            ; 51           ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[0]          ; Y24   ; 5B       ; 89           ; 25           ; 3            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[1]          ; W24   ; 5B       ; 89           ; 25           ; 20           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[2]          ; W21   ; 5B       ; 89           ; 23           ; 3            ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
; SW[3]          ; W20   ; 5B       ; 89           ; 23           ; 20           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                              ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HDMI_TX_CLK       ; AG5   ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_DE        ; AD19  ; 4A       ; 66           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[0]      ; AD12  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[10]     ; AE9   ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[11]     ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[12]     ; AE7   ; 3B       ; 28           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[13]     ; AF6   ; 3B       ; 32           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[14]     ; AF8   ; 3B       ; 28           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[15]     ; AF5   ; 3B       ; 32           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[16]     ; AE4   ; 3B       ; 26           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[17]     ; AH2   ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[18]     ; AH4   ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[19]     ; AH5   ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[1]      ; AE12  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[20]     ; AH6   ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[21]     ; AG6   ; 3B       ; 34           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[22]     ; AF9   ; 3B       ; 30           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[23]     ; AE8   ; 3B       ; 30           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[2]      ; W8    ; 3A       ; 2            ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[3]      ; Y8    ; 3A       ; 2            ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[4]      ; AD11  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[5]      ; AD10  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[6]      ; AE11  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[7]      ; Y5    ; 3A       ; 2            ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[8]      ; AF10  ; 3B       ; 34           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_D[9]      ; Y4    ; 3A       ; 2            ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_HS        ; T8    ; 3A       ; 4            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HDMI_TX_VS        ; V13   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]  ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10] ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11] ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12] ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13] ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14] ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]  ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]  ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]  ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]  ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]  ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]  ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]  ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]  ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]  ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]    ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]    ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]    ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N    ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE      ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N     ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P     ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N     ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]    ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]    ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]    ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]    ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT      ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N    ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N  ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N     ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_SD_CLK        ; B8    ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK      ; C19   ; 7A       ; 76           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI     ; B16   ; 7A       ; 74           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX       ; B21   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP       ; C5    ; 7D       ; 52           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]            ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]            ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]            ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]            ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]            ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]            ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]            ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]            ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                               ; --                                                                                                                                                                                                                     ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                              ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[0]           ; V12   ; 3B       ; 40           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[1]           ; E8    ; 8A       ; 38           ; 81           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[2]           ; W12   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[3]           ; D11   ; 8A       ; 32           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[4]           ; D8    ; 8A       ; 38           ; 81           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[5]           ; AH13  ; 4A       ; 60           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[6]           ; AF7   ; 3B       ; 34           ; 0            ; 74           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[7]           ; AH14  ; 4A       ; 62           ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; GPIO_0[8]           ; AF4   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HDMI_I2C_SCL        ; U10   ; 3A       ; 6            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HDMI_I2C_SDA        ; AA4   ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HDMI_I2S            ; T13   ; 3B       ; 36           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HDMI_LRCLK          ; T11   ; 3B       ; 28           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HDMI_MCLK           ; U11   ; 3B       ; 28           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HDMI_SCLK           ; T12   ; 3B       ; 36           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 16mA             ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_CONV_USB_N      ; C6    ; 7D       ; 52           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0]   ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1]   ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2]   ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3]   ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0]   ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1]   ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2]   ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3]   ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]      ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]     ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]     ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]     ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]     ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]     ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]     ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]     ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]     ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]     ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]     ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]      ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]     ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]     ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]     ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]     ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]     ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]     ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]     ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]     ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]     ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]     ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]      ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]     ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]     ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]      ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]      ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]      ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]      ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]      ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]      ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]      ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_GTX_CLK    ; J15   ; 7B       ; 71           ; 81           ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_INT_N      ; B14   ; 7B       ; 60           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDC        ; A13   ; 7B       ; 69           ; 81           ; 10           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_MDIO       ; E16   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_ENET_RX_CLK     ; J12   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_RX_DATA[0] ; A14   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_RX_DATA[1] ; A11   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_RX_DATA[2] ; C15   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_RX_DATA[3] ; A9    ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_RX_DV      ; J13   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_TX_DATA[0] ; A16   ; 7B       ; 71           ; 81           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_TX_DATA[1] ; J14   ; 7B       ; 71           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_TX_DATA[2] ; A15   ; 7B       ; 71           ; 81           ; 10           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_TX_DATA[3] ; D17   ; 7B       ; 69           ; 81           ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_ENET_TX_EN      ; A12   ; 7B       ; 68           ; 81           ; 7            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_GSENSOR_INT     ; A17   ; 7A       ; 76           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[45] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK       ; C18   ; 7A       ; 77           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT       ; A19   ; 7A       ; 78           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SCLK       ; K18   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                        ;
; HPS_I2C1_SDAT       ; A21   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[32]                                                                                                                                                                                                                                        ;
; HPS_KEY             ; J18   ; 7A       ; 78           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED             ; A20   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO        ; H13   ; 7C       ; 57           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD          ; D14   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]      ; C13   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]      ; B6    ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]      ; B11   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]      ; B9    ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS         ; C16   ; 7A       ; 74           ; 81           ; 4            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                                                               ;
; HPS_USB_DATA[0]     ; C10   ; 7D       ; 54           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]     ; F5    ; 7D       ; 54           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]     ; C9    ; 7D       ; 54           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]     ; C4    ; 7D       ; 53           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]     ; C8    ; 7D       ; 53           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]     ; D4    ; 7D       ; 53           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]     ; C7    ; 7D       ; 53           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]     ; F4    ; 7D       ; 52           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL                     ; 8mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                     ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 30 / 32 ( 94 % ) ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 7 / 68 ( 10 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 4 / 7 ( 57 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 45 ( 51 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 57 ( 84 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 13 / 19 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 15 / 22 ( 68 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 7 / 12 ( 58 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 4 / 6 ( 67 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B       ; HPS_ENET_RX_DATA[3]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B       ; HPS_ENET_RX_DATA[1]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A12      ; 415        ; 7B       ; HPS_ENET_TX_EN                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A13      ; 413        ; 7B       ; HPS_ENET_MDC                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A14      ; 411        ; 7B       ; HPS_ENET_RX_DATA[0]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A15      ; 409        ; 7B       ; HPS_ENET_TX_DATA[2]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A16      ; 407        ; 7B       ; HPS_ENET_TX_DATA[0]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ; 399        ; 7A       ; HPS_GSENSOR_INT                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A18      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A       ; HPS_I2C0_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A20      ; 391        ; 7A       ; HPS_LED                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 389        ; 7A       ; HPS_I2C1_SDAT                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ; 387        ; 7A       ; HPS_UART_RX                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A23      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A       ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A25      ; 359        ; 6A       ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A26      ; 357        ; 6A       ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; A27      ; 353        ; 6A       ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A       ; HDMI_I2C_SDA                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA5      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A       ; LED[7]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A       ; LED[1]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ; 279        ; 6B       ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AA28     ; 289        ; 6B       ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A       ; HDMI_TX_D[11]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B       ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; AC1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B       ; HDMI_TX_D[5]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 111        ; 3B       ; HDMI_TX_D[4]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 125        ; 3B       ; HDMI_TX_D[0]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A       ; HDMI_TX_DE                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B       ; HDMI_TX_D[16]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE5      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 107        ; 3B       ; HDMI_TX_D[12]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 110        ; 3B       ; HDMI_TX_D[23]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE9      ; 101        ; 3B       ; HDMI_TX_D[10]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B       ; HDMI_TX_D[6]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 127        ; 3B       ; HDMI_TX_D[1]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A       ; LED[5]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B       ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF5      ; 115        ; 3B       ; HDMI_TX_D[15]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF6      ; 113        ; 3B       ; HDMI_TX_D[13]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ; 118        ; 3B       ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF8      ; 105        ; 3B       ; HDMI_TX_D[14]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF9      ; 108        ; 3B       ; HDMI_TX_D[22]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 117        ; 3B       ; HDMI_TX_D[8]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 119        ; 3B       ; HDMI_TX_INT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A       ; LED[4]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B       ; HDMI_TX_CLK                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 116        ; 3B       ; HDMI_TX_D[21]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B       ; HDMI_TX_D[17]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH3      ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B       ; HDMI_TX_D[18]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH5      ; 129        ; 3B       ; HDMI_TX_D[19]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ; 131        ; 3B       ; HDMI_TX_D[20]                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH7      ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A       ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A       ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A       ; KEY[1]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH17     ; 163        ; 4A       ; KEY[0]                          ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C       ; HPS_SD_DATA[1]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C       ; HPS_SD_CLK                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B9       ; 441        ; 7C       ; HPS_SD_DATA[3]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B10      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C       ; HPS_SD_DATA[2]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B12      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B       ; HPS_ENET_INT_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A       ; HPS_SPIM_MOSI                   ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A       ; HPS_SPIM_MISO                   ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A       ; HPS_UART_TX                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A       ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A       ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; B27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A       ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D       ; HPS_USB_DATA[3]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C5       ; 453        ; 7D       ; HPS_USB_STP                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C6       ; 451        ; 7D       ; HPS_CONV_USB_N                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C7       ; 449        ; 7D       ; HPS_USB_DATA[6]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C8       ; 447        ; 7D       ; HPS_USB_DATA[4]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C9       ; 445        ; 7D       ; HPS_USB_DATA[2]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C10      ; 443        ; 7D       ; HPS_USB_DATA[0]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C       ; HPS_SD_DATA[0]                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C14      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B       ; HPS_ENET_RX_DATA[2]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C16      ; 404        ; 7A       ; HPS_SPIM_SS                     ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A       ; HPS_I2C0_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C19      ; 401        ; 7A       ; HPS_SPIM_CLK                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C20      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A       ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C25      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A       ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A       ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D       ; HPS_USB_DATA[5]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D5       ; 455        ; 7D       ; HPS_USB_NXT                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D6       ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A       ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A       ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D12      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C       ; HPS_SD_CMD                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D15      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B       ; HPS_ENET_TX_DATA[3]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A       ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D25      ; 371        ; 6A       ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D26      ; 347        ; 6A       ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D27      ; 335        ; 6A       ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D28      ; 333        ; 6A       ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D       ; HPS_USB_DIR                     ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E6       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A       ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A       ; FPGA_CLK3_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E12      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B       ; HPS_ENET_MDIO                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E17      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A       ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E26      ; 345        ; 6A       ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A       ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D       ; HPS_USB_DATA[7]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F5       ; 444        ; 7D       ; HPS_USB_DATA[1]                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A       ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F26      ; 360        ; 6A       ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A       ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D       ; HPS_USB_CLKOUT                  ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G5       ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A       ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A       ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G26      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A       ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G28      ; 325        ; 6A       ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C       ; HPS_LTC_GPIO                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A       ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B       ; HPS_ENET_RX_CLK                 ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ; 414        ; 7B       ; HPS_ENET_RX_DV                  ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J14      ; 408        ; 7B       ; HPS_ENET_TX_DATA[1]             ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J15      ; 406        ; 7B       ; HPS_ENET_GTX_CLK                ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J16      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A       ; HPS_KEY                         ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A       ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J21      ; 344        ; 6A       ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 336        ; 6A       ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 338        ; 6A       ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 330        ; 6A       ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J27      ; 321        ; 6A       ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ; 319        ; 6A       ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A       ; HPS_I2C1_SCLK                   ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K19      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A       ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K26      ; 328        ; 6A       ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A       ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A       ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A       ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A       ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 314        ; 6A       ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 313        ; 6A       ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A       ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N21      ; 348        ; 6A       ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N24      ; 306        ; 6B       ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 304        ; 6B       ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ; 298        ; 6B       ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N27      ; 296        ; 6B       ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 311        ; 6A       ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A       ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A       ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R17      ; 332        ; 6A       ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R18      ; 318        ; 6A       ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 316        ; 6A       ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B       ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R25      ; 288        ; 6B       ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R26      ; 290        ; 6B       ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 297        ; 6B       ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A       ; HDMI_TX_HS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B       ; HDMI_LRCLK                      ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T12      ; 120        ; 3B       ; HDMI_SCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T13      ; 122        ; 3B       ; HDMI_I2S                        ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B       ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T19      ; 300        ; 6B       ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T20      ; 286        ; 6B       ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T21      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B       ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B       ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 62         ; 3A       ; HDMI_I2C_SCL                    ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 104        ; 3B       ; HDMI_MCLK                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B       ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B       ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 114        ; 3B       ; FPGA_CLK1_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B       ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A       ; HDMI_TX_VS                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A       ; LED[3]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A       ; LED[2]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B       ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; V28      ; 301        ; 6B       ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A       ; HDMI_TX_D[2]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B       ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W13      ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 223        ; 5A       ; LED[0]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B       ; SW[3]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 252        ; 5B       ; SW[2]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W24      ; 258        ; 5B       ; SW[1]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B       ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W27      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B       ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A       ; HDMI_TX_D[9]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y5       ; 55         ; 3A       ; HDMI_TX_D[7]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y8       ; 52         ; 3A       ; HDMI_TX_D[3]                    ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y9       ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A       ; FPGA_CLK2_50                    ; input  ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A       ; LED[6]                          ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B       ; SW[0]                           ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B       ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y28      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                       ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                ;                            ;
+----------------------------------------------------------------------------------------------------------------+----------------------------+
; soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                ;                            ;
;     -- PLL Type                                                                                                ; Integer PLL                ;
;     -- PLL Location                                                                                            ; FRACTIONALPLL_X0_Y15_N0    ;
;     -- PLL Feedback clock type                                                                                 ; none                       ;
;     -- PLL Bandwidth                                                                                           ; Auto (Low)                 ;
;         -- PLL Bandwidth Range                                                                                 ; 2000000 to 1500000 Hz      ;
;     -- Reference Clock Frequency                                                                               ; 100.0 MHz                  ;
;     -- Reference Clock Sourced by                                                                              ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                       ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                      ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                       ; 100.000000 MHz             ;
;     -- PLL Freq Max Lock                                                                                       ; 233.333333 MHz             ;
;     -- PLL Enable                                                                                              ; On                         ;
;     -- PLL Fractional Division                                                                                 ; N/A                        ;
;     -- M Counter                                                                                               ; 6                          ;
;     -- N Counter                                                                                               ; 2                          ;
;     -- PLL Refclk Select                                                                                       ;                            ;
;             -- PLL Refclk Select Location                                                                      ; PLLREFCLKSELECT_X0_Y21_N0  ;
;             -- PLL Reference Clock Input 0 source                                                              ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                              ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                 ; N/A                        ;
;             -- CORECLKIN source                                                                                ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                              ; N/A                        ;
;             -- PLLIQCLKIN source                                                                               ; N/A                        ;
;             -- RXIQCLKIN source                                                                                ; N/A                        ;
;             -- CLKIN(0) source                                                                                 ; FPGA_CLK1_50~input         ;
;             -- CLKIN(1) source                                                                                 ; N/A                        ;
;             -- CLKIN(2) source                                                                                 ; N/A                        ;
;             -- CLKIN(3) source                                                                                 ; N/A                        ;
;     -- PLL Output Counter                                                                                      ;                            ;
;         -- soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER ;                            ;
;             -- Output Clock Frequency                                                                          ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                           ; PLLOUTPUTCOUNTER_X0_Y20_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                          ; On                         ;
;             -- Duty Cycle                                                                                      ; 50.0000                    ;
;             -- Phase Shift                                                                                     ; 0.000000 degrees           ;
;             -- C Counter                                                                                       ; 3                          ;
;             -- C Counter PH Mux PRST                                                                           ; 0                          ;
;             -- C Counter PRST                                                                                  ; 1                          ;
;                                                                                                                ;                            ;
+----------------------------------------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |toplevel                                                                                                               ; 4467.5 (65.2)        ; 5517.5 (68.6)                    ; 1081.0 (3.4)                                      ; 31.0 (0.0)                       ; 0.0 (0.0)            ; 7060 (104)          ; 7005 (27)                 ; 226 (226)     ; 4359040           ; 551   ; 2          ; 181  ; 0            ; |toplevel                                                                                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |altera_edge_detector:pulse_cold_reset|                                                                              ; 2.5 (2.5)            ; 4.8 (4.8)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |altera_edge_detector:pulse_debug_reset|                                                                             ; 6.5 (6.5)            ; 17.8 (17.8)                      ; 11.3 (11.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|altera_edge_detector:pulse_debug_reset                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |altera_edge_detector:pulse_warm_reset|                                                                              ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |debounce:debounce_inst|                                                                                             ; 25.5 (25.5)          ; 26.0 (26.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|debounce:debounce_inst                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;    |hps_reset:hps_reset_inst|                                                                                           ; 15.5 (0.0)           ; 23.3 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsource_probe:altsource_probe_component|                                                                       ; 15.5 (0.0)           ; 23.3 (0.0)                       ; 7.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altsource_probe_body:altsource_probe_body_inst|                                                               ; 15.5 (0.8)           ; 23.3 (1.0)                       ; 7.8 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (2)              ; 21 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                                                                                                                      ; work         ;
;             |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                  ; 14.7 (7.3)           ; 22.3 (12.7)                      ; 7.7 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (11)             ; 21 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                                                                                                                             ; work         ;
;                |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                              ; 7.3 (7.3)            ; 9.7 (9.7)                        ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                                                                                                                   ; work         ;
;    |pzdyqx:nabboc|                                                                                                      ; 60.0 (0.0)           ; 74.5 (0.0)                       ; 14.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (0)              ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                    ; 60.0 (6.8)           ; 74.5 (7.8)                       ; 14.5 (1.1)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (12)             ; 75 (9)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;          |GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|                                                ; 27.5 (11.5)          ; 34.0 (15.5)                      ; 6.5 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 49 (24)             ; 29 (8)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1                                                                                                                                                                                                                                                                                               ; work         ;
;             |JEQQ5299:YEAJ1936|                                                                                         ; 16.0 (16.0)          ; 18.5 (18.5)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 21 (21)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                                                                                                                                                                                             ; work         ;
;          |JEQQ5299:ESUL0435|                                                                                            ; 10.4 (10.4)          ; 14.3 (14.3)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |JKWY9152:RUWH6717|                                                                                            ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                                                                                                                                                                                                           ; work         ;
;          |PUDL0439:VWQM3427|                                                                                            ; 8.0 (8.0)            ; 11.0 (11.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                   ; 122.5 (0.5)          ; 165.5 (0.5)                      ; 43.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 211 (1)             ; 143 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                    ; 122.0 (97.1)         ; 165.0 (129.5)                    ; 43.0 (32.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 210 (167)           ; 143 (114)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                      ; 14.3 (14.3)          ; 20.5 (20.5)                      ; 6.2 (6.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                    ; 10.6 (10.6)          ; 15.0 (15.0)                      ; 4.4 (4.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                ; work         ;
;    |soc_system:u0|                                                                                                      ; 4167.7 (0.0)         ; 5134.7 (0.0)                     ; 998.0 (0.0)                                       ; 31.0 (0.0)                       ; 0.0 (0.0)            ; 6562 (0)            ; 6660 (0)                  ; 0 (0)         ; 4359040           ; 551   ; 2          ; 0    ; 0            ; |toplevel|soc_system:u0                                                                                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |alteraOpenmacTop:openmac_0|                                                                                      ; 655.0 (0.2)          ; 751.6 (0.2)                      ; 101.7 (0.0)                                       ; 5.2 (0.0)                        ; 0.0 (0.0)            ; 1138 (1)            ; 910 (0)                   ; 0 (0)         ; 278784            ; 37    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0                                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |openmacTop:THEOPENMACTOP|                                                                                     ; 654.7 (25.3)         ; 751.3 (28.3)                     ; 101.8 (2.9)                                       ; 5.2 (0.0)                        ; 0.0 (0.0)            ; 1137 (51)           ; 910 (8)                   ; 0 (0)         ; 278784            ; 37    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |addrDecode:\GENMACREG_ADDRDEC:0:THEADDRDEC|                                                                ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|addrDecode:\GENMACREG_ADDRDEC:0:THEADDRDEC                                                                                                                                                                                                                                                                                           ; libcommon    ;
;             |addrDecode:\GENMACREG_ADDRDEC:2:THEADDRDEC|                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|addrDecode:\GENMACREG_ADDRDEC:2:THEADDRDEC                                                                                                                                                                                                                                                                                           ; libcommon    ;
;             |addrDecode:\GENMACREG_ADDRDEC:4:THEADDRDEC|                                                                ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|addrDecode:\GENMACREG_ADDRDEC:4:THEADDRDEC                                                                                                                                                                                                                                                                                           ; libcommon    ;
;             |cnt:\GENMACREG_ACK:0:GENRD_ACKDELAY:THE_CNT|                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|cnt:\GENMACREG_ACK:0:GENRD_ACKDELAY:THE_CNT                                                                                                                                                                                                                                                                                          ; libcommon    ;
;             |cnt:\GENMACREG_ACK:1:GENRD_ACKDELAY:THE_CNT|                                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|cnt:\GENMACREG_ACK:1:GENRD_ACKDELAY:THE_CNT                                                                                                                                                                                                                                                                                          ; libcommon    ;
;             |cnt:\GENMACREG_ACK:2:GENRD_ACKDELAY:THE_CNT|                                                               ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|cnt:\GENMACREG_ACK:2:GENRD_ACKDELAY:THE_CNT                                                                                                                                                                                                                                                                                          ; libcommon    ;
;             |dpRam:\GEN_PKTBUFFER:THEPKTBUF|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;                |altsyncram:altsyncram_component|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_3b54:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated                                                                                                                                                                                                                                        ; work         ;
;             |openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|                                                             ; 74.2 (0.0)           ; 94.9 (0.0)                       ; 20.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 125 (0)             ; 159 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER                                                                                                                                                                                                                                                                                        ; soc_system   ;
;                |asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|                                                           ; 21.7 (0.0)           ; 35.2 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 59 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16                                                                                                                                                                                                                                           ; soc_system   ;
;                   |dcfifo:theAlteraDcFifo|                                                                              ; 21.7 (0.0)           ; 35.2 (0.0)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 59 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo                                                                                                                                                                                                                    ; work         ;
;                      |dcfifo_e982:auto_generated|                                                                       ; 21.7 (5.1)           ; 35.2 (10.7)                      ; 13.5 (5.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (10)             ; 59 (15)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated                                                                                                                                                                                         ; work         ;
;                         |a_gray2bin_c9b:rdptr_g_gray2bin|                                                               ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|a_gray2bin_c9b:rdptr_g_gray2bin                                                                                                                                                         ; work         ;
;                         |a_gray2bin_c9b:rs_dgwp_gray2bin|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|a_gray2bin_c9b:rs_dgwp_gray2bin                                                                                                                                                         ; work         ;
;                         |a_graycounter_7cc:wrptr_g1p|                                                                   ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|a_graycounter_7cc:wrptr_g1p                                                                                                                                                             ; work         ;
;                         |a_graycounter_bu6:rdptr_g1p|                                                                   ; 4.5 (4.5)            ; 4.9 (4.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|a_graycounter_bu6:rdptr_g1p                                                                                                                                                             ; work         ;
;                         |alt_synch_pipe_jc8:rs_dgwp|                                                                    ; 1.8 (0.0)            ; 3.4 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|alt_synch_pipe_jc8:rs_dgwp                                                                                                                                                              ; work         ;
;                            |dffpipe_dd9:dffpipe13|                                                                      ; 1.8 (1.8)            ; 3.4 (3.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|alt_synch_pipe_jc8:rs_dgwp|dffpipe_dd9:dffpipe13                                                                                                                                        ; work         ;
;                         |alt_synch_pipe_kc8:ws_dgrp|                                                                    ; 0.4 (0.0)            ; 3.9 (0.0)                        ; 3.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|alt_synch_pipe_kc8:ws_dgrp                                                                                                                                                              ; work         ;
;                            |dffpipe_ed9:dffpipe16|                                                                      ; 0.4 (0.4)            ; 3.9 (3.9)                        ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_ed9:dffpipe16                                                                                                                                        ; work         ;
;                         |altsyncram_4q91:fifo_ram|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|altsyncram_4q91:fifo_ram                                                                                                                                                                ; work         ;
;                         |cmpr_tu5:rdempty_eq_comp|                                                                      ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|cmpr_tu5:rdempty_eq_comp                                                                                                                                                                ; work         ;
;                         |cmpr_tu5:wrfull_eq_comp|                                                                       ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|cmpr_tu5:wrfull_eq_comp                                                                                                                                                                 ; work         ;
;                         |dffpipe_3dc:rdaclr|                                                                            ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_3dc:rdaclr                                                                                                                                                                      ; work         ;
;                         |dffpipe_3dc:wraclr|                                                                            ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_3dc:wraclr                                                                                                                                                                      ; work         ;
;                         |dffpipe_cd9:rs_brp|                                                                            ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_cd9:rs_brp                                                                                                                                                                      ; work         ;
;                         |dffpipe_cd9:rs_bwp|                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_cd9:rs_bwp                                                                                                                                                                      ; work         ;
;                |dma_handler:THE_DMA_HANDLER|                                                                            ; 7.0 (7.0)            ; 9.1 (9.1)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER                                                                                                                                                                                                                                                            ; soc_system   ;
;                |master_handler:THE_MASTER_HANDLER|                                                                      ; 41.2 (41.2)          ; 44.2 (44.2)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 74 (74)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER                                                                                                                                                                                                                                                      ; soc_system   ;
;                |syncTog:\genRxAddrSync:sync4|                                                                           ; 2.0 (0.5)            ; 3.5 (0.5)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (1)               ; 7 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:\genRxAddrSync:sync4                                                                                                                                                                                                                                                           ; libcommon    ;
;                   |edgedetector:FIRST_EDGE|                                                                             ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:\genRxAddrSync:sync4|edgedetector:FIRST_EDGE                                                                                                                                                                                                                                   ; libcommon    ;
;                   |edgedetector:SECOND_EDGE|                                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:\genRxAddrSync:sync4|edgedetector:SECOND_EDGE                                                                                                                                                                                                                                  ; libcommon    ;
;                   |synchronizer:SYNC|                                                                                   ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:\genRxAddrSync:sync4|synchronizer:SYNC                                                                                                                                                                                                                                         ; libcommon    ;
;                |syncTog:sync2|                                                                                          ; 2.3 (0.5)            ; 3.0 (0.5)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 8 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2                                                                                                                                                                                                                                                                          ; libcommon    ;
;                   |edgedetector:FIRST_EDGE|                                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|edgedetector:FIRST_EDGE                                                                                                                                                                                                                                                  ; libcommon    ;
;                   |edgedetector:SECOND_EDGE|                                                                            ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|edgedetector:SECOND_EDGE                                                                                                                                                                                                                                                 ; libcommon    ;
;                   |synchronizer:SYNC|                                                                                   ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|synchronizer:SYNC                                                                                                                                                                                                                                                        ; libcommon    ;
;             |openfilter:\GEN_FILTER:2:THEOPENFILTER|                                                                    ; 35.2 (35.2)          ; 39.8 (39.8)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER                                                                                                                                                                                                                                                                                               ; soc_system   ;
;             |openmac:THEOPENMAC|                                                                                        ; 421.0 (421.0)        ; 468.4 (468.4)                    ; 51.3 (51.3)                                       ; 4.0 (4.0)                        ; 0.0 (0.0)            ; 708 (708)           ; 557 (557)                 ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;                |dpRamOpenmac:\b_Full_Rx:bRxDesc:RXRAM|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Rx:bRxDesc:RXRAM                                                                                                                                                                                                                                                                             ; soc_system   ;
;                   |altsyncram:altsyncram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Rx:bRxDesc:RXRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                             ; work         ;
;                      |altsyncram_6154:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Rx:bRxDesc:RXRAM|altsyncram:altsyncram_component|altsyncram_6154:auto_generated                                                                                                                                                                                                              ; work         ;
;                |dpRamOpenmac:\b_Full_Tx:bTxDesc:TXRAM|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Tx:bTxDesc:TXRAM                                                                                                                                                                                                                                                                             ; soc_system   ;
;                   |altsyncram:altsyncram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Tx:bTxDesc:TXRAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                             ; work         ;
;                      |altsyncram_6154:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Tx:bTxDesc:TXRAM|altsyncram:altsyncram_component|altsyncram_6154:auto_generated                                                                                                                                                                                                              ; work         ;
;                |dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMHIGH|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMHIGH                                                                                                                                                                                                                                                                ; soc_system   ;
;                   |altsyncram:altsyncram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMHIGH|altsyncram:altsyncram_component                                                                                                                                                                                                                                ; work         ;
;                      |altsyncram_tv14:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMHIGH|altsyncram:altsyncram_component|altsyncram_tv14:auto_generated                                                                                                                                                                                                 ; work         ;
;                |dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMLOW|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMLOW                                                                                                                                                                                                                                                                 ; soc_system   ;
;                   |altsyncram:altsyncram_component|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMLOW|altsyncram:altsyncram_component                                                                                                                                                                                                                                 ; work         ;
;                      |altsyncram_tv14:auto_generated|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMLOW|altsyncram:altsyncram_component|altsyncram_tv14:auto_generated                                                                                                                                                                                                  ; work         ;
;             |openmacTimer:THEOPENMACTIMER|                                                                              ; 41.3 (41.3)          ; 60.2 (60.2)                      ; 19.2 (19.2)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 91 (91)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |phyActGen:\GEN_ACTIVITY:THEACTIVITY|                                                                       ; 17.2 (17.2)          ; 17.5 (17.5)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyActGen:\GEN_ACTIVITY:THEACTIVITY                                                                                                                                                                                                                                                                                                  ; soc_system   ;
;             |phyMgmt:THEPHYMGMT|                                                                                        ; 34.2 (34.2)          ; 37.0 (37.0)                      ; 3.7 (3.7)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 53 (53)             ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;       |altera_reset_controller:rst_controller|                                                                          ; 3.0 (2.7)            ; 8.5 (5.2)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                               ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;       |altera_reset_controller:rst_controller_001|                                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                   ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;       |soc_system_clk_100:clk_100|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_clk_100:clk_100                                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_pll:altera_pll_i|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |soc_system_com_mem:com_mem|                                                                                      ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 64768             ; 8     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_com_mem:com_mem                                                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64768             ; 8     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_com_mem:com_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_2592:auto_generated|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64768             ; 8     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_com_mem:com_mem|altsyncram:the_altsyncram|altsyncram_2592:auto_generated                                                                                                                                                                                                                                                                                                      ; work         ;
;       |soc_system_host_0:host_0|                                                                                        ; 1246.2 (0.0)         ; 1407.5 (0.0)                     ; 161.7 (0.0)                                       ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1961 (0)            ; 1652 (0)                  ; 0 (0)         ; 1280              ; 3     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0                                                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_avalon_mm_bridge:fpga_mem|                                                                             ; 38.7 (38.7)          ; 67.0 (67.0)                      ; 28.3 (28.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 145 (145)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem                                                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_mm_bridge:lw_bridge|                                                                            ; 38.3 (38.3)          ; 61.6 (61.6)                      ; 23.3 (23.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_reset_controller:rst_controller|                                                                       ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                   ; 0.7 (0.0)            ; 1.2 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_controller:rst_controller_002|                                                                   ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_controller:rst_controller_003|                                                                   ; 0.7 (0.0)            ; 1.3 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_reset_controller:rst_controller_004|                                                                   ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_004                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_host_0_button_pio:button_pio|                                                                      ; 3.2 (3.2)            ; 4.2 (4.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_button_pio:button_pio                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;          |soc_system_host_0_dipsw_pio:dipsw_pio|                                                                        ; 7.2 (7.2)            ; 8.0 (8.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_host_0_hps_0:hps_0|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |soc_system_host_0_hps_0_hps_io:hps_io|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                             ; soc_system   ;
;                |soc_system_host_0_hps_0_hps_io_border:border|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border                                                                                                                                                                                                                                                ; soc_system   ;
;                   |hps_sdram:hps_sdram_inst|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                       ; soc_system   ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                        ; soc_system   ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                  ; soc_system   ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                        ; soc_system   ;
;                      |hps_sdram_p0:p0|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                       ; soc_system   ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                  ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                           ; soc_system   ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                        ; soc_system   ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                   ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated       ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                         ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                        ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                        ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                        ; soc_system   ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                         ; soc_system   ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator          ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                 ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                    ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                     ; soc_system   ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                 ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                            ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                            ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                            ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                ; soc_system   ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                            ; soc_system   ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                ; soc_system   ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                  ; soc_system   ;
;                      |hps_sdram_pll:pll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                     ; soc_system   ;
;          |soc_system_host_0_jtag_uart_0:jtag_uart_0|                                                                    ; 60.4 (14.7)          ; 83.2 (17.2)                      ; 22.8 (2.5)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 117 (32)            ; 107 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|                                         ; 21.3 (21.3)          ; 41.5 (41.5)                      ; 20.2 (20.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                     ; work         ;
;             |soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|                         ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                     ; soc_system   ;
;                |scfifo:rfifo|                                                                                           ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                        ; work         ;
;                   |scfifo_3291:auto_generated|                                                                          ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                             ; work         ;
;                      |a_dpfifo_a891:dpfifo|                                                                             ; 12.2 (0.0)           ; 12.3 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                        ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                       ; 6.2 (3.2)            ; 6.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                ; work         ;
;                            |cntr_vg7:count_usedw|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                           ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                  ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                        ; work         ;
;                         |dpram_7s81:FIFOram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                     ; work         ;
;                            |altsyncram_b8s1:altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                         ; work         ;
;             |soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|                         ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                     ; soc_system   ;
;                |scfifo:wfifo|                                                                                           ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                        ; work         ;
;                   |scfifo_3291:auto_generated|                                                                          ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                             ; work         ;
;                      |a_dpfifo_a891:dpfifo|                                                                             ; 12.2 (0.0)           ; 12.2 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                        ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                       ; 6.2 (3.2)            ; 6.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                ; work         ;
;                            |cntr_vg7:count_usedw|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                           ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                  ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                        ; work         ;
;                         |dpram_7s81:FIFOram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                     ; work         ;
;                            |altsyncram_b8s1:altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                         ; work         ;
;          |soc_system_host_0_mm_interconnect_0:mm_interconnect_0|                                                        ; 818.0 (0.0)          ; 878.7 (0.0)                      ; 61.2 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 1283 (0)            ; 913 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|                                                      ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                        ; 20.2 (20.2)          ; 20.2 (20.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|                                                       ; 5.5 (5.5)            ; 6.3 (6.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|                                                         ; 20.4 (20.4)          ; 21.5 (21.5)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|                                      ; 21.5 (21.5)          ; 21.5 (21.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                        ; 19.8 (19.8)          ; 20.7 (20.7)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|                                                       ; 9.8 (9.8)            ; 11.0 (11.0)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 11 (11)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                                                       ; soc_system   ;
;                |altsyncram:mem_rtl_0|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                  ; work         ;
;                   |altsyncram_00n1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                                   ; work         ;
;             |altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|                                                         ; 48.1 (48.1)          ; 59.5 (59.5)                      ; 11.5 (11.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 35 (35)             ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|                                                         ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                           ; 21.1 (21.1)          ; 22.2 (22.2)                      ; 1.3 (1.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 27 (27)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                                                 ; 66.7 (39.0)          ; 70.3 (42.2)                      ; 3.6 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 130 (74)            ; 29 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                  ; 27.7 (27.7)          ; 28.1 (28.1)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 56 (56)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_burst_adapter:button_pio_s1_burst_adapter|                                                   ; 49.1 (0.0)           ; 53.4 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                   ; 49.1 (0.0)           ; 53.4 (0.0)                       ; 4.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                              ; soc_system   ;
;                   |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                  ; 49.1 (48.8)          ; 53.4 (53.2)                      ; 4.3 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (65)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                           ; soc_system   ;
;                      |altera_merlin_address_alignment:align_address_to_size|                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size                     ; soc_system   ;
;             |altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|                                                    ; 50.0 (0.0)           ; 52.7 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter                                                                                                                                                                                                                                                    ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                   ; 50.0 (0.0)           ; 52.7 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                               ; soc_system   ;
;                   |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                  ; 50.0 (50.0)          ; 52.7 (52.7)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (63)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                            ; soc_system   ;
;                      |altera_merlin_address_alignment:align_address_to_size|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size                      ; soc_system   ;
;             |altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|                                   ; 46.8 (0.0)           ; 49.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter                                                                                                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                   ; 46.8 (0.0)           ; 49.1 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (0)              ; 66 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                              ; soc_system   ;
;                   |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                  ; 46.8 (46.6)          ; 49.1 (48.9)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 57 (56)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                           ; soc_system   ;
;                      |altera_merlin_address_alignment:align_address_to_size|                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size     ; soc_system   ;
;             |altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|                                                    ; 93.7 (0.0)           ; 103.2 (0.0)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter                                                                                                                                                                                                                                                    ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                   ; 93.7 (0.0)           ; 103.2 (0.0)                      ; 9.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                               ; soc_system   ;
;                   |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                  ; 93.7 (93.4)          ; 103.2 (102.9)                    ; 9.5 (9.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 124 (123)           ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                            ; soc_system   ;
;                      |altera_merlin_address_alignment:align_address_to_size|                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size                      ; soc_system   ;
;             |altera_merlin_burst_adapter:timer_0_s1_burst_adapter|                                                      ; 51.9 (0.0)           ; 54.3 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter                                                                                                                                                                                                                                                      ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                   ; 51.9 (0.0)           ; 54.3 (0.0)                       ; 2.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (0)              ; 63 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                                 ; soc_system   ;
;                   |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                  ; 51.9 (51.7)          ; 54.3 (54.1)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (68)             ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                              ; soc_system   ;
;                      |altera_merlin_address_alignment:align_address_to_size|                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size                        ; soc_system   ;
;             |altera_merlin_slave_agent:button_pio_s1_agent|                                                             ; 15.0 (5.2)           ; 15.3 (5.3)                       ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                          ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_slave_agent:dipsw_pio_s1_agent|                                                              ; 14.5 (4.5)           ; 16.8 (6.2)                       ; 2.3 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent                                                                                                                                                                                                                                                              ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                          ; 10.0 (10.0)          ; 10.7 (10.7)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                ; soc_system   ;
;             |altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|                                             ; 13.0 (3.0)           ; 13.0 (3.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (6)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                          ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_slave_agent:lw_bridge_s0_agent|                                                              ; 16.5 (4.3)           ; 18.0 (5.0)                       ; 1.5 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (10)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent                                                                                                                                                                                                                                                              ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                          ; 12.2 (12.2)          ; 13.0 (13.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                ; soc_system   ;
;             |altera_merlin_slave_agent:timer_0_s1_agent|                                                                ; 13.7 (3.8)           ; 14.3 (4.3)                       ; 0.7 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (7)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                          ; 9.8 (9.8)            ; 10.0 (10.0)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                  ; soc_system   ;
;             |altera_merlin_slave_translator:button_pio_s1_translator|                                                   ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_slave_translator:dipsw_pio_s1_translator|                                                    ; 3.8 (3.8)            ; 4.0 (4.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dipsw_pio_s1_translator                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                   ; 7.3 (7.3)            ; 8.7 (8.7)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_slave_translator:timer_0_s1_translator|                                                      ; 2.7 (2.7)            ; 3.6 (3.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                                          ; 9.8 (9.8)            ; 10.8 (10.8)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                                          ; 12.0 (12.0)          ; 12.2 (12.2)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                          ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                   ; 7.0 (7.0)            ; 7.3 (7.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                   ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_cmd_demux:cmd_demux_001|                                               ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux|                                                       ; 13.0 (9.3)           ; 14.6 (11.0)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (32)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                       ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                   ; 13.2 (9.8)           ; 14.6 (11.3)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                   ; 22.8 (19.2)          ; 23.1 (19.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (65)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                   ; 12.9 (10.6)          ; 14.2 (11.9)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (36)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                   ; 13.9 (10.1)          ; 15.2 (11.0)                      ; 1.2 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (30)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 3.8 (3.8)            ; 4.2 (4.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_router:router|                                                         ; 14.7 (14.7)          ; 15.0 (15.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                         ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_router:router_001|                                                     ; 6.5 (6.5)            ; 7.7 (7.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                     ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux|                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                   ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_001|                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_002|                                               ; 1.5 (1.5)            ; 2.3 (2.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_003|                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_004|                                               ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                       ; 14.6 (14.6)          ; 16.3 (16.3)                      ; 1.8 (1.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 30 (30)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                       ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                   ; 40.0 (40.0)          ; 41.3 (41.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 76 (76)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_host_0_mm_interconnect_1:mm_interconnect_1|                                                        ; 254.9 (0.0)          ; 274.3 (0.0)                      ; 19.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 474 (0)             ; 279 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_avalon_sc_fifo:fpga_mem_s0_agent_rdata_fifo|                                                        ; 36.8 (36.8)          ; 37.2 (37.2)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rdata_fifo                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_avalon_sc_fifo:fpga_mem_s0_agent_rsp_fifo|                                                          ; 18.0 (18.0)          ; 24.8 (24.8)                      ; 6.8 (6.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rsp_fifo                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|                                                    ; 50.5 (22.2)          ; 50.7 (22.2)                      ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (48)             ; 26 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent                                                                                                                                                                                                                                                    ; soc_system   ;
;                |altera_merlin_address_alignment:align_address_to_size|                                                  ; 27.3 (27.3)          ; 28.5 (28.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (51)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|                                                     ; 100.7 (0.0)          ; 106.7 (0.0)                      ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter                                                                                                                                                                                                                                                     ; soc_system   ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                   ; 100.7 (0.0)          ; 106.7 (0.0)                      ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (0)             ; 129 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                                ; soc_system   ;
;                   |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                  ; 100.7 (100.4)        ; 106.7 (106.4)                    ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (152)           ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                             ; soc_system   ;
;                      |altera_merlin_address_alignment:align_address_to_size|                                            ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|altera_merlin_address_alignment:align_address_to_size                       ; soc_system   ;
;             |altera_merlin_slave_agent:fpga_mem_s0_agent|                                                               ; 12.9 (3.2)           ; 13.9 (3.7)                       ; 1.0 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (11)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_mem_s0_agent                                                                                                                                                                                                                                                               ; soc_system   ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                                          ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_mem_s0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                 ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|                                                       ; 35.1 (32.6)          ; 39.7 (37.7)                      ; 4.6 (5.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (89)             ; 6 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                       ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; soc_system   ;
;             |soc_system_host_0_mm_interconnect_1_rsp_demux:rsp_demux|                                                   ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_host_0_timer_0:timer_0|                                                                            ; 22.5 (22.5)          ; 23.8 (23.8)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0                                                                                                                                                                                                                                                                                                                               ; soc_system   ;
;       |soc_system_mm_interconnect_0:mm_interconnect_0|                                                                  ; 194.8 (0.0)          ; 272.7 (0.0)                      ; 79.0 (0.0)                                        ; 1.1 (0.0)                        ; 0.0 (0.0)            ; 288 (0)             ; 446 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:com_mem_s1_agent_rsp_fifo|                                                              ; 2.7 (2.7)            ; 2.8 (2.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:com_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:com_mem_s2_agent_rsp_fifo|                                                              ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:com_mem_s2_agent_rsp_fifo                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo|                                                        ; 6.5 (6.5)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_sc_fifo:openmac_0_mactimer_agent_rsp_fifo|                                                      ; 2.6 (2.6)            ; 3.2 (3.2)                        ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_mactimer_agent_rsp_fifo                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|                                                      ; 19.7 (19.7)          ; 33.7 (33.7)                      ; 14.0 (14.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rsp_fifo|                                                        ; 4.5 (4.5)            ; 4.9 (4.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rsp_fifo                                                                                                                                                                                                                                                                                     ; soc_system   ;
;          |altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|                                                ; 4.4 (4.4)            ; 5.2 (5.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                             ; 5.3 (0.0)            ; 54.8 (0.0)                       ; 49.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 112 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 5.3 (4.5)            ; 54.8 (53.6)                      ; 49.5 (49.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 112 (108)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                  ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                         ; 28.0 (0.0)           ; 31.0 (0.0)                       ; 3.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 75 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 28.0 (27.3)          ; 31.0 (29.9)                      ; 3.0 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 75 (71)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                              ; work         ;
;          |altera_merlin_master_agent:host_0_lw_bridge_m0_agent|                                                         ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:host_0_lw_bridge_m0_agent                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_master_agent:pcp_0_slow_bridge_agent|                                                           ; 1.9 (1.9)            ; 2.4 (2.4)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcp_0_slow_bridge_agent                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_slave_agent:openmac_0_macreg_agent|                                                             ; 4.7 (2.7)            ; 6.5 (4.3)                        ; 1.8 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (7)              ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent                                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                             ; 2.0 (2.0)            ; 2.2 (2.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_slave_agent:openmac_0_pktbuf_agent|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_pktbuf_agent                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_slave_agent:sysid_qsys_control_slave_agent|                                                     ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_translator:com_mem_s1_translator|                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s1_translator                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_slave_translator:com_mem_s2_translator|                                                         ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s2_translator                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |altera_merlin_slave_translator:openmac_0_macreg_translator|                                                   ; 9.0 (9.0)            ; 9.3 (9.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_macreg_translator                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_slave_translator:openmac_0_mactimer_translator|                                                 ; 9.5 (9.5)            ; 10.5 (10.5)                      ; 1.2 (1.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_mactimer_translator                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |altera_merlin_slave_translator:openmac_0_pktbuf_translator|                                                   ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_pktbuf_translator                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_merlin_slave_translator:sysid_qsys_control_slave_translator|                                           ; 5.8 (5.8)            ; 5.9 (5.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |altera_merlin_traffic_limiter:host_0_lw_bridge_m0_limiter|                                                    ; 4.9 (4.9)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:host_0_lw_bridge_m0_limiter                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter|                                                      ; 7.9 (7.9)            ; 7.9 (7.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|                                               ; 16.0 (16.0)          ; 23.6 (23.6)                      ; 8.2 (8.2)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 35 (35)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_width_adapter:openmac_0_macreg_rsp_width_adapter|                                               ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_rsp_width_adapter                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux:cmd_demux|                                                             ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                     ; 6.2 (6.2)            ; 6.2 (6.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |soc_system_mm_interconnect_0_cmd_mux:cmd_mux|                                                                 ; 8.8 (5.4)            ; 9.2 (5.5)                        ; 0.4 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (9)              ; 5 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                              ; 3.3 (3.3)            ; 3.7 (3.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_mm_interconnect_0_router:router|                                                                   ; 1.6 (1.6)            ; 2.2 (2.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |soc_system_mm_interconnect_0_router_001:router_001|                                                           ; 6.3 (6.3)            ; 7.8 (7.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                        ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_demux:rsp_demux|                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux:rsp_mux|                                                                 ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                              ; soc_system   ;
;          |soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                         ; 2.6 (2.6)            ; 2.8 (2.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                      ; soc_system   ;
;       |soc_system_mm_interconnect_1:mm_interconnect_1|                                                                  ; 331.3 (0.0)          ; 511.0 (0.0)                      ; 179.7 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 576 (0)             ; 810 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                           ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|                                                   ; 42.3 (42.3)          ; 43.5 (43.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 68 (68)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                                ; soc_system   ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                     ; 8.6 (8.6)            ; 11.5 (11.5)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                             ; 14.2 (0.0)           ; 46.0 (0.0)                       ; 31.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 14.2 (13.3)          ; 46.0 (44.8)                      ; 31.7 (31.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 122 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                  ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                  ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                         ; 9.2 (0.0)            ; 51.9 (0.0)                       ; 42.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 9.2 (8.7)            ; 51.9 (50.8)                      ; 42.6 (42.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 122 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                              ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                         ; 21.7 (0.0)           ; 44.1 (0.0)                       ; 22.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 124 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 21.7 (20.4)          ; 44.1 (42.8)                      ; 22.4 (22.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 124 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                              ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                         ; 3.1 (0.0)            ; 8.9 (0.0)                        ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 18 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 3.1 (2.8)            ; 8.9 (7.3)                        ; 5.8 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 18 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                              ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                         ; 11.2 (0.0)           ; 33.8 (0.0)                       ; 22.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 11.2 (10.8)          ; 33.8 (32.0)                      ; 22.7 (21.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                              ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                         ; 8.4 (0.0)            ; 32.9 (0.0)                       ; 24.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                  ; 8.4 (7.3)            ; 32.9 (31.3)                      ; 24.5 (24.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                         ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                              ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                         ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                              ; work         ;
;          |altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|                                                ; 74.2 (0.0)           ; 90.7 (0.0)                       ; 16.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|                      ; 74.2 (0.0)           ; 90.7 (0.0)                       ; 16.6 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (0)             ; 103 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1                                                                                                                                                                                        ; soc_system   ;
;                |altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|                     ; 74.2 (74.2)          ; 90.7 (90.7)                      ; 16.6 (16.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 159 (159)           ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1                                                                                                     ; soc_system   ;
;          |altera_merlin_master_agent:host_0_fpga_mem_agent|                                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:host_0_fpga_mem_agent                                                                                                                                                                                                                                                                                          ; soc_system   ;
;          |altera_merlin_master_agent:openmac_0_dma_agent|                                                               ; 3.3 (3.3)            ; 4.3 (4.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:openmac_0_dma_agent                                                                                                                                                                                                                                                                                            ; soc_system   ;
;          |altera_merlin_master_agent:pcp_0_flash_bridge_agent|                                                          ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:pcp_0_flash_bridge_agent                                                                                                                                                                                                                                                                                       ; soc_system   ;
;          |altera_merlin_master_translator:openmac_0_dma_translator|                                                     ; 50.7 (50.7)          ; 52.7 (52.7)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (120)           ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator                                                                                                                                                                                                                                                                                  ; soc_system   ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                          ; 1.4 (0.6)            ; 1.9 (1.0)                        ; 0.5 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                             ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                         ; soc_system   ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter|                                                  ; 34.2 (34.2)          ; 36.5 (36.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (55)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |altera_merlin_width_adapter:openmac_0_dma_rsp_width_adapter|                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_rsp_width_adapter                                                                                                                                                                                                                                                                               ; soc_system   ;
;          |soc_system_mm_interconnect_1_cmd_mux:cmd_mux|                                                                 ; 44.5 (38.8)          ; 47.6 (41.7)                      ; 3.1 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 104 (93)            ; 11 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_arbitrator:arb|                                                                              ; 5.7 (4.3)            ; 5.8 (4.3)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (8)              ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altera_merlin_arb_adder:adder|                                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_mm_interconnect_1_rsp_demux:rsp_demux|                                                             ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                          ; soc_system   ;
;       |soc_system_onchip_memory2_0:onchip_memory2_0|                                                                    ; 139.0 (0.0)          ; 149.3 (0.0)                      ; 12.8 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 4 (0)                     ; 0 (0)         ; 3600000           ; 448   ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |altsyncram:the_altsyncram|                                                                                    ; 139.0 (0.0)          ; 149.3 (0.0)                      ; 12.8 (0.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 4 (0)                     ; 0 (0)         ; 3600000           ; 448   ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                   ; work         ;
;             |altsyncram_4qj1:auto_generated|                                                                            ; 139.0 (1.0)          ; 149.3 (2.0)                      ; 12.8 (1.0)                                        ; 2.5 (0.0)                        ; 0.0 (0.0)            ; 176 (0)             ; 4 (4)                     ; 0 (0)         ; 3600000           ; 448   ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated                                                                                                                                                                                                                                                                                    ; work         ;
;                |decode_rma:decode3|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3                                                                                                                                                                                                                                                                 ; work         ;
;                |mux_oib:mux2|                                                                                           ; 130.0 (130.0)        ; 139.3 (139.3)                    ; 11.8 (11.8)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 160 (160)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|mux_oib:mux2                                                                                                                                                                                                                                                                       ; work         ;
;       |soc_system_pcp_0:pcp_0|                                                                                          ; 1597.2 (0.0)         ; 2031.3 (0.0)                     ; 455.8 (0.0)                                       ; 21.7 (0.0)                       ; 0.0 (0.0)            ; 2412 (0)            ; 2819 (0)                  ; 0 (0)         ; 414208            ; 55    ; 2          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0                                                                                                                                                                                                                                                                                                                                                                   ; soc_system   ;
;          |altera_irq_clock_crosser:irq_synchronizer|                                                                    ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.4 (0.0)            ; 1.0 (0.0)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                   ; work         ;
;          |altera_irq_clock_crosser:irq_synchronizer_001|                                                                ; 0.2 (0.0)            ; 1.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.2 (0.0)            ; 1.2 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.2 (0.2)            ; 1.2 (1.2)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;          |altera_irq_clock_crosser:irq_synchronizer_002|                                                                ; 0.4 (0.0)            ; 1.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.4 (0.0)            ; 1.2 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.4 (0.4)            ; 1.2 (1.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;          |altera_irq_clock_crosser:irq_synchronizer_003|                                                                ; 0.0 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.0 (0.0)            ; 1.1 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.0 (0.0)            ; 1.1 (1.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;          |altera_irq_clock_crosser:irq_synchronizer_004|                                                                ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_004                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_004|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;          |altera_irq_clock_crosser:irq_synchronizer_005|                                                                ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_005                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.7 (0.0)            ; 1.7 (0.0)                        ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.7 (0.7)            ; 1.7 (1.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_005|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;          |altera_irq_clock_crosser:irq_synchronizer_006|                                                                ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_006                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_006|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;          |altera_irq_clock_crosser:irq_synchronizer_007|                                                                ; 0.6 (0.0)            ; 1.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_007                                                                                                                                                                                                                                                                                                                     ; soc_system   ;
;             |altera_std_synchronizer_bundle:sync|                                                                       ; 0.6 (0.0)            ; 1.5 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_007|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:sync[0].u|                                                                      ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_irq_clock_crosser:irq_synchronizer_007|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                               ; work         ;
;          |altera_reset_controller:rst_controller|                                                                       ; 3.8 (3.1)            ; 8.2 (5.2)                        ; 4.4 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (6)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                            ; 0.8 (0.8)            ; 1.6 (1.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |altera_reset_controller:rst_controller_001|                                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ; soc_system   ;
;          |soc_system_host_0_timer_0:timer_0|                                                                            ; 22.3 (22.3)          ; 25.2 (25.2)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                 ; soc_system   ;
;          |soc_system_pcp_0_POWERLINK_LED:powerlink_led|                                                                 ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 9 (9)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_POWERLINK_LED:powerlink_led                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_pcp_0_benchmark_pio:benchmark_pio|                                                                 ; 7.3 (7.3)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_benchmark_pio:benchmark_pio                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;          |soc_system_pcp_0_cpu_0:cpu_0|                                                                                 ; 1122.6 (983.8)       ; 1315.2 (1132.7)                  ; 212.2 (167.5)                                     ; 19.5 (18.5)                      ; 0.0 (0.0)            ; 1539 (1347)         ; 1797 (1519)               ; 0 (0)         ; 151040            ; 21    ; 2          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                                                      ; soc_system   ;
;             |soc_system_pcp_0_cpu_0_bht_module:soc_system_pcp_0_cpu_0_bht|                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_bht_module:soc_system_pcp_0_cpu_0_bht                                                                                                                                                                                                                                                                         ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_bht_module:soc_system_pcp_0_cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_3rn1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_bht_module:soc_system_pcp_0_cpu_0_bht|altsyncram:the_altsyncram|altsyncram_3rn1:auto_generated                                                                                                                                                                                                                ; work         ;
;             |soc_system_pcp_0_cpu_0_dc_data_module:soc_system_pcp_0_cpu_0_dc_data|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_data_module:soc_system_pcp_0_cpu_0_dc_data                                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_data_module:soc_system_pcp_0_cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_al82:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_data_module:soc_system_pcp_0_cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_al82:auto_generated                                                                                                                                                                                                        ; work         ;
;             |soc_system_pcp_0_cpu_0_dc_tag_module:soc_system_pcp_0_cpu_0_dc_tag|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_tag_module:soc_system_pcp_0_cpu_0_dc_tag                                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_tag_module:soc_system_pcp_0_cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_0oa2:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 38912             ; 4     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_tag_module:soc_system_pcp_0_cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_0oa2:auto_generated                                                                                                                                                                                                          ; work         ;
;             |soc_system_pcp_0_cpu_0_ic_data_module:soc_system_pcp_0_cpu_0_ic_data|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_data_module:soc_system_pcp_0_cpu_0_ic_data                                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_data_module:soc_system_pcp_0_cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_data_module:soc_system_pcp_0_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                        ; work         ;
;             |soc_system_pcp_0_cpu_0_ic_tag_module:soc_system_pcp_0_cpu_0_ic_tag|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_tag_module:soc_system_pcp_0_cpu_0_ic_tag                                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_tag_module:soc_system_pcp_0_cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_e7o1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_tag_module:soc_system_pcp_0_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_e7o1:auto_generated                                                                                                                                                                                                          ; work         ;
;             |soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|                                     ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell                                                                                                                                                                                                                                                                ; soc_system   ;
;                |altera_mult_add:the_altmult_add_part_1|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                                         ; work         ;
;                   |altera_mult_add_ujt2:auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated                                                                                                                                                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_ujt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; work         ;
;                |altera_mult_add:the_altmult_add_part_2|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                                         ; work         ;
;                   |altera_mult_add_0kt2:auto_generated|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated                                                                                                                                                                                     ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_mult_cell:the_soc_system_pcp_0_cpu_0_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_0kt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; work         ;
;             |soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|                                     ; 134.8 (29.8)         ; 178.5 (32.4)                     ; 44.7 (2.7)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 176 (12)            ; 278 (81)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci                                                                                                                                                                                                                                                                ; soc_system   ;
;                |soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|  ; 42.4 (0.0)           ; 66.0 (0.0)                       ; 24.6 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 64 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper                                                                                                                                                          ; soc_system   ;
;                   |sld_virtual_jtag_basic:soc_system_pcp_0_cpu_0_jtag_debug_module_phy|                                 ; 1.3 (1.3)            ; 1.6 (1.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_pcp_0_cpu_0_jtag_debug_module_phy                                                                                      ; work         ;
;                   |soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk| ; 7.7 (7.4)            ; 23.3 (21.9)                      ; 15.6 (14.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk                                                      ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 0.2 (0.2)            ; 0.7 (0.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|       ; 33.3 (32.7)          ; 41.1 (39.8)                      ; 8.8 (8.1)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 54 (54)             ; 47 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck                                                            ; soc_system   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                             ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg|                    ; 7.4 (7.4)            ; 8.8 (8.8)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg                                                                                                                                                                            ; soc_system   ;
;                |soc_system_pcp_0_cpu_0_nios2_oci_break:the_soc_system_pcp_0_cpu_0_nios2_oci_break|                      ; 3.5 (3.5)            ; 15.8 (15.8)                      ; 12.3 (12.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_oci_break:the_soc_system_pcp_0_cpu_0_nios2_oci_break                                                                                                                                                                              ; soc_system   ;
;                |soc_system_pcp_0_cpu_0_nios2_oci_debug:the_soc_system_pcp_0_cpu_0_nios2_oci_debug|                      ; 4.7 (4.0)            ; 4.8 (4.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 9 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_oci_debug:the_soc_system_pcp_0_cpu_0_nios2_oci_debug                                                                                                                                                                              ; soc_system   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_oci_debug:the_soc_system_pcp_0_cpu_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                          ; work         ;
;                |soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|                            ; 47.1 (47.1)          ; 50.7 (50.7)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 49 (49)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem                                                                                                                                                                                    ; soc_system   ;
;                   |soc_system_pcp_0_cpu_0_ociram_sp_ram_module:soc_system_pcp_0_cpu_0_ociram_sp_ram|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|soc_system_pcp_0_cpu_0_ociram_sp_ram_module:soc_system_pcp_0_cpu_0_ociram_sp_ram                                                                                                   ; soc_system   ;
;                      |altsyncram:the_altsyncram|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|soc_system_pcp_0_cpu_0_ociram_sp_ram_module:soc_system_pcp_0_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                         |altsyncram_djf1:auto_generated|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|soc_system_pcp_0_cpu_0_ociram_sp_ram_module:soc_system_pcp_0_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_djf1:auto_generated                                          ; work         ;
;             |soc_system_pcp_0_cpu_0_register_bank_a_module:soc_system_pcp_0_cpu_0_register_bank_a|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_a_module:soc_system_pcp_0_cpu_0_register_bank_a                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_a_module:soc_system_pcp_0_cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_39n1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_a_module:soc_system_pcp_0_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_39n1:auto_generated                                                                                                                                                                                        ; work         ;
;             |soc_system_pcp_0_cpu_0_register_bank_b_module:soc_system_pcp_0_cpu_0_register_bank_b|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_b_module:soc_system_pcp_0_cpu_0_register_bank_b                                                                                                                                                                                                                                                 ; soc_system   ;
;                |altsyncram:the_altsyncram|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_b_module:soc_system_pcp_0_cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_49n1:auto_generated|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_b_module:soc_system_pcp_0_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_49n1:auto_generated                                                                                                                                                                                        ; work         ;
;          |soc_system_pcp_0_jtag_uart_0:jtag_uart_0|                                                                     ; 62.8 (15.9)          ; 86.7 (17.0)                      ; 23.9 (1.2)                                        ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 119 (35)            ; 110 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                          ; soc_system   ;
;             |alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|                                          ; 22.3 (22.3)          ; 44.3 (44.3)                      ; 22.1 (22.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                         ; work         ;
;             |soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|                           ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                          ; soc_system   ;
;                |scfifo:rfifo|                                                                                           ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                             ; work         ;
;                   |scfifo_3291:auto_generated|                                                                          ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                  ; work         ;
;                      |a_dpfifo_a891:dpfifo|                                                                             ; 12.1 (0.0)           ; 12.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 22 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                             ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                       ; 6.1 (3.1)            ; 6.3 (3.3)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 10 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                     ; work         ;
;                            |cntr_vg7:count_usedw|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                       ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                             ; work         ;
;                         |dpram_7s81:FIFOram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                          ; work         ;
;                            |altsyncram_b8s1:altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                              ; work         ;
;             |soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|                           ; 12.6 (0.0)           ; 13.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                          ; soc_system   ;
;                |scfifo:wfifo|                                                                                           ; 12.6 (0.0)           ; 13.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                             ; work         ;
;                   |scfifo_3291:auto_generated|                                                                          ; 12.6 (0.0)           ; 13.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                  ; work         ;
;                      |a_dpfifo_a891:dpfifo|                                                                             ; 12.6 (0.0)           ; 13.0 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (0)              ; 23 (0)                    ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo                                                                                                                                                                             ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                       ; 6.6 (3.6)            ; 7.0 (4.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (6)              ; 11 (3)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                     ; work         ;
;                            |cntr_vg7:count_usedw|                                                                       ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                       ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                               ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                             ; work         ;
;                         |dpram_7s81:FIFOram|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram                                                                                                                                                          ; work         ;
;                            |altsyncram_b8s1:altsyncram1|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1                                                                                                                              ; work         ;
;          |soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|                                                         ; 261.7 (0.0)          ; 452.8 (0.0)                      ; 191.6 (0.0)                                       ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 457 (0)             ; 744 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_avalon_sc_fifo:cpu_0_jtag_debug_module_agent_rsp_fifo|                                              ; 3.8 (3.8)            ; 4.8 (4.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_agent_rsp_fifo                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_avalon_sc_fifo:cpu_bridge_s0_agent_rsp_fifo|                                                        ; 5.3 (5.3)            ; 6.1 (6.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_avalon_sc_fifo:flash_bridge_s0_agent_rdata_fifo|                                                    ; 28.2 (28.2)          ; 39.3 (39.3)                      ; 11.2 (11.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (69)             ; 66 (66)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rdata_fifo                                                                                                                                                                                                                                                       ; soc_system   ;
;             |altera_avalon_sc_fifo:flash_bridge_s0_agent_rsp_fifo|                                                      ; 5.9 (5.9)            ; 7.0 (7.0)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|                                                     ; 23.8 (23.8)          ; 32.4 (32.4)                      ; 8.7 (8.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|                                                       ; 4.8 (4.8)            ; 5.8 (5.8)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_avalon_st_handshake_clock_crosser:crosser|                                                          ; 8.8 (0.0)            ; 22.2 (0.0)                       ; 13.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                             ; soc_system   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                               ; 8.8 (8.2)            ; 22.2 (21.3)                      ; 13.4 (13.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                    ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                      ; 0.2 (0.2)            ; 0.4 (0.4)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                     ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                     ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                      ; 8.8 (0.0)            ; 57.0 (0.0)                       ; 48.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 120 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                         ; soc_system   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                               ; 8.8 (8.1)            ; 57.0 (55.9)                      ; 48.2 (47.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 120 (116)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                      ; 0.1 (0.1)            ; 0.5 (0.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                 ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                 ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                      ; 18.4 (0.0)           ; 57.6 (0.0)                       ; 39.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 122 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                         ; soc_system   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                               ; 18.4 (17.3)          ; 57.6 (56.5)                      ; 39.2 (39.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 122 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                 ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                 ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                      ; 14.3 (0.0)           ; 27.1 (0.0)                       ; 12.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                         ; soc_system   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                               ; 14.3 (13.7)          ; 27.1 (25.7)                      ; 12.8 (12.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                 ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                      ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                 ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                      ; 12.2 (0.0)           ; 29.6 (0.0)                       ; 17.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                                         ; soc_system   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                               ; 12.2 (11.5)          ; 29.6 (28.1)                      ; 17.4 (16.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                      ; 0.5 (0.5)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                 ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                      ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                 ; work         ;
;             |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                      ; 16.5 (0.0)           ; 28.5 (0.0)                       ; 12.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                                         ; soc_system   ;
;                |altera_avalon_st_clock_crosser:clock_xer|                                                               ; 16.5 (15.4)          ; 28.5 (27.5)                      ; 12.0 (12.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 72 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                ; soc_system   ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                                      ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                 ; work         ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                 ; work         ;
;             |altera_merlin_master_agent:cpu_0_data_master_agent|                                                        ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_merlin_master_agent:cpu_0_instruction_master_agent|                                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altera_merlin_master_translator:cpu_0_data_master_translator|                                              ; 6.3 (6.3)            ; 8.1 (8.1)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                                                 ; soc_system   ;
;             |altera_merlin_slave_agent:cpu_0_jtag_debug_module_agent|                                                   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_jtag_debug_module_agent                                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_slave_agent:cpu_bridge_s0_agent|                                                             ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_bridge_s0_agent                                                                                                                                                                                                                                                                ; soc_system   ;
;             |altera_merlin_slave_agent:flash_bridge_s0_agent|                                                           ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:flash_bridge_s0_agent                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_slave_agent:mm_bridge_0_s0_agent|                                                            ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator|                                         ; 0.2 (0.2)            ; 13.6 (13.6)                      ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator                                                                                                                                                                                                                                            ; soc_system   ;
;             |altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|                                            ; 6.3 (6.3)            ; 7.3 (7.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_cmd_demux:cmd_demux|                                                    ; 2.8 (2.8)            ; 3.8 (3.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                       ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                            ; 5.0 (5.0)            ; 5.3 (5.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux|                                                        ; 14.7 (13.0)          ; 15.9 (13.9)                      ; 1.3 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 51 (47)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                           ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 1.7 (1.0)            ; 2.0 (1.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                              ; soc_system   ;
;                   |altera_merlin_arb_adder:adder|                                                                       ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                                                ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                    ; 16.5 (14.2)          ; 16.6 (14.2)                      ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 59 (55)             ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                       ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 2.2 (2.2)            ; 2.4 (2.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                          ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|                                                ; 5.5 (2.9)            ; 5.5 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (8)              ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                   ; soc_system   ;
;                |altera_merlin_arbitrator:arb|                                                                           ; 2.4 (2.4)            ; 2.6 (2.6)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                      ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_router:router|                                                          ; 2.6 (2.6)            ; 2.6 (2.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_router:router                                                                                                                                                                                                                                                             ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_router_001:router_001|                                                  ; 3.4 (3.4)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                     ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux|                                                    ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                       ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                   ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_rsp_demux_002:rsp_demux_002|                                            ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                                                                               ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_rsp_mux:rsp_mux|                                                        ; 21.2 (21.2)          ; 21.2 (21.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                           ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                ; 19.9 (19.9)          ; 25.7 (25.7)                      ; 6.2 (6.2)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 66 (66)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                   ; soc_system   ;
;          |soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|                                                         ; 108.4 (0.0)          ; 119.8 (0.0)                      ; 12.1 (0.0)                                        ; 0.7 (0.0)                        ; 0.0 (0.0)            ; 207 (0)             ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3                                                                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_avalon_sc_fifo:benchmark_pio_s1_agent_rsp_fifo|                                                     ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.7 (0.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:benchmark_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                        ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                           ; soc_system   ;
;             |altera_avalon_sc_fifo:powerlink_led_s1_agent_rsp_fifo|                                                     ; 3.3 (3.3)            ; 3.8 (3.8)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:powerlink_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                        ; soc_system   ;
;             |altera_avalon_sc_fifo:slow_bridge_s0_agent_rsp_fifo|                                                       ; 5.3 (5.3)            ; 6.0 (6.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:slow_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                          ; soc_system   ;
;             |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                           ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_master_agent:mm_bridge_0_m0_agent|                                                           ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                                                                                              ; soc_system   ;
;             |altera_merlin_slave_agent:benchmark_pio_s1_agent|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:benchmark_pio_s1_agent                                                                                                                                                                                                                                                             ; soc_system   ;
;             |altera_merlin_slave_agent:slow_bridge_s0_agent|                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:slow_bridge_s0_agent                                                                                                                                                                                                                                                               ; soc_system   ;
;             |altera_merlin_slave_agent:timer_0_s1_agent|                                                                ; 0.0 (0.0)            ; 0.3 (0.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_slave_translator:benchmark_pio_s1_translator|                                                ; 5.1 (5.1)            ; 5.6 (5.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:benchmark_pio_s1_translator                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                   ; 7.3 (7.3)            ; 8.4 (8.4)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                      ; soc_system   ;
;             |altera_merlin_slave_translator:powerlink_led_s1_translator|                                                ; 4.2 (4.2)            ; 4.6 (4.6)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:powerlink_led_s1_translator                                                                                                                                                                                                                                                   ; soc_system   ;
;             |altera_merlin_slave_translator:timer_0_s1_translator|                                                      ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                         ; soc_system   ;
;             |altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|                                                      ; 9.4 (9.4)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter                                                                                                                                                                                                                                                         ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_3_cmd_demux:cmd_demux|                                                    ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|soc_system_pcp_0_mm_interconnect_3_cmd_demux:cmd_demux                                                                                                                                                                                                                                                       ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_3_router:router|                                                          ; 4.4 (4.4)            ; 7.2 (7.2)                        ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|soc_system_pcp_0_mm_interconnect_3_router:router                                                                                                                                                                                                                                                             ; soc_system   ;
;             |soc_system_pcp_0_mm_interconnect_3_rsp_mux:rsp_mux|                                                        ; 48.3 (48.3)          ; 54.1 (54.1)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (120)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|soc_system_pcp_0_mm_interconnect_3_rsp_mux:rsp_mux                                                                                                                                                                                                                                                           ; soc_system   ;
;          |soc_system_pcp_0_tc_mem:tc_mem|                                                                               ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem                                                                                                                                                                                                                                                                                                                                    ; soc_system   ;
;             |altsyncram:the_altsyncram|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                          ; work         ;
;                |altsyncram_jk92:auto_generated|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 32    ; 0          ; 0    ; 0            ; |toplevel|soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|altsyncram:the_altsyncram|altsyncram_jk92:auto_generated                                                                                                                                                                                                                                                                           ; work         ;
+-------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                      ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; LED[0]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[2]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[3]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[1]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK2_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; FPGA_CLK3_50        ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_CLK         ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[8]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[9]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[10]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[11]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[12]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[13]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[14]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[15]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[16]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[17]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[18]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[19]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[20]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[21]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[22]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_D[23]       ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_DE          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_HS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_TX_INT         ; Input    ; --    ; --   ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HDMI_TX_VS          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[4]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[5]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[6]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; LED[7]              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]           ; Bidir    ; --    ; --   ; (0)  ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[0]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]           ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_ENET_GTX_CLK    ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_MDIO       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SCLK       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_I2C1_SDAT       ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SCL        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2C_SDA        ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_I2S            ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_LRCLK          ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_MCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HDMI_SCLK           ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; FPGA_CLK1_50        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                  ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_CLK2_50                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; FPGA_CLK3_50                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HDMI_TX_INT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|rmiiRxPath_reg[0].data[0]                                                                                                                                                                                                                                                                                                                   ; 1                 ; 0       ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|rmiiRxPath_reg[0].data[1]                                                                                                                                                                                                                                                                                                                   ; 0                 ; 0       ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|rmiiRxPath_reg[0].enable                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                  ;                   ;         ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                                                              ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                      ;                   ;         ;
; HDMI_I2C_SCL                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HDMI_I2C_SDA                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HDMI_I2S                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; HDMI_LRCLK                                                                                                                                                                                                                                                                                                                                                                                                           ;                   ;         ;
; HDMI_MCLK                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; HDMI_SCLK                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|read_mux_out[0]                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|d1_data_in[0]~feeder                                                                                                                                                                                                                                                                                                             ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|read_mux_out[1]                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|d1_data_in[1]~feeder                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|read_mux_out[2]                                                                                                                                                                                                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|d1_data_in[2]                                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|read_mux_out[3]                                                                                                                                                                                                                                                                                                                  ; 0                 ; 0       ;
;      - soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_dipsw_pio:dipsw_pio|d1_data_in[3]                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - debounce:debounce_inst|counter[0][5]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][15]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][14]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][13]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][12]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][11]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][9]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][8]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][7]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][6]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][4]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][3]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][2]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][10]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][0]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][1]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[0][5]~0                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - debounce:debounce_inst|counter[1][9]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][8]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][7]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][6]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][5]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][4]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][3]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][2]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][1]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][0]                                                                                                                                                                                                                                                                                                                                                                          ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][10]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][15]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][14]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][13]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][12]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][11]                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
;      - debounce:debounce_inst|counter[1][9]~1                                                                                                                                                                                                                                                                                                                                                                        ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                      ; Location                                     ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~5                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X88_Y8_N54                           ; 27      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                                                              ; PIN_V11                                      ; 3978    ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AH17                                     ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; PIN_AH16                                     ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y69_N57                          ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X43_Y69_N48                          ; 33      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y77_N36                          ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                              ; JTAG_X0_Y2_N3                                ; 310     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                              ; JTAG_X0_Y2_N3                                ; 37      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[0][5]~0                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y30_N57                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_inst|counter[1][9]~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y28_N57                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]~4                                                                                                                                                                                                                                 ; LABCELL_X4_Y9_N9                             ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]~2                                                                                                                                                                                         ; LABCELL_X31_Y15_N0                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]~1                                                                                                                                                                                    ; MLABCELL_X15_Y3_N33                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                                                                                                                                                                                                     ; FF_X15_Y10_N55                               ; 2       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                                                                                    ; FF_X13_Y10_N53                               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                                                                                    ; FF_X24_Y17_N32                               ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                                                                                                                                                                                                       ; FF_X30_Y19_N11                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                                                                                                                                                                                                       ; FF_X30_Y19_N26                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                                                                                                                                                                                                       ; FF_X31_Y19_N50                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                                                                                                                                                                                                       ; FF_X31_Y19_N56                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                                                                                                                                                                                                       ; FF_X17_Y19_N56                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                                                                                                                                                                                                       ; FF_X17_Y19_N50                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                                                                                                                                                                                                       ; FF_X28_Y19_N38                               ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                                                                                       ; FF_X24_Y17_N14                               ; 22      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y17_N15                          ; 19      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|\SQHZ7915:14:AMGP4450_1                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y19_N9                           ; 2       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y3_N15                            ; 9       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~0                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y3_N21                            ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X7_Y3_N18                            ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X10_Y3_N9                            ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X15_Y10_N54                         ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y10_N42                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X8_Y7_N30                           ; 12      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                     ; FF_X1_Y2_N29                                 ; 155     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y6_N39                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_tdo_mux_proc~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y2_N9                            ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y5_N15                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y6_N51                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~4                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X16_Y7_N6                            ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]~12                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y7_N33                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]~20                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y7_N18                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]~28                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y7_N21                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][0]~35                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y7_N54                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~10                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X17_Y7_N48                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~2                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y6_N42                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~1                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y3_N6                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y6_N24                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]~2                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y7_N3                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]~9                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X8_Y6_N42                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]~16                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y6_N45                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]~23                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y6_N51                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][0]~30                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y6_N6                            ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~2                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y3_N12                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y3_N15                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                          ; FF_X2_Y2_N8                                  ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                                                                                                                                                                                                                                                                ; LABCELL_X7_Y4_N42                            ; 5       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                         ; FF_X4_Y1_N17                                 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                          ; FF_X1_Y2_N20                                 ; 81      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                          ; FF_X1_Y7_N5                                  ; 104     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                          ; FF_X1_Y2_N47                                 ; 27      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y2_N12                            ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                         ; FF_X8_Y2_N20                                 ; 74      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|ASSIGN_MACREG_RDDATA~1                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y26_N24                          ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|DMAHIGHWORDSEL~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X71_Y21_N3                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|\GENMACREG_ACK:1:selAndRead                                                                                                                                                                                                                                                                                                                             ; LABCELL_X55_Y24_N27                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|inst_pktBuffer.host.write                                                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y17_N36                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0]                                                                                                                                                                              ; FF_X45_Y30_N47                               ; 31      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                                                                                                                                                                              ; FF_X51_Y30_N32                               ; 27      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|valid_rdreq~1                                                                                                                                                                                              ; LABCELL_X42_Y31_N24                          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|valid_wrreq                                                                                                                                                                                                ; LABCELL_X51_Y30_N51                          ; 11      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|observ_wr_err_next~0                                                                                                                                                                                                                                                          ; LABCELL_X71_Y20_N24                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|rx_fsm.first                                                                                                                                                                                                                                                                  ; FF_X70_Y20_N29                               ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|Selector11~0                                                                                                                                                                                                                                                            ; LABCELL_X45_Y30_N36                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_address_latch[6]~0                                                                                                                                                                                                                                                    ; LABCELL_X45_Y30_N39                          ; 28      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_burstcount_s[8]~4                                                                                                                                                                                                                                                     ; LABCELL_X43_Y30_N54                          ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[11]~0                                                                                                                                                                                                                                                            ; LABCELL_X42_Y29_N54                          ; 18      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_fsm.finish                                                                                                                                                                                                                                                           ; FF_X43_Y33_N50                               ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_rd_req_s                                                                                                                                                                                                                                                             ; LABCELL_X42_Y31_N0                           ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:\genRxAddrSync:sync4|edgedetector:FIRST_EDGE|comb~0                                                                                                                                                                                                                                               ; LABCELL_X71_Y22_N12                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|edgedetector:FIRST_EDGE|comb~0                                                                                                                                                                                                                                                              ; LABCELL_X51_Y30_N39                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|Selector11~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X51_Y15_N0                           ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Auto_Desc[4]~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y18_N21                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Rx_Addr[21]~5                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y20_N6                           ; 3       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Rx_Addr[21]~6                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y20_N9                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Rx_Addr[8]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X70_Y20_N18                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[20]~4                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y21_N45                          ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[20]~5                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y21_N42                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[6]~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X68_Y21_N57                          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Tx_Dma_Ack                                                                                                                                                                                                                                                                                                                           ; FF_X70_Y20_N5                                ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:F_Val                                                                                                                                                                                                                                                                                                                     ; FF_X60_Y20_N14                               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Desc_We~0                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y20_N57                          ; 7       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sAdrH                                                                                                                                                                                                                                                                                                         ; FF_X61_Y20_N14                               ; 23      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sIdle                                                                                                                                                                                                                                                                                                         ; FF_X64_Y20_N11                               ; 21      ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sTimL                                                                                                                                                                                                                                                                                                         ; FF_X61_Y20_N5                                ; 34      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Ram_Wr                                                                                                                                                                                                                                                                                                            ; MLABCELL_X59_Y24_N6                          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Desc[1]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y24_N54                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Icnt[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y24_N0                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Limit[10]~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X65_Y21_N33                         ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:ZeitL[15]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X63_Y20_N27                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:bFilter:Ram_Wr                                                                                                                                                                                                                                                                                                    ; LABCELL_X57_Y22_N27                          ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Col_Cnt[3]~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X68_Y22_N21                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Ipg_Cnt[4]~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y21_N24                         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Retry_Cnt[9]~1                                                                                                                                                                                                                                                                                                            ; LABCELL_X70_Y22_N3                           ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sBop                                                                                                                                                                                                                                                                                                                ; FF_X72_Y21_N59                               ; 20      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sCol                                                                                                                                                                                                                                                                                                                ; FF_X72_Y21_N35                               ; 19      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sPre                                                                                                                                                                                                                                                                                                                ; FF_X71_Y22_N23                               ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Tx_Count[9]~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y21_N39                          ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Tx_Ipg[5]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X56_Y26_N21                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Desc_We                                                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y22_N12                          ; 13      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sAdrH                                                                                                                                                                                                                                                                                                         ; FF_X65_Y23_N56                               ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sAdrL                                                                                                                                                                                                                                                                                                         ; FF_X65_Y23_N23                               ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sBegH                                                                                                                                                                                                                                                                                                         ; FF_X65_Y23_N47                               ; 38      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sBegL                                                                                                                                                                                                                                                                                                         ; FF_X66_Y23_N29                               ; 45      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sIdle                                                                                                                                                                                                                                                                                                         ; FF_X67_Y24_N59                               ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sLen                                                                                                                                                                                                                                                                                                          ; FF_X66_Y23_N44                               ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sTimH                                                                                                                                                                                                                                                                                                         ; FF_X67_Y23_N56                               ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Ram_Wr                                                                                                                                                                                                                                                                                                            ; LABCELL_X56_Y23_N12                          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Buf[7]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X74_Y17_N39                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Del                                                                                                                                                                                                                                                                                                            ; FF_X64_Y23_N59                               ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Del_Cnt[0]~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y22_N18                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Del_Cnt[16]~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X67_Y22_N0                           ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Desc_One[1]~1                                                                                                                                                                                                                                                                                                  ; MLABCELL_X59_Y24_N15                         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Early~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y23_N33                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Icnt[0]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y25_N36                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|pFilter~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X63_Y20_N0                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|pRxControl~0                                                                                                                                                                                                                                                                                                                         ; LABCELL_X64_Y20_N27                          ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|pTxControl~20                                                                                                                                                                                                                                                                                                                        ; LABCELL_X64_Y23_N24                          ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|pTxCtl~2                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X72_Y21_N39                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|irqCompareValue[15]~2                                                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y21_N51                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|irqCompareValue[23]~1                                                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y24_N30                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|irqCompareValue[31]~3                                                                                                                                                                                                                                                                                                      ; LABCELL_X60_Y24_N12                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|irqCompareValue[7]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X55_Y24_N6                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|pulseCompareValue[15]~1                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y24_N39                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|pulseCompareValue[23]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y24_N48                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|pulseCompareValue[31]~3                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y24_N57                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|pulseCompareValue[7]~2                                                                                                                                                                                                                                                                                                     ; LABCELL_X55_Y24_N3                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|byte_cnt[2]~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y21_N18                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|byte_cnt[2]~3                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y21_N12                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|clkDivider[4]                                                                                                                                                                                                                                                                                                                        ; FF_X73_Y22_N50                               ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|doSMI~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y23_N30                          ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|doSMI~3                                                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y21_N54                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[20]~20                                                                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y23_N9                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[28]~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X57_Y21_N57                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[2]~3                                                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y23_N3                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[8]~6                                                                                                                                                                                                                                                                                                                       ; LABCELL_X57_Y23_N0                           ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; FF_X55_Y33_N26                               ; 543     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                          ; FF_X16_Y19_N47                               ; 460     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                           ; FF_X16_Y19_N29                               ; 747     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X0_Y20_N1                   ; 3260    ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_com_mem:com_mem|wren2                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y26_N57                          ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_com_mem:com_mem|wren~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X53_Y27_N12                          ; 8       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y43_N27                          ; 58      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|use_reg                                                                                                                                                                                                                                                                                                                                           ; FF_X36_Y44_N32                               ; 56      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|wait_rise                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X35_Y43_N6                           ; 55      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X51_Y28_N36                          ; 53      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|use_reg                                                                                                                                                                                                                                                                                                                                          ; FF_X53_Y27_N29                               ; 53      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|wait_rise                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X51_Y29_N36                          ; 50      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                      ; FF_X45_Y41_N35                               ; 398     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                      ; FF_X42_Y38_N50                               ; 564     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                      ; FF_X45_Y39_N35                               ; 52      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                      ; FF_X43_Y46_N56                               ; 26      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                          ; FF_X43_Y41_N17                               ; 560     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                               ; HPSINTERFACEHPS2FPGA_X52_Y47_N111            ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_cold_rst_n[0]                                                                                                                                                                                                                                                                            ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 847     ; Async. clear, Clock enable                         ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                            ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 28      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                 ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 12      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 41      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; HPSPERIPHERALUSB_X55_Y39_N111                ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSPIMASTER_X87_Y53_N111          ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[45]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                ; LABCELL_X60_Y30_N42                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y4_N51                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y4_N12                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y4_N57                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y36_N33                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X57_Y30_N27                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                  ; FF_X56_Y30_N59                               ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y36_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X60_Y30_N36                          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                   ; FF_X53_Y30_N41                               ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                               ; MLABCELL_X59_Y30_N57                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                               ; LABCELL_X57_Y30_N6                           ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|woverflow~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y30_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X57_Y30_N24                          ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                               ; LABCELL_X33_Y40_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X33_Y40_N30                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                ; LABCELL_X37_Y41_N18                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X37_Y41_N30                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                               ; MLABCELL_X52_Y35_N30                         ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y35_N6                          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y32_N6                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                    ; LABCELL_X60_Y28_N0                           ; 5       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y33_N9                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y34_N48                         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y33_N21                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                  ; MLABCELL_X52_Y34_N18                         ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                ; FF_X50_Y33_N20                               ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                                              ; LABCELL_X50_Y33_N36                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                ; FF_X50_Y33_N5                                ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                ; FF_X50_Y33_N2                                ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y36_N18                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                    ; LABCELL_X40_Y36_N42                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|awready~1                                                                                                                                                                                                                                                          ; LABCELL_X45_Y41_N30                          ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                           ; LABCELL_X45_Y41_N3                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                                           ; MLABCELL_X39_Y42_N45                         ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                                            ; LABCELL_X31_Y42_N15                          ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                                            ; MLABCELL_X39_Y41_N39                         ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                                             ; LABCELL_X37_Y39_N36                          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                           ; LABCELL_X43_Y41_N54                          ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                            ; LABCELL_X53_Y36_N51                          ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                                            ; LABCELL_X45_Y36_N36                          ; 68      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                                             ; LABCELL_X53_Y34_N18                          ; 58      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                                              ; LABCELL_X45_Y38_N42                          ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                                               ; LABCELL_X40_Y37_N51                          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                        ; LABCELL_X33_Y40_N45                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                         ; LABCELL_X37_Y41_N9                           ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; MLABCELL_X52_Y35_N18                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                         ; MLABCELL_X52_Y33_N27                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                           ; LABCELL_X40_Y36_N15                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                                            ; LABCELL_X42_Y43_N15                          ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                 ; LABCELL_X42_Y43_N54                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                 ; LABCELL_X50_Y39_N54                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; MLABCELL_X39_Y42_N54                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y42_N27                         ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                   ; LABCELL_X45_Y36_N0                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X45_Y36_N24                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                   ; LABCELL_X43_Y41_N12                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X43_Y41_N51                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                   ; LABCELL_X42_Y41_N6                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                                       ; LABCELL_X45_Y38_N18                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                                       ; LABCELL_X40_Y41_N42                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y41_N54                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y48_N6                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y46_N15                          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                                             ; LABCELL_X36_Y46_N39                          ; 27      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                                             ; LABCELL_X36_Y46_N36                          ; 63      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                                              ; MLABCELL_X34_Y46_N18                         ; 66      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_mem_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                          ; LABCELL_X40_Y48_N0                           ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                       ; LABCELL_X40_Y46_N42                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                           ; LABCELL_X40_Y46_N45                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X59_Y36_N21                         ; 26      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|control_wr_strobe~1                                                                                                                                                                                                                                                                                                                              ; LABCELL_X43_Y36_N15                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:com_mem_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y27_N3                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:com_mem_s2_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y25_N15                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y26_N21                         ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                                                             ; FF_X52_Y25_N59                               ; 24      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_mactimer_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y20_N39                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                            ; MLABCELL_X52_Y21_N21                         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y21_N0                           ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y21_N0                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y27_N27                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                   ; MLABCELL_X52_Y21_N3                          ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                                     ; LABCELL_X51_Y26_N42                          ; 54      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|comb~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y27_N36                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|m0_read~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y27_N6                           ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|rp_valid                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y27_N21                          ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_macreg_translator|av_readdata_pre[2]~1                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y20_N51                          ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:host_0_lw_bridge_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y27_N21                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                          ; MLABCELL_X47_Y26_N54                         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter|save_dest_id~0                                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y26_N45                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|address_reg[2]~0                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y26_N45                          ; 29      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                       ; FF_X48_Y25_N50                               ; 56      ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_rsp_width_adapter|always10~1                                                                                                                                                                                                                                                                                    ; MLABCELL_X52_Y25_N39                         ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                              ; LABCELL_X51_Y27_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X51_Y27_N18                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                         ; LABCELL_X29_Y33_N9                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y33_N15                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y32_N45                         ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                 ; LABCELL_X35_Y43_N3                           ; 58      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                 ; LABCELL_X33_Y34_N21                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                 ; LABCELL_X24_Y24_N9                           ; 59      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                 ; LABCELL_X29_Y33_N18                          ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                 ; LABCELL_X29_Y33_N21                          ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                                      ; LABCELL_X27_Y24_N57                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                                   ; LABCELL_X29_Y33_N6                           ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken                                                                                                                                                                                                                                                     ; LABCELL_X33_Y32_N51                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                                     ; LABCELL_X42_Y31_N48                          ; 60      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                                                                     ; LABCELL_X33_Y32_N57                          ; 44      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                                                                      ; MLABCELL_X25_Y32_N48                         ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                                                                                  ; FF_X33_Y32_N23                               ; 15      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:openmac_0_dma_agent|always2~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y32_N24                          ; 22      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|address_register[16]~1                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y31_N48                         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|always2~0                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y31_N6                           ; 35      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|burst_stalled~0                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y32_N15                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|uav_address[1]~0                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y32_N45                          ; 35      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                                       ; LABCELL_X46_Y32_N30                          ; 23      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter|count[1]~0                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y32_N57                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                                                                                    ; FF_X42_Y32_N38                               ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~1                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y32_N36                         ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X33_Y32_N12                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3665w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N18                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3682w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N15                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3692w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N33                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3702w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N30                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3712w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N39                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3722w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N12                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3732w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N21                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3742w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N36                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3761w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N45                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3772w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N24                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3782w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N27                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3792w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N42                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3802w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N54                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3812w[3]                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y30_N57                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                        ; FF_X36_Y22_N26                               ; 612     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller|merged_reset~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X36_Y22_N12                          ; 6       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                   ; FF_X42_Y25_N29                               ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                    ; FF_X42_Y25_N14                               ; 355     ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y24_N33                          ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|control_wr_strobe~1                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y24_N36                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_POWERLINK_LED:powerlink_led|data_out[0]~1                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y27_N24                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_benchmark_pio:benchmark_pio|data_out[7]~1                                                                                                                                                                                                                                                                                                                           ; LABCELL_X46_Y26_N33                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_div                                                                                                                                                                                                                                                                                                                                              ; FF_X18_Y24_N8                                ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_st_bypass                                                                                                                                                                                                                                                                                                                                        ; FF_X18_Y24_N50                               ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den_en                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y28_N6                           ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot_en                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y22_N45                          ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_rem_en                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X24_Y26_N3                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_en_d1                                                                                                                                                                                                                                                                                                                                                 ; FF_X22_Y24_N20                               ; 37      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y26_N36                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_stall                                                                                                                                                                                                                                                                                                                                             ; FF_X15_Y24_N20                               ; 70      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                                          ; FF_X19_Y28_N7                                ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_slow_inst_result_en                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y26_N24                          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_stall                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X22_Y24_N18                          ; 881     ; Clock enable, Sync. clear, Sync. load              ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_status_reg_pie~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X25_Y21_N48                         ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                     ; FF_X17_Y24_N35                               ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add7~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y28_N18                          ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y25_N6                          ; 27      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                  ; FF_X27_Y22_N38                               ; 39      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X28_Y20_N45                         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y26_N42                          ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_div_negate_src1~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X12_Y25_N39                          ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_hbreak_req                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y21_N27                          ; 30      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[15]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y23_N0                           ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[20]~0                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y20_N33                         ; 15      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Equal295~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y22_N21                          ; 37      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_iw[3]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X27_Y23_N6                           ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_stall                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y22_N39                          ; 184     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_A_dc_latest_line_match                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y24_N54                          ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y25_N3                           ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y20_N21                         ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                       ; FF_X22_Y21_N44                               ; 28      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_dc_victim_rd_data_byte_0~0                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X21_Y22_N0                          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_dc_victim_rd_data_byte_1~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X23_Y19_N42                          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_dc_victim_rd_data_byte_2~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X19_Y22_N48                          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_dc_victim_rd_data_byte_3~0                                                                                                                                                                                                                                                                                                                            ; LABCELL_X22_Y19_N33                          ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_pipe_flush                                                                                                                                                                                                                                                                                                                                            ; FF_X25_Y20_N2                                ; 46      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_pipe_flush_waddr[0]~1                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y24_N54                         ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|always81~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y25_N6                           ; 30      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_wr_en~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y22_N9                           ; 12      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_wr_byte_0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y22_N0                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_wr_byte_1                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X23_Y19_N54                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_wr_byte_2                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y22_N54                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_wr_byte_3                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X25_Y19_N15                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_tag_field_nxt~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y25_N21                          ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dcm0_write~0                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y22_N42                          ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y25_N33                          ; 1534    ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                      ; FF_X27_Y27_N4                                ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_ap_offset[1]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X23_Y27_N54                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X29_Y20_N27                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_valid_bits_en~0                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X29_Y20_N9                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y20_N3                          ; 10      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_tag_wren                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y20_N30                          ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|address[8]                                                                                                                                                                                                                                                                        ; FF_X24_Y28_N32                               ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|jxuir                                                                   ; FF_X24_Y2_N55                                ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a                                                    ; LABCELL_X33_Y20_N24                          ; 15      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                  ; LABCELL_X30_Y17_N33                          ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~1                                                  ; LABCELL_X33_Y20_N48                          ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b                                                    ; LABCELL_X33_Y20_N12                          ; 35      ; Clock enable, Sync. load                           ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe                                                       ; FF_X24_Y2_N14                                ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[17]~14                                                                     ; LABCELL_X30_Y15_N18                          ; 16      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[37]~19                                                                     ; LABCELL_X30_Y15_N27                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[8]~10                                                                      ; MLABCELL_X28_Y4_N33                          ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[8]~9                                                                       ; LABCELL_X30_Y15_N57                          ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr~15                                                                         ; LABCELL_X31_Y15_N42                          ; 19      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                               ; LABCELL_X30_Y25_N3                           ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg|take_action_ocireg~0                                                                                                                                                                          ; LABCELL_X30_Y25_N21                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_oci_break:the_soc_system_pcp_0_cpu_0_nios2_oci_break|break_readreg[4]~0                                                                                                                                                                              ; LABCELL_X30_Y17_N48                          ; 33      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_oci_break:the_soc_system_pcp_0_cpu_0_nios2_oci_break|break_readreg[4]~1                                                                                                                                                                              ; LABCELL_X31_Y17_N36                          ; 32      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|MonDReg[28]~0                                                                                                                                                                                         ; LABCELL_X33_Y20_N45                          ; 21      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                                         ; MLABCELL_X34_Y24_N51                         ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|ociram_wr_en~0                                                                                                                                                                                        ; LABCELL_X30_Y25_N39                          ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y25_N33                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                                              ; LABCELL_X18_Y3_N42                           ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y3_N18                           ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                                 ; MLABCELL_X6_Y4_N39                           ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y24_N24                          ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                     ; FF_X46_Y23_N2                                ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|ien_AE~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X46_Y22_N54                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X43_Y25_N30                          ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                      ; FF_X48_Y24_N35                               ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                    ; MLABCELL_X47_Y23_N24                         ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                    ; LABCELL_X46_Y23_N42                          ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|woverflow~0                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y24_N9                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y23_N51                         ; 13      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                      ; LABCELL_X35_Y25_N39                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_bridge_s0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                                ; LABCELL_X27_Y24_N3                           ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                ; MLABCELL_X28_Y31_N18                         ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                  ; MLABCELL_X28_Y31_N3                          ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y25_N9                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                 ; LABCELL_X51_Y25_N12                          ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y25_N15                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                  ; LABCELL_X31_Y32_N12                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                                                                    ; LABCELL_X23_Y24_N36                          ; 58      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                                               ; FF_X40_Y28_N29                               ; 65      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~1                                                                                                                                                                                                                  ; LABCELL_X51_Y25_N18                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                      ; LABCELL_X23_Y24_N39                          ; 59      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                      ; MLABCELL_X28_Y31_N15                         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                      ; MLABCELL_X28_Y31_N36                         ; 35      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                    ; LABCELL_X51_Y25_N36                          ; 34      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                                      ; LABCELL_X30_Y32_N12                          ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                        ; LABCELL_X24_Y27_N27                          ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                      ; LABCELL_X24_Y27_N3                           ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y27_N21                         ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:benchmark_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                 ; LABCELL_X46_Y26_N21                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; LABCELL_X45_Y24_N27                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:powerlink_led_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y27_N6                          ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:slow_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y25_N45                          ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; MLABCELL_X47_Y25_N51                         ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                                             ; MLABCELL_X52_Y27_N42                         ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|clocken0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y22_N3                           ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|clocken1                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y22_N18                          ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                           ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                                                                   ; PIN_V11                               ; 3978    ; Global Clock         ; GCLK5            ; --                        ;
; soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i|outclk_wire[0]                                                                ; PLLOUTPUTCOUNTER_X0_Y20_N1            ; 3260    ; Global Clock         ; GCLK2            ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_cold_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 847     ; Global Clock         ; GCLK15           ; --                        ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]      ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK10           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                      ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|hq3myc14108phmpo7y7qmhbp98hy0vq~0                                                                                                                                                                                                                                                                                                       ; 1535    ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_stall                                                                                                                                                                                                                                                                                                                                 ; 881     ;
; soc_system:u0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                           ; 747     ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                      ; 739     ;
; soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                        ; 612     ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                      ; 564     ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                          ; 560     ;
; soc_system:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                               ; 543     ;
; soc_system:u0|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                          ; 460     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[14]                                                                               ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[13]                                                                               ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[12]                                                                               ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[11]                                                                               ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[10]                                                                               ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[9]                                                                                ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[8]                                                                                ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[7]                                                                                ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[6]                                                                                ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[5]                                                                                ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[4]                                                                                ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[3]                                                                                ; 449     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[2]                                                                                ; 449     ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                      ; 398     ;
; soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                    ; 355     ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                              ; 310     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[31]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[30]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[29]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[28]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[27]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[23]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[21]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[20]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[19]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[18]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[16]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[15]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[14]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[13]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[12]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[11]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[10]                                                                                        ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[9]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[8]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[6]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[5]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[4]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[3]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[2]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[1]                                                                                         ; 224     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[0]                                                                                         ; 224     ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                ; 198     ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_stall                                                                                                                                                                                                                                                                                                                                 ; 185     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                     ; 155     ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|address_reg_a[1]                                                                                                                                                                                                                                                                      ; 128     ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|address_reg_a[0]                                                                                                                                                                                                                                                                      ; 128     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[3]                                                                                       ; 113     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[2]                                                                                       ; 113     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[1]                                                                                       ; 113     ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_byteen_reg[0]                                                                                       ; 113     ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 107     ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 107     ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 107     ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock      ; 107     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                          ; 104     ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[0]                                                                                                                                                                                                                                       ; 97      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_write_s~DUPLICATE                                                                                                                                                                                                                                     ; 89      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                                 ; 87      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                          ; 81      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                         ; 80      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_dc_fill_wr_en                                                                                                                                                                                                                                                                                                                         ; 76      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                         ; 74      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_stall                                                                                                                                                                                                                                                                                                                             ; 70      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                            ; 68      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                              ; 66      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|saved_grant[1]                                                                                                                                                                                                                                       ; 66      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                               ; 65      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                             ; 63      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                           ; 62      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[2]                                                                                                                                                                                                                                                                                  ; 61      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                                                      ; 61      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                     ; 60      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                                                  ; 60      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                                  ; 60      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                                                  ; 60      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                 ; 59      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; 59      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                 ; 58      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~2                                                                                                                                                                                                    ; 58      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                 ; 58      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                             ; 58      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~DUPLICATE                                                       ; 57      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_alu_result~0                                                                                                                                                                                                                                                                                                                          ; 57      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                  ; 57      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|use_reg                                                                                                                                                                                                                                                                                                                           ; 56      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                       ; 56      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|wait_rise                                                                                                                                                                                                                                                                                                                         ; 55      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                               ; 55      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                           ; 55      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                                                     ; 54      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                               ; 54      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|use_reg                                                                                                                                                                                                                                                                                                                          ; 53      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                ; 53      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                                                                                                       ; 53      ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                      ; 52      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[1]                                                                                                                                                                                                                                       ; 51      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|wait_rise                                                                                                                                                                                                                                                                                                                        ; 50      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                      ; 49      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|sop_enable                                                                                                                                                                                                                                            ; 49      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]~DUPLICATE                                                                                                                                                                                                                             ; 48      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[0]                                                                                                                                                                                                                                                                                                                               ; 48      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[25]                                                                                                                                                                                                                                                                                                                                ; 48      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_004|saved_grant[0]                                                                                                                                                                                                                                       ; 47      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                       ; 47      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_pipe_flush                                                                                                                                                                                                                                                                                                                            ; 46      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|jtag_ram_access                                                                                                                                                                       ; 46      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sPre                                                                                                                                                                                                                                                                                                ; 46      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_002|src1_valid~0                                                                                                                                                                                                                                     ; 46      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src2_reg[31]~0                                                                                                                                                                                                                                                                                                                        ; 45      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sBegL                                                                                                                                                                                                                                                                                         ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_logic_op[0]                                                                                                                                                                                                                                                                                                                           ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_logic_op[1]                                                                                                                                                                                                                                                                                                                           ; 45      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                                                                                                       ; 45      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                           ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~109                                                                                                                                                                                                                                                                                                                               ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~105                                                                                                                                                                                                                                                                                                                               ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~101                                                                                                                                                                                                                                                                                                                               ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~97                                                                                                                                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~93                                                                                                                                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~89                                                                                                                                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~85                                                                                                                                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~81                                                                                                                                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~77                                                                                                                                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~73                                                                                                                                                                                                                                                                                                                                ; 45      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~69                                                                                                                                                                                                                                                                                                                                ; 45      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                             ; 44      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                                                     ; 44      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                                               ; 43      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src2_reg[31]~1                                                                                                                                                                                                                                                                                                                        ; 43      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_div_negate_result                                                                                                                                                                                                                                                                                                                     ; 42      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_quot_en                                                                                                                                                                                                                                                                                                                           ; 41      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sTimH                                                                                                                                                                                                                                                                                         ; 41      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                          ; 39      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                  ; 39      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~19                                                                                                                                                                                                                                                                                                                             ; 39      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~13                                                                                                                                                                                                                                                                                                                             ; 39      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe                                       ; 39      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                               ; 39      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                              ; 38      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_den_en                                                                                                                                                                                                                                                                                                                            ; 38      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~21                                                                                                                                                                                                                                                                                                                             ; 38      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~17                                                                                                                                                                                                                                                                                                                             ; 38      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~15                                                                                                                                                                                                                                                                                                                             ; 38      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~11                                                                                                                                                                                                                                                                                                                             ; 38      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~9                                                                                                                                                                                                                                                                                                                              ; 38      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sBegH                                                                                                                                                                                                                                                                                         ; 38      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:pcp_0_slow_bridge_agent|av_readdatavalid~2                                                                                                                                                                                                                                                                        ; 38      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_mactimer_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                       ; 38      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                           ; 38      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|rsp_readdatavalid                                                                                                                                                                                                                                                                                                                 ; 38      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                              ; 37      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:openmac_0_dma_agent|av_waitrequest                                                                                                                                                                                                                                                                                ; 37      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~53                                                                                                                                                                                                                                                                                                                             ; 37      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~51                                                                                                                                                                                                                                                                                                                             ; 37      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~49                                                                                                                                                                                                                                                                                                                             ; 37      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                         ; 37      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Equal295~0                                                                                                                                                                                                                                                                                                                              ; 37      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|doSMI~1                                                                                                                                                                                                                                                                                                              ; 37      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_en_d1                                                                                                                                                                                                                                                                                                                                 ; 37      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                                                                                                                                              ; 37      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:slow_bridge_s0_agent|m0_write                                                                                                                                                                                                                                                         ; 37      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                            ; 36      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s2_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                     ; 36      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:com_mem_s1_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                                                     ; 35      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock  ; 35      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|always2~0                                                                                                                                                                                                                                                                           ; 35      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|uav_address[1]~0                                                                                                                                                                                                                                                                    ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; 35      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Sm_Rx.sSof                                                                                                                                                                                                                                                                                                ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[31]                                                                                                                                                                                                                                                                                                                              ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                                                    ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_iw[4]                                                                                                                                                                                                                                                                                                                                 ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_ic_fill_starting~0                                                                                                                                                                                                                                                                                                                    ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_stall~0                                                                                                                                                                                                                                                                                                                               ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_b                                    ; 35      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:soc_system_pcp_0_cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                                                                     ; 35      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                             ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_div_signed                                                                                                                                                                                                                                                                                                                       ; 34      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sTimL                                                                                                                                                                                                                                                                                         ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_do_sub                                                                                                                                                                                                                                                                                                                            ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                              ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                                                     ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~45                                                                                                                                                                                                                                                                                                                             ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~43                                                                                                                                                                                                                                                                                                                             ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                   ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|src_payload~0                                                                                                                                                                                                                                                                                   ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                         ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux_001|src0_valid                                                                                                                                                                                                                                           ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid                                                                                                                                                                                                                                               ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                       ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                                   ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_wr_stall                                                                                                                                                                                                                                                                                                                              ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux_001|src1_valid                                                                                                                                                                                                                                           ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                                                 ; 34      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                    ; 34      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                                      ; 34      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                               ; 34      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                ; 33      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[7]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[6]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[5]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[4]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[3]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[2]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[1]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchL[0]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[7]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[6]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[5]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[4]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[3]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[2]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[1]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[14]~13                                                                                                                                                                                                                                                                                                   ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[13]~12                                                                                                                                                                                                                                                                                                   ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[12]~11                                                                                                                                                                                                                                                                                                   ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[11]~10                                                                                                                                                                                                                                                                                                   ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[10]~9                                                                                                                                                                                                                                                                                                    ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[9]~8                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[8]~7                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[7]~6                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[6]~5                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[5]~4                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[4]~3                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[3]~2                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[2]~1                                                                                                                                                                                                                                                                                                     ; 33      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_LatchH[0]                                                                                                                                                                                                                                                                                      ; 33      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~3                                                                                                                                                                                                                                                                                                                              ; 33      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|address[8]                                                                                                                                                                                                                                                        ; 33      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_oci_break:the_soc_system_pcp_0_cpu_0_nios2_oci_break|break_readreg[4]~0                                                                                                                                                              ; 33      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                               ; 33      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                            ; 33      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                             ; 33      ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                                                       ; 33      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; 33      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~117                                                                                                                                                                                                                                                                                                                               ; 33      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add16~113                                                                                                                                                                                                                                                                                                                               ; 33      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_logic~DUPLICATE                                                                                                                                                                                                                                                                                                                  ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_div_negate_src1~0                                                                                                                                                                                                                                                                                                                     ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_pktbuf_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                 ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_div_rem_en                                                                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:flash_bridge_s0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                 ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add7~1                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Add7~0                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|address_register[16]~1                                                                                                                                                                                                                                                              ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_slow_inst_result_en                                                                                                                                                                                                                                                                                                                   ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_rn[4]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_rn[3]                                                                                                                                                                                                                                                                                                                             ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_rot_fill_bit                                                                                                                                                                                                                                                                                                                          ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|clocken1                                                                                                                                                                                                                                                                                                                              ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|clocken0                                                                                                                                                                                                                                                                                                                              ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dcm0_write~0                                                                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|inst_pktBuffer.host.write                                                                                                                                                                                                                                                                                                               ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                         ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_rsp_demux:rsp_demux|src1_valid                                                                                                                                                                                                                                               ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                         ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[12]~1                                                                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[12]~0                                                                                                                                                                                                                                                                                                                            ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[21]                                                                                                                                                                                                                                                                                                                                ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_cmd_mux:cmd_mux|saved_grant[3]                                                                                                                                                                                                                                                                                  ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_st_bypass                                                                                                                                                                                                                                                                                                                        ; 32      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                         ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3802w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3812w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3792w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3782w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3772w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3761w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3742w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3732w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3722w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3712w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3702w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3692w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3682w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|decode_rma:decode3|w_anode3665w[3]                                                                                                                                                                                                                                                    ; 32      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_oci_break:the_soc_system_pcp_0_cpu_0_nios2_oci_break|break_readreg[4]~1                                                                                                                                                              ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|address_reg_a[3]                                                                                                                                                                                                                                                                      ; 32      ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|address_reg_a[2]                                                                                                                                                                                                                                                                      ; 32      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                 ; 32      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_3dc:rdaclr|dffe11a[0]                                                                                                                                                              ; 31      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|MonDReg[31]~1                                                                                                                                                                         ; 31      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_hbreak_req                                                                                                                                                                                                                                                                                                                            ; 30      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                              ; 30      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|always81~0                                                                                                                                                                                                                                                                                                                              ; 30      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                              ; 30      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|NON_PIPELINED_INPUTS.load_next_cmd                                           ; 30      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                                            ; 30      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|load_next_out_cmd                                            ; 30      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|awready~1                                                                                                                                                                                                                                          ; 30      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; 30      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                               ; 30      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                     ; 29      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                        ; 29      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_div                                                                                                                                                                                                                                                                                                                              ; 29      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|address_reg[2]~0                                                                                                                                                                                                                                                              ; 29      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                                                   ; 29      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; 29      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                                      ; 28      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_address_latch[6]~0                                                                                                                                                                                                                                    ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                       ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_jmp_indirect                                                                                                                                                                                                                                                                                                                     ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_retaddr                                                                                                                                                                                                                                                                                                                          ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[12]                                                                                                                                                                                                                                                                                                                                ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_iw[3]                                                                                                                                                                                                                                                                                                                                 ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_sel_data_master                                                                                                                                                                                                                                                                                                                       ; 28      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[19]~0                                                                                                                                                                                                                                                                ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                               ; 28      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                  ; 28      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                            ; 28      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ctrl_mul_lsw~DUPLICATE                                                                                                                                                                                                                                                                                                                ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                          ; 27      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|dffpipe_3dc:wraclr|dffe11a[0]                                                                                                                                                              ; 27      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_br_pred_not_taken                                                                                                                                                                                                                                                                                                                     ; 27      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src2_reg[31]~3                                                                                                                                                                                                                                                                                                                        ; 27      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src2_reg[31]~2                                                                                                                                                                                                                                                                                                                        ; 27      ;
; Equal0~5                                                                                                                                                                                                                                                                                                                                                                                                  ; 27      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|always6~0                                                                                                                                                                                                                                             ; 27      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_ctrl_mem~DUPLICATE                                                                                                                                                                                                                                                                                                                    ; 26      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                                                                                                 ; 26      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6]                                                            ; 26      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_pipe_flush_waddr[0]~1                                                                                                                                                                                                                                                                                                                 ; 26      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_pipe_flush_waddr[0]~0                                                                                                                                                                                                                                                                                                                 ; 26      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~1                                                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc_nxt~0                                                                                                                                                                                                                                                                                                                              ; 26      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sAdrH                                                                                                                                                                                                                                                                                         ; 26      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Tx_On                                                                                                                                                                                                                                                                                                     ; 26      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                        ; 26      ;
; soc_system:u0|soc_system_host_0:host_0|altera_reset_controller:rst_controller_004|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                      ; 26      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                                                ; 26      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                               ; 26      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src2_reg[31]~5                                                                                                                                                                                                                                                                                                                        ; 25      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                        ; 25      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[13]                                                                                                                                                                                                                                                                                                                                ; 25      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_A_dc_latest_line_match                                                                                                                                                                                                                                                                                                                ; 25      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sCrc                                                                                                                                                                                                                                                                                                ; 25      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:host_0_lw_bridge_m0_agent|hold_waitrequest                                                                                                                                                                                                                                                                        ; 25      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_BREADY[0]                                                                                                                                                                                                                                                             ; 25      ;
; soc_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                                                                                                                                              ; 24      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg|oci_reg_readdata~0                                                                                                                                                            ; 24      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_data_ram_ld_align_fill_bit                                                                                                                                                                                                                                                                                                            ; 24      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~2                                                                                                                                                                                                              ; 24      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                                                                                                             ; 24      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                ; 24      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                ; 24      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                             ; 24      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                ; 24      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_slow_ld_data_fill_bit~0                                                                                                                                                                                                                                                                                                               ; 24      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg~DUPLICATE                                                       ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                 ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                                                                                                 ; 23      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sAdrH                                                                                                                                                                                                                                                                                         ; 23      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter|always10~0                                                                                                                                                                                                                                                                       ; 23      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sTimL                                                                                                                                                                                                                                                                                         ; 23      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[16]                                                                                                                                                                                                                                                                                                                                ; 23      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]                                                                                                                                                                                               ; 23      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                                                                                                                                                                                       ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:openmac_0_dma_agent|always2~0                                                                                                                                                                                                                                                                                     ; 22      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_slow_inst_sel                                                                                                                                                                                                                                                                                                                         ; 22      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_iw[3]~0                                                                                                                                                                                                                                                                                                                               ; 22      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[15]                                                                                                                                                                                                                                                                                                                                ; 22      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Equal168~1                                                                                                                                                                                                                                                                                                                              ; 22      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                  ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:openmac_0_macreg_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; 22      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_rsp_width_adapter|out_valid~0                                                                                                                                                                                                                                                                   ; 22      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:fpga_mem_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; 22      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                               ; 22      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                 ; 22      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                                ; 22      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_RREADY[0]                                                                                                                                                                                                                                                             ; 22      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|always0~0                                                                                                                                                                                                                                                                                                                          ; 21      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sIdle                                                                                                                                                                                                                                                                                         ; 21      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:bFilter:Filt_Idx[1]                                                                                                                                                                                                                                                                               ; 21      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|onDmaWrite                                                                                                                                                                                                                                                                                                           ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[3]                                                                                                                                                                                                                                                                                                                           ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[6]                                                                                                                                                                                                                                                                                                                           ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[15]~1                                                                                                                                                                                                                                                                                                                            ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                                             ; 21      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Tx_Dma_Ack                                                                                                                                                                                                                                                                                                           ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                                                         ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                  ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|MonDReg[28]~0                                                                                                                                                                         ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                  ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                          ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~4                                                                                                                                                                                                                                              ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                  ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                  ; 21      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_agent|m0_write~0                                                                                                                                                                                                                                                       ; 21      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[1]                                                                                                                                                                                                                                                             ; 21      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:bFilter:Filt_Idx[0]~DUPLICATE                                                                                                                                                                                                                                                                     ; 20      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                                                                                                                                                                                    ; 20      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|rx_fsm.first                                                                                                                                                                                                                                                  ; 20      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_rd_req_s                                                                                                                                                                                                                                             ; 20      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[2]                                                                                                                                                                                                                                                                                                                           ; 20      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[4]                                                                                                                                                                                                                                                                                                                           ; 20      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[5]                                                                                                                                                                                                                                                                                                                           ; 20      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[7]                                                                                                                                                                                                                                                                                                                           ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|internal_beginbursttransfer~0                                                                                                                                                                                                                                                       ; 20      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Rx_Dat[0]                                                                                                                                                                                                                                                                                                 ; 20      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[1]                                                                                                                                                                                                                                                                                                                           ; 20      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2_reg[0]                                                                                                                                                                                                                                                                                                                           ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_burstwrap[0]~0                                                                                 ; 20      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[14]                                                                                                                                                                                                                                                                                                                                ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[1]                                                                                         ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|new_burst_reg                                                                                          ; 20      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sBop                                                                                                                                                                                                                                                                                                ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[20]~3                                                                                                                                                                                                                                                                ; 20      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|WideOr0                                                                                                                                                                                                                                                                                     ; 20      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload~5                                                                                                                                                                                                                                        ; 20      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload~4                                                                                                                                                                                                                                        ; 20      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                                                                ; 20      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[2]                                                                                                                                                                                                                                                             ; 20      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[0]                                                                                                                                                                                                                                                              ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                            ; 19      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\stratixiii_ZNXJ5711_gen_0:stratixiii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                                                                                                                                                                                       ; 19      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|ASSIGN_MACREG_RDDATA~1                                                                                                                                                                                                                                                                                                                  ; 19      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[1]~0                                                                                                                                                                                                                                                                                                     ; 19      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Sync                                                                                                                                                                                                                                                                                           ; 19      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[11]                                                                                                                                                                                                                                                                                                                                ; 19      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr~15                                                         ; 19      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sCol                                                                                                                                                                                                                                                                                                ; 19      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_valid_from_E                                                                                                                                                                                                                                                                                                                          ; 19      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                                                                                                                               ; 19      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[1]                                                                                                                                                                                                                                                             ; 19      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                 ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                 ; 18      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                 ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|Equal0~3                                                                                                                                                                                                                                                                                                                           ; 18      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|addrDecode:\GENMACREG_ADDRDEC:2:THEADDRDEC|oSelect~1                                                                                                                                                                                                                                                                                    ; 18      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[11]~0                                                                                                                                                                                                                                            ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                  ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|norm_intr_req                                                                                                                                                                                                                                                                                                                           ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~0                                                                                                                                                                                                                                                                                                                             ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ld_align_sh16                                                                                                                                                                                                                                                                                                                         ; 18      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sLen                                                                                                                                                                                                                                                                                          ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[21]~14                                                                                                                                                                                                                                                               ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_tag_field_nxt~0                                                                                                                                                                                                                                                                                                                      ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0                                                                                                                                                                                                                                                                        ; 18      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|Equal0~3                                                                                                                                                                                                                                                                                                                         ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]                                                                                                                                                                                               ; 18      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]                                                                                                                                                                                               ; 18      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux|src1_valid~0                                                                                                                                                                                                                                         ; 18      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_router:router|Equal0~6                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_router:router|Equal0~0                                                                                                                                                                                                                                                   ; 18      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                               ; 17      ;
; KEY[1]~input                                                                                                                                                                                                                                                                                                                                                                                              ; 17      ;
; KEY[0]~input                                                                                                                                                                                                                                                                                                                                                                                              ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                 ; 17      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout         ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_host_0_timer_0:timer_0|force_reload                                                                                                                                                                                                                                                                                                                       ; 17      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|pRxControl~0                                                                                                                                                                                                                                                                                                         ; 17      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Tx_Addr[6]~0                                                                                                                                                                                                                                                                                                     ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~23                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~22                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~21                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~20                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~19                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~18                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~17                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~16                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~15                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~14                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~13                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~12                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~11                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~10                                                                                                                                                                                                                                                                                                                            ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~9                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~8                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~7                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~6                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~5                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~4                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~3                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~2                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_st_data~1                                                                                                                                                                                                                                                                                                                             ; 17      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|end_beginbursttransfer                                                                                                                                                                                                                                                              ; 17      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Rx_Dv                                                                                                                                                                                                                                                                                                                ; 17      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Tx_Timer[7]                                                                                                                                                                                                                                                                                               ; 17      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|m0_write                                                                                                                                                                                                                                                                                    ; 17      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_timer_0:timer_0|force_reload                                                                                                                                                                                                                                                                                                                     ; 17      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:slow_bridge_s0_agent|m0_read~0                                                                                                                                                                                                                                                        ; 17      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[5]~1                                                                                                                                                                                ; 17      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oDmaAddress[1]~0_wirecell                                                                                                                                                                                                                                                                                            ; 16      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Del_Cnt[0]~0                                                                                                                                                                                                                                                                                   ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:ZeitL[15]~0                                                                                                                                                                                                                                                                                       ; 16      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                      ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|rp_valid                                                                                                                                                                                                                                                                                    ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_rsp_width_adapter|always10~1                                                                                                                                                                                                                                                                    ; 16      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Del_Cnt[16]~0                                                                                                                                                                                                                                                                                  ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Dma_Rx_Addr[8]~0                                                                                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:openmac_0_dma_translator|internal_begintransfer~0                                                                                                                                                                                                                                                            ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                 ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                          ; 16      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|inst_pktBuffer.dma_highWordSel                                                                                                                                                                                                                                                                                                          ; 16      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[17]~14                                                     ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]                                                                                    ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[15]                                                                               ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[16]                                                                               ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg_dly[17]                                                                               ; 16      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|rmiiRxPath_reg[0].enable                                                                                                                                                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[22]~2                                                                                                                                                                                                                                                                ; 16      ;
; debounce:debounce_inst|counter[1][9]~1                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; debounce:debounce_inst|counter[0][5]~0                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_burstwrap_reg[6]                                                           ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                  ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                   ; 16      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_POWERLINK_LED:powerlink_led|wr_strobe~0                                                                                                                                                                                                                                                                                                             ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_001|src1_valid~0                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_004|src1_valid~0                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_003|src1_valid~0                                                                                                                                                                                                                                     ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[6]~2                                                                                                                                                                                ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                                                           ; 16      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter|count_eq_zero                                                                                                                                                                                                                                                                    ; 16      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[1]                                                                                                                                                                                                                                                                                                                               ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[0]                                                                                                                                                                                                                                                             ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[2]                                                                                                                                                                                                                                                             ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[0]                                                                                                                                                                                                                                                             ; 16      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[1]                                                                                                                                                                                                                                                              ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                 ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                          ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                               ; 15      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[20]~0                                                                                                                                                                                                                                                                                                                            ; 15      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Equal297~0                                                                                                                                                                                                                                                                                                                              ; 15      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:Rx_Dat[1]                                                                                                                                                                                                                                                                                                 ; 15      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux|WideOr1~0                                                                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|Selector11~1                                                                                                                                                                                                                                                                                     ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                                                                  ; 15      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a                                    ; 15      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk:the_soc_system_pcp_0_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                  ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:openmac_0_macreg_agent|comb~0                                                                                                                                                                                                                                                                                      ; 15      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                ; 15      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                                                                                                                               ; 15      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                    ; 15      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_002|src0_valid~0                                                                                                                                                                                                                                     ; 15      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold                                                                 ; 15      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[2]                                                                                                                                                                                                                                                                ; 15      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[1]                                                                                                                                                                                                                                                                ; 15      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS~DUPLICATE                                                  ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                                                                                                                                                                                                                                            ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                               ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                                                                                                                                                                                    ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                               ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|soc_system_pcp_0_mm_interconnect_3_rsp_mux:rsp_mux|src_payload~0                                                                                                                                                                                                                                                ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|soc_system_host_0_mm_interconnect_1_cmd_mux:cmd_mux|src_data[85]                                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sTimH                                                                                                                                                                                                                                                                                         ; 14      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:F_Val                                                                                                                                                                                                                                                                                                     ; 14      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|m_burstcount_s[8]~4                                                                                                                                                                                                                                     ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src2_reg[0]~7                                                                                                                                                                                                                                                                                                                         ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_wr_data_unfiltered[17]~0                                                                                                                                                                                                                                                                                                              ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|norm_intr_req~0                                                                                                                                                                                                                                                                                                                         ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                    ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[4]                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sDel                                                                                                                                                                                                                                                                                          ; 14      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Tx_Del                                                                                                                                                                                                                                                                                            ; 14      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|addrDecode:\GENMACREG_ADDRDEC:2:THEADDRDEC|oSelect~0                                                                                                                                                                                                                                                                                    ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_iw[0]                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                             ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                                        ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                 ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_translator:benchmark_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                            ; 14      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|Mux39~0                                                                                                                                                                                                                                                                                                    ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_slave_agent:slow_bridge_s0_agent|m0_write~0                                                                                                                                                                                                                                                       ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                                          ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_004|src0_valid~0                                                                                                                                                                                                                                     ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_003|src0_valid~0                                                                                                                                                                                                                                     ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux_001|src0_valid~0                                                                                                                                                                                                                                     ; 14      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0                                                                                                                                                                                                                                         ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[3]                                                                                                                                                                                                                                                                                                                               ; 14      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                                        ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                                                                     ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                                                                     ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                        ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:openmac_0_dma_cmd_width_adapter|count[1]~0                                                                                                                                                                                                                                                                       ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|valid_rdreq~1                                                                                                                                                                              ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[7]                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[6]                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_src2_reg[31]~4                                                                                                                                                                                                                                                                                                                        ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Equal300~0                                                                                                                                                                                                                                                                                                                              ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Desc_We                                                                                                                                                                                                                                                                                           ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Col_Cnt[1]                                                                                                                                                                                                                                                                                                ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Col_Cnt[2]                                                                                                                                                                                                                                                                                                ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Col_Cnt[3]                                                                                                                                                                                                                                                                                                ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[3]                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sReq                                                                                                                                                                                                                                                                                          ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:F_Val                                                                                                                                                                                                                                                                                                     ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_0_instruction_master_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; 13      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[16]~9                                                                                                                                                                                                                                                                ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[8]~10                                                      ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[8]~9                                                       ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]                                                                                                                                                                                               ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]                                                                                                                                                                                               ; 13      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|source0_data[34]~1                                                             ; 13      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[4]~3                                                                                                                                                                                ; 13      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[8]                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Tx:bTxDesc:TXRAM|altsyncram:altsyncram_component|altsyncram_6154:auto_generated|q_b[8]                                                                                                                                                                                                          ; 13      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[1]                                                                                                                                                                                                                                                               ; 13      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[1]                                                                                                                                                                                                                                                                ; 13      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[1]                                                                                                                                                                                                                                                            ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                        ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                         ; 12      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|sdr                                                                                                                                                                                                                                                                                                                                                            ; 12      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Rx_Limit[10]~0                                                                                                                                                                                                                                                                                    ; 12      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Rx:bRxDesc:Dsm.sLenW                                                                                                                                                                                                                                                                                         ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_payload~1                                                                                                                                                                                                                                                                           ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|Equal296~0                                                                                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_iw[0]~8                                                                                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[10]~10                                                                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[9]~9                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[8]~8                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[7]~7                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[6]~6                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[5]~5                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[4]~4                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[3]~3                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[2]~2                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[1]~1                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_addr[0]~0                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_wr_en~1                                                                                                                                                                                                                                                                                                                   ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                                   ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[0]                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[2]                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_dep_stall                                                                                                                                                                                                                                                                                                                             ; 12      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Tx_Count[9]~0                                                                                                                                                                                                                                                                                             ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_iw[1]                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_uncomp_subburst_byte_cnt~0                                                                         ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[17]~11                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg                                                                                          ; 12      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|addrDecode:\GENMACREG_ADDRDEC:0:THEADDRDEC|oSelect~0                                                                                                                                                                                                                                                                                    ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0                                                                                                                                                                                                                                                                                   ; 12      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|oTxEn                                                                                                                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~0                                                                                                                                                                                                                                                                        ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]                                                            ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|soc_system_pcp_0_mm_interconnect_3_router:router|Equal2~1                                                                                                                                                                                                                                                       ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|soc_system_pcp_0_mm_interconnect_3_router:router|Equal0~0                                                                                                                                                                                                                                                       ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                                                                                                  ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:lw_bridge|cmd_read                                                                                                                                                                                                                                                                                                                         ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                    ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                                    ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|altera_avalon_mm_bridge:fpga_mem|wr_reg_waitrequest                                                                                                                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                  ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                    ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                 ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~1                                                                  ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[5]                                                                                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[7]                                                                                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[2]                                                                                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[4]                                                                                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[3]                                                                                                                                                                                                                                                                                                                               ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[2]                                                                                                                                                                                                                                                                ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_WLAST[0]                                                                                                                                                                                                                                                              ; 12      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                             ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                                                                     ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                           ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[8]~6                                                                                                                                                                                                                                                                                                       ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|Mux0~1                                                                                                                                                                                                                                                                                                     ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|valid_wrreq                                                                                                                                                                                ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_iw[3]~3                                                                                                                                                                                                                                                                                                                               ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_iw[2]~1                                                                                                                                                                                                                                                                                                                               ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Retry_Cnt[9]~1                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sAdrL                                                                                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sIdle                                                                                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                      ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[1]                                                                                                                                                                                                                                                                                                                                 ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                    ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0                                                                                                                                                                                                                                                ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0                                                                                                                                                                                                                                             ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|doSMI~2                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_in_ready~0                                                                                         ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sIdle                                                                                                                                                                                                                                                                                               ; 11      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[23]~1                                                                                                                                                                                                                                                                ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                               ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|rd_wfifo                                                                                                                                                                                                                                                                                                                 ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_POWERLINK_LED:powerlink_led|Equal1~0                                                                                                                                                                                                                                                                                                                ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]                                                                                                                                                                                               ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|\GENMACREG_ACK:1:selAndRead~0                                                                                                                                                                                                                                                                                                           ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_demux:cmd_demux|src1_valid~1                                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_demux:cmd_demux|src0_valid~1                                                                                                                                                                                                                                         ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0                                                                 ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_mem_s0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_mem_s0_agent|WideOr0~0                                                                                                                                                                                                                                                        ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                                     ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                                           ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                   ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                                   ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[2]                                                                ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_router:router_001|Equal0~3                                                                                                                                                                                                                                               ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[12]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[31]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[27]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[26]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[17]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[16]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[15]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[14]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[13]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[21]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[20]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[19]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[18]                                                                                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:H_Byte                                                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWSIZE[0]                                                                                                                                                                                                                                                                ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARSIZE[0]                                                                                                                                                                                                                                                                ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[3]                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[2]                                                                                                                                                                                                                                                              ; 11      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARVALID[0]                                                                                                                                                                                                                                                            ; 11      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src2[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|phyMgmt:THEPHYMGMT|shift_reg[2]~3                                                                                                                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_macreg_translator|av_readdata_pre[2]~1                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:openmac_0_macreg_translator|av_readdata_pre[2]~0                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_br_cond_taken_history[7]~0                                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                                                    ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_avalon_reg:the_soc_system_pcp_0_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                               ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_fsm.finish                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_iw[5]~2                                                                                                                                                                                                                                                                                                                               ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Retry_Cnt[0]~1                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Retry_Cnt[0]~0                                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|dc_data_portb_wr_en~0                                                                                                                                                                                                                                                                                                                   ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_dp_offset_nxt[1]~2                                                                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_dp_offset_nxt[0]~1                                                                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_dp_offset_nxt[2]~0                                                                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|pTxCtl~3                                                                                                                                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_iw[5]                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                   ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_alu_result[7]                                                                                                                                                                                                                                                                                                                         ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sTxd                                                                                                                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg                                                                                             ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|Equal3~0                                                                                                                                                                                                                                                                                         ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector11~1                                                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector4~1                                                                                                                                                                                                                                        ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|uav_write                                                                                                                                                                                                                                          ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|FiltState.fs_BlockAll                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openfilter:\GEN_FILTER:2:THEOPENFILTER|FiltState.fs_FRMnopre                                                                                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector13~2                                                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector6~1                                                                                                                                                                                                                                        ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector12~1                                                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector5~1                                                                                                                                                                                                                                        ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter|save_dest_id~0                                                                                                                                                                                                                                                                       ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:timer_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]                                                             ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]                                                          ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|src_data[79]                                                                                                                                                                                                                                         ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_router_001:router_001|src_channel[4]~0                                                                                                                                                                                                                                                                          ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~4                                                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~1                                                                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_byte_cnt_reg[2]                                                           ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_size_reg[2]                                                                 ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                            ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:dipsw_pio_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                             ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                           ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|out_data[3]~4                                                                                                                                                                                ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                  ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS                                        ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_router:router_001|Equal3~0                                                                                                                                                                                                                                               ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[22]                                                                                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[23]                                                                                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[24]                                                                                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[25]                                                                                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWLEN[3]                                                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARLEN[3]                                                                                                                                                                                                                                                                 ; 10      ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[3]                                                                                                                                                                                                                                                              ; 10      ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Sm_Tx.sTxd~DUPLICATE                                                                                                                                                                                                                                                                                      ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS~DUPLICATE                                              ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_src1[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                                                                     ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                           ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[0]                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                                                                                                                                                                                                   ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]                                                                                                                                            ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]                                                                                                                                            ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]                                                                                                                                            ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]                                                                                                                                            ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0                                                                                                                                                                                                                                       ; 9       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmacTimer:THEOPENMACTIMER|irqCompareValue[15]~2                                                                                                                                                                                                                                                                                      ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001|src_payload~2                                                                                                                                                                                                                                                                           ; 9       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|Auto_Desc[4]~1                                                                                                                                                                                                                                                                                                       ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[12]~29                                                                                                                                                                                                                                                               ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_alu_result[0]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_iw[1]~7                                                                                                                                                                                                                                                                                                                               ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[8]~21                                                                                                                                                                                                                                                                ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:openmac_0_macreg_cmd_width_adapter|out_data[7]~15                                                                                                                                                                                                                                                                ; 9       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:bTxDesc:Dsm.sData                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_mem_byte_en~3                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_mem_byte_en~2                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_mem_byte_en~1                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|E_mem_byte_en~0                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                                                             ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[5]                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_line[2]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_line[3]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_line[4]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|M_alu_result[5]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Crc[30]                                                                                                                                                                                                                                                                                                   ; 9       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Tx_Sr[1]                                                                                                                                                                                                                                                                                                  ; 9       ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|\b_Full_Tx:Tx_Sr[0]                                                                                                                                                                                                                                                                                                  ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|src_payload~1                                                                                                                                                                                                                                        ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_cmd_mux:cmd_mux_002|src_payload~0                                                                                                                                                                                                                                        ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|soc_system_pcp_0_mm_interconnect_0_cmd_mux:cmd_mux_001|src_payload~1                                                                                                                                                                                                                                            ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2                                                                                                                                                                                                                                                                                   ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                  ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                                      ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                               ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                                                                                                               ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|fifo_rd~1                                                                                                                                                                                                                                                                                                                ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_rsp_demux:rsp_demux|src0_valid~0                                                                                                                                                                                                                                                                                ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_3:mm_interconnect_3|altera_merlin_traffic_limiter:mm_bridge_0_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                             ; 9       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]                                                                                                                                                                                               ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:fpga_mem_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                          ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:fpga_mem_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0                                                                  ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lw_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                           ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0                                                                ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                        ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                         ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|nxt_out_eop~0                                                                 ; 9       ;
; soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:pcp_0_slow_bridge_limiter|has_pending_responses                                                                                                                                                                                                                                                                ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~0                                                                                                                                                                                                                                ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                            ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|soc_system_host_0_mm_interconnect_0_router:router|Equal4~1                                                                                                                                                                                                                                                   ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                 ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_valid_reg                                                                ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                                                          ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST                                                   ; 9       ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_COMP_TRANS                                                           ; 9       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|dpRam:\GEN_PKTBUFFER:THEPKTBUF|altsyncram:altsyncram_component|altsyncram_3b54:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; True Dual Port   ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 262144  ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32          ; 0          ; None                                               ; M10K_X69_Y19_N0, M10K_X76_Y10_N0, M10K_X76_Y9_N0, M10K_X76_Y19_N0, M10K_X76_Y16_N0, M10K_X76_Y15_N0, M10K_X76_Y21_N0, M10K_X76_Y8_N0, M10K_X76_Y11_N0, M10K_X69_Y15_N0, M10K_X76_Y20_N0, M10K_X76_Y17_N0, M10K_X76_Y13_N0, M10K_X76_Y18_N0, M10K_X69_Y8_N0, M10K_X76_Y22_N0, M10K_X69_Y17_N0, M10K_X69_Y18_N0, M10K_X69_Y23_N0, M10K_X69_Y21_N0, M10K_X69_Y11_N0, M10K_X69_Y10_N0, M10K_X69_Y16_N0, M10K_X69_Y14_N0, M10K_X76_Y14_N0, M10K_X76_Y12_N0, M10K_X69_Y13_N0, M10K_X69_Y9_N0, M10K_X69_Y24_N0, M10K_X69_Y22_N0, M10K_X69_Y20_N0, M10K_X69_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|asyncFifo:\gen16bitFifo:rxFifoGen:RX_FIFO_16|dcfifo:theAlteraDcFifo|dcfifo_e982:auto_generated|altsyncram_4q91:fifo_ram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 16           ; 16           ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 16                          ; 16                          ; 16                          ; 16                          ; 256                 ; 1           ; 0          ; None                                               ; M10K_X41_Y31_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B                         ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Rx:bRxDesc:RXRAM|altsyncram:altsyncram_component|altsyncram_6154:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1           ; 0          ; None                                               ; M10K_X58_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mode                                             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamOpenmac:\b_Full_Tx:bTxDesc:TXRAM|altsyncram:altsyncram_component|altsyncram_6154:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; True Dual Port   ; Single Clock ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1           ; 0          ; None                                               ; M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mode                                             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMHIGH|altsyncram:altsyncram_component|altsyncram_tv14:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 256                         ; 16                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                               ; M10K_X58_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Mixed Width                                                  ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openmac:THEOPENMAC|dpRamSplx:\b_Full_Rx:bRxDesc:bFilter:FILTERRAMLOW|altsyncram:altsyncram_component|altsyncram_tv14:auto_generated|ALTSYNCRAM                                                                                                                                                         ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 16           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 256                         ; 16                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                               ; M10K_X58_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Mixed Width                                                  ;
; soc_system:u0|soc_system_com_mem:com_mem|altsyncram:the_altsyncram|altsyncram_2592:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; Single Clock ; 2024         ; 32           ; 2024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 64768   ; 2024                        ; 32                          ; 2024                        ; 32                          ; 64768               ; 8           ; 0          ; soc_system_com_mem.hex                             ; M10K_X49_Y24_N0, M10K_X49_Y25_N0, M10K_X49_Y26_N0, M10K_X49_Y27_N0, M10K_X58_Y25_N0, M10K_X69_Y26_N0, M10K_X58_Y26_N0, M10K_X58_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_r:the_soc_system_host_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                               ; M10K_X49_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|soc_system_host_0_jtag_uart_0_scfifo_w:the_soc_system_host_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                               ; M10K_X69_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                          ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256     ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                                               ; M10K_X58_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_4qj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                           ; AUTO ; Single Port      ; Single Clock ; 112500       ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 3600000 ; 112500                      ; 32                          ; --                          ; --                          ; 3600000             ; 448         ; 0          ; soc_system_onchip_memory2_0.hex                    ; M10K_X49_Y73_N0, M10K_X49_Y77_N0, M10K_X49_Y79_N0, M10K_X49_Y76_N0, M10K_X49_Y74_N0, M10K_X41_Y74_N0, M10K_X49_Y72_N0, M10K_X49_Y75_N0, M10K_X49_Y71_N0, M10K_X49_Y78_N0, M10K_X49_Y80_N0, M10K_X49_Y70_N0, M10K_X41_Y62_N0, M10K_X41_Y75_N0, M10K_X38_Y12_N0, M10K_X38_Y25_N0, M10K_X41_Y12_N0, M10K_X38_Y28_N0, M10K_X38_Y5_N0, M10K_X41_Y26_N0, M10K_X38_Y29_N0, M10K_X41_Y4_N0, M10K_X38_Y4_N0, M10K_X26_Y29_N0, M10K_X38_Y22_N0, M10K_X26_Y27_N0, M10K_X49_Y6_N0, M10K_X58_Y5_N0, M10K_X38_Y49_N0, M10K_X41_Y51_N0, M10K_X38_Y47_N0, M10K_X41_Y52_N0, M10K_X41_Y42_N0, M10K_X38_Y51_N0, M10K_X38_Y45_N0, M10K_X41_Y50_N0, M10K_X41_Y46_N0, M10K_X38_Y50_N0, M10K_X38_Y48_N0, M10K_X38_Y46_N0, M10K_X41_Y47_N0, M10K_X41_Y49_N0, M10K_X41_Y73_N0, M10K_X41_Y77_N0, M10K_X41_Y79_N0, M10K_X38_Y75_N0, M10K_X38_Y74_N0, M10K_X41_Y78_N0, M10K_X41_Y71_N0, M10K_X41_Y72_N0, M10K_X38_Y73_N0, M10K_X38_Y80_N0, M10K_X41_Y80_N0, M10K_X41_Y70_N0, M10K_X38_Y62_N0, M10K_X41_Y76_N0, M10K_X14_Y72_N0, M10K_X5_Y76_N0, M10K_X26_Y80_N0, M10K_X14_Y76_N0, M10K_X26_Y74_N0, M10K_X14_Y77_N0, M10K_X14_Y74_N0, M10K_X26_Y75_N0, M10K_X5_Y73_N0, M10K_X14_Y80_N0, M10K_X5_Y80_N0, M10K_X14_Y67_N0, M10K_X5_Y47_N0, M10K_X26_Y77_N0, M10K_X5_Y45_N0, M10K_X5_Y43_N0, M10K_X5_Y44_N0, M10K_X14_Y42_N0, M10K_X5_Y2_N0, M10K_X5_Y42_N0, M10K_X5_Y35_N0, M10K_X26_Y2_N0, M10K_X26_Y3_N0, M10K_X38_Y11_N0, M10K_X26_Y41_N0, M10K_X14_Y35_N0, M10K_X26_Y42_N0, M10K_X5_Y1_N0, M10K_X26_Y34_N0, M10K_X26_Y31_N0, M10K_X26_Y37_N0, M10K_X26_Y33_N0, M10K_X26_Y36_N0, M10K_X14_Y38_N0, M10K_X26_Y39_N0, M10K_X26_Y38_N0, M10K_X14_Y34_N0, M10K_X26_Y30_N0, M10K_X14_Y33_N0, M10K_X14_Y31_N0, M10K_X14_Y32_N0, M10K_X26_Y35_N0, M10K_X41_Y64_N0, M10K_X49_Y62_N0, M10K_X49_Y64_N0, M10K_X38_Y64_N0, M10K_X41_Y55_N0, M10K_X41_Y57_N0, M10K_X49_Y58_N0, M10K_X49_Y56_N0, M10K_X49_Y53_N0, M10K_X49_Y54_N0, M10K_X49_Y57_N0, M10K_X41_Y63_N0, M10K_X49_Y55_N0, M10K_X49_Y60_N0, M10K_X41_Y41_N0, M10K_X38_Y44_N0, M10K_X38_Y42_N0, M10K_X41_Y44_N0, M10K_X26_Y52_N0, M10K_X26_Y51_N0, M10K_X26_Y53_N0, M10K_X38_Y53_N0, M10K_X38_Y35_N0, M10K_X38_Y38_N0, M10K_X38_Y37_N0, M10K_X26_Y50_N0, M10K_X38_Y39_N0, M10K_X38_Y41_N0, M10K_X38_Y8_N0, M10K_X41_Y20_N0, M10K_X41_Y8_N0, M10K_X38_Y20_N0, M10K_X41_Y13_N0, M10K_X41_Y25_N0, M10K_X38_Y26_N0, M10K_X41_Y28_N0, M10K_X41_Y17_N0, M10K_X41_Y16_N0, M10K_X41_Y24_N0, M10K_X58_Y30_N0, M10K_X58_Y8_N0, M10K_X49_Y8_N0, M10K_X38_Y58_N0, M10K_X26_Y61_N0, M10K_X38_Y55_N0, M10K_X38_Y61_N0, M10K_X41_Y60_N0, M10K_X41_Y58_N0, M10K_X38_Y60_N0, M10K_X41_Y56_N0, M10K_X26_Y56_N0, M10K_X26_Y60_N0, M10K_X26_Y57_N0, M10K_X26_Y59_N0, M10K_X41_Y61_N0, M10K_X26_Y58_N0, M10K_X14_Y45_N0, M10K_X14_Y4_N0, M10K_X26_Y47_N0, M10K_X14_Y44_N0, M10K_X26_Y4_N0, M10K_X26_Y43_N0, M10K_X14_Y43_N0, M10K_X26_Y45_N0, M10K_X14_Y48_N0, M10K_X26_Y48_N0, M10K_X26_Y46_N0, M10K_X14_Y46_N0, M10K_X26_Y44_N0, M10K_X26_Y49_N0, M10K_X58_Y4_N0, M10K_X49_Y4_N0, M10K_X49_Y3_N0, M10K_X49_Y2_N0, M10K_X69_Y3_N0, M10K_X69_Y2_N0, M10K_X38_Y21_N0, M10K_X38_Y23_N0, M10K_X58_Y10_N0, M10K_X69_Y6_N0, M10K_X69_Y25_N0, M10K_X58_Y18_N0, M10K_X69_Y30_N0, M10K_X69_Y4_N0, M10K_X41_Y33_N0, M10K_X41_Y32_N0, M10K_X38_Y32_N0, M10K_X49_Y34_N0, M10K_X41_Y30_N0, M10K_X41_Y34_N0, M10K_X38_Y34_N0, M10K_X38_Y31_N0, M10K_X49_Y32_N0, M10K_X49_Y30_N0, M10K_X49_Y31_N0, M10K_X49_Y33_N0, M10K_X38_Y33_N0, M10K_X38_Y30_N0, M10K_X38_Y1_N0, M10K_X38_Y9_N0, M10K_X14_Y2_N0, M10K_X38_Y2_N0, M10K_X14_Y1_N0, M10K_X41_Y1_N0, M10K_X41_Y23_N0, M10K_X26_Y1_N0, M10K_X41_Y3_N0, M10K_X41_Y11_N0, M10K_X41_Y21_N0, M10K_X38_Y19_N0, M10K_X41_Y18_N0, M10K_X41_Y2_N0, M10K_X38_Y14_N0, M10K_X38_Y18_N0, M10K_X38_Y10_N0, M10K_X38_Y6_N0, M10K_X41_Y9_N0, M10K_X38_Y17_N0, M10K_X38_Y13_N0, M10K_X38_Y7_N0, M10K_X38_Y15_N0, M10K_X41_Y19_N0, M10K_X38_Y27_N0, M10K_X41_Y22_N0, M10K_X41_Y6_N0, M10K_X41_Y10_N0, M10K_X41_Y14_N0, M10K_X49_Y10_N0, M10K_X49_Y9_N0, M10K_X58_Y14_N0, M10K_X49_Y15_N0, M10K_X49_Y20_N0, M10K_X49_Y22_N0, M10K_X58_Y12_N0, M10K_X49_Y11_N0, M10K_X49_Y12_N0, M10K_X49_Y21_N0, M10K_X49_Y16_N0, M10K_X58_Y20_N0, M10K_X58_Y16_N0, M10K_X41_Y27_N0, M10K_X76_Y25_N0, M10K_X76_Y23_N0, M10K_X76_Y24_N0, M10K_X69_Y28_N0, M10K_X76_Y27_N0, M10K_X76_Y26_N0, M10K_X69_Y31_N0, M10K_X76_Y34_N0, M10K_X49_Y35_N0, M10K_X76_Y35_N0, M10K_X49_Y23_N0, M10K_X69_Y35_N0, M10K_X76_Y36_N0, M10K_X69_Y1_N0, M10K_X49_Y5_N0, M10K_X76_Y4_N0, M10K_X58_Y3_N0, M10K_X58_Y1_N0, M10K_X58_Y2_N0, M10K_X58_Y17_N0, M10K_X49_Y1_N0, M10K_X76_Y3_N0, M10K_X76_Y6_N0, M10K_X58_Y19_N0, M10K_X41_Y15_N0, M10K_X58_Y15_N0, M10K_X58_Y6_N0, M10K_X49_Y42_N0, M10K_X41_Y39_N0, M10K_X49_Y43_N0, M10K_X38_Y40_N0, M10K_X41_Y40_N0, M10K_X41_Y36_N0, M10K_X49_Y44_N0, M10K_X38_Y36_N0, M10K_X49_Y46_N0, M10K_X49_Y45_N0, M10K_X41_Y45_N0, M10K_X49_Y47_N0, M10K_X38_Y43_N0, M10K_X41_Y43_N0, M10K_X41_Y35_N0, M10K_X69_Y36_N0, M10K_X58_Y32_N0, M10K_X58_Y33_N0, M10K_X49_Y39_N0, M10K_X58_Y35_N0, M10K_X49_Y36_N0, M10K_X49_Y41_N0, M10K_X41_Y38_N0, M10K_X49_Y40_N0, M10K_X58_Y36_N0, M10K_X49_Y38_N0, M10K_X58_Y34_N0, M10K_X41_Y37_N0, M10K_X38_Y57_N0, M10K_X41_Y59_N0, M10K_X49_Y59_N0, M10K_X38_Y59_N0, M10K_X49_Y50_N0, M10K_X49_Y48_N0, M10K_X49_Y49_N0, M10K_X41_Y48_N0, M10K_X49_Y52_N0, M10K_X41_Y53_N0, M10K_X41_Y54_N0, M10K_X49_Y51_N0, M10K_X38_Y52_N0, M10K_X38_Y54_N0, M10K_X69_Y29_N0, M10K_X58_Y29_N0, M10K_X76_Y29_N0, M10K_X76_Y28_N0, M10K_X41_Y29_N0, M10K_X58_Y31_N0, M10K_X69_Y33_N0, M10K_X69_Y34_N0, M10K_X76_Y31_N0, M10K_X76_Y32_N0, M10K_X76_Y30_N0, M10K_X49_Y29_N0, M10K_X69_Y32_N0, M10K_X76_Y33_N0, M10K_X69_Y5_N0, M10K_X41_Y5_N0, M10K_X76_Y5_N0, M10K_X49_Y7_N0, M10K_X58_Y13_N0, M10K_X58_Y11_N0, M10K_X49_Y13_N0, M10K_X58_Y9_N0, M10K_X76_Y7_N0, M10K_X69_Y7_N0, M10K_X49_Y19_N0, M10K_X49_Y17_N0, M10K_X41_Y7_N0, M10K_X58_Y7_N0, M10K_X5_Y33_N0, M10K_X5_Y40_N0, M10K_X26_Y40_N0, M10K_X14_Y40_N0, M10K_X14_Y36_N0, M10K_X5_Y36_N0, M10K_X5_Y38_N0, M10K_X5_Y34_N0, M10K_X5_Y41_N0, M10K_X14_Y37_N0, M10K_X5_Y37_N0, M10K_X14_Y41_N0, M10K_X14_Y39_N0, M10K_X5_Y39_N0, M10K_X41_Y67_N0, M10K_X49_Y67_N0, M10K_X38_Y67_N0, M10K_X38_Y63_N0, M10K_X41_Y69_N0, M10K_X41_Y65_N0, M10K_X49_Y69_N0, M10K_X49_Y65_N0, M10K_X49_Y66_N0, M10K_X41_Y66_N0, M10K_X41_Y68_N0, M10K_X49_Y63_N0, M10K_X49_Y61_N0, M10K_X49_Y68_N0, M10K_X14_Y73_N0, M10K_X5_Y77_N0, M10K_X5_Y79_N0, M10K_X14_Y75_N0, M10K_X14_Y62_N0, M10K_X5_Y78_N0, M10K_X5_Y74_N0, M10K_X5_Y75_N0, M10K_X14_Y71_N0, M10K_X14_Y78_N0, M10K_X14_Y79_N0, M10K_X14_Y70_N0, M10K_X14_Y58_N0, M10K_X5_Y55_N0, M10K_X14_Y69_N0, M10K_X14_Y57_N0, M10K_X14_Y65_N0, M10K_X14_Y56_N0, M10K_X14_Y54_N0, M10K_X14_Y66_N0, M10K_X14_Y55_N0, M10K_X26_Y55_N0, M10K_X14_Y60_N0, M10K_X14_Y59_N0, M10K_X14_Y61_N0, M10K_X14_Y63_N0, M10K_X14_Y64_N0, M10K_X14_Y68_N0, M10K_X26_Y62_N0, M10K_X26_Y64_N0, M10K_X38_Y65_N0, M10K_X26_Y63_N0, M10K_X38_Y69_N0, M10K_X26_Y68_N0, M10K_X26_Y71_N0, M10K_X26_Y72_N0, M10K_X38_Y70_N0, M10K_X38_Y71_N0, M10K_X38_Y68_N0, M10K_X26_Y66_N0, M10K_X38_Y56_N0, M10K_X38_Y72_N0, M10K_X14_Y29_N0, M10K_X14_Y26_N0, M10K_X14_Y30_N0, M10K_X14_Y3_N0, M10K_X38_Y16_N0, M10K_X5_Y3_N0, M10K_X14_Y27_N0, M10K_X38_Y3_N0, M10K_X26_Y28_N0, M10K_X14_Y28_N0, M10K_X5_Y32_N0, M10K_X26_Y32_N0, M10K_X5_Y5_N0, M10K_X5_Y4_N0, M10K_X14_Y51_N0, M10K_X5_Y50_N0, M10K_X5_Y51_N0, M10K_X14_Y50_N0, M10K_X5_Y54_N0, M10K_X14_Y52_N0, M10K_X5_Y53_N0, M10K_X5_Y52_N0, M10K_X14_Y53_N0, M10K_X5_Y49_N0, M10K_X14_Y47_N0, M10K_X14_Y49_N0, M10K_X5_Y46_N0, M10K_X5_Y48_N0, M10K_X26_Y67_N0, M10K_X26_Y76_N0, M10K_X26_Y79_N0, M10K_X38_Y76_N0, M10K_X26_Y69_N0, M10K_X26_Y78_N0, M10K_X26_Y65_N0, M10K_X26_Y73_N0, M10K_X38_Y66_N0, M10K_X38_Y78_N0, M10K_X38_Y79_N0, M10K_X26_Y70_N0, M10K_X26_Y54_N0, M10K_X38_Y77_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_bht_module:soc_system_pcp_0_cpu_0_bht|altsyncram:the_altsyncram|altsyncram_3rn1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1           ; 0          ; soc_system_pcp_0_cpu_0_bht_ram.mif                 ; M10K_X5_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_data_module:soc_system_pcp_0_cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_al82:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536   ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 8           ; 0          ; None                                               ; M10K_X14_Y22_N0, M10K_X14_Y20_N0, M10K_X26_Y20_N0, M10K_X14_Y18_N0, M10K_X14_Y16_N0, M10K_X26_Y24_N0, M10K_X14_Y17_N0, M10K_X14_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ; No - Unsupported Mode                                             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_dc_tag_module:soc_system_pcp_0_cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_0oa2:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; True Dual Port   ; Dual Clocks  ; 2048         ; 19           ; 2048         ; 19           ; yes                    ; no                      ; yes                    ; no                      ; 38912   ; 2048                        ; 19                          ; 2048                        ; 19                          ; 38912               ; 4           ; 0          ; soc_system_pcp_0_cpu_0_dc_tag_ram.mif              ; M10K_X14_Y24_N0, M10K_X14_Y25_N0, M10K_X14_Y21_N0, M10K_X14_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Old data             ; New data        ; New data        ; No - Unsupported Mode                                             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_data_module:soc_system_pcp_0_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768   ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0          ; None                                               ; M10K_X26_Y19_N0, M10K_X26_Y25_N0, M10K_X26_Y26_N0, M10K_X5_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Don't care           ; New data        ; New data        ; No - Address Too Wide                                             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_ic_tag_module:soc_system_pcp_0_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_e7o1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 24           ; 128          ; 24           ; yes                    ; no                      ; yes                    ; no                      ; 3072    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0          ; soc_system_pcp_0_cpu_0_ic_tag_ram.mif              ; M10K_X26_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_nios2_ocimem:the_soc_system_pcp_0_cpu_0_nios2_ocimem|soc_system_pcp_0_cpu_0_ociram_sp_ram_module:soc_system_pcp_0_cpu_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_djf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192    ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; soc_system_pcp_0_cpu_0_ociram_default_contents.mif ; M10K_X38_Y24_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Unregistered Data Out ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_a_module:soc_system_pcp_0_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_39n1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_pcp_0_cpu_0_rf_ram_a.mif                ; M10K_X26_Y21_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_register_bank_b_module:soc_system_pcp_0_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_49n1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; soc_system_pcp_0_cpu_0_rf_ram_b.mif                ; M10K_X26_Y22_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting                       ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_r:the_soc_system_pcp_0_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                               ; M10K_X49_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|soc_system_pcp_0_jtag_uart_0_scfifo_w:the_soc_system_pcp_0_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                               ; M10K_X49_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Don't care           ; New data        ; New data        ; No - Latch Type Behaviour                                         ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|altsyncram:the_altsyncram|altsyncram_jk92:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; True Dual Port   ; Dual Clocks  ; 8192         ; 32           ; 8192         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 262144  ; 8192                        ; 32                          ; 8192                        ; 32                          ; 262144              ; 32          ; 0          ; soc_system_pcp_0_tc_mem.hex                        ; M10K_X26_Y10_N0, M10K_X14_Y13_N0, M10K_X26_Y11_N0, M10K_X26_Y12_N0, M10K_X14_Y14_N0, M10K_X26_Y13_N0, M10K_X14_Y9_N0, M10K_X26_Y16_N0, M10K_X26_Y7_N0, M10K_X14_Y11_N0, M10K_X14_Y15_N0, M10K_X14_Y12_N0, M10K_X5_Y8_N0, M10K_X14_Y7_N0, M10K_X26_Y9_N0, M10K_X26_Y17_N0, M10K_X5_Y7_N0, M10K_X5_Y11_N0, M10K_X26_Y5_N0, M10K_X14_Y10_N0, M10K_X26_Y14_N0, M10K_X5_Y12_N0, M10K_X26_Y15_N0, M10K_X5_Y10_N0, M10K_X5_Y14_N0, M10K_X5_Y9_N0, M10K_X26_Y6_N0, M10K_X26_Y18_N0, M10K_X14_Y6_N0, M10K_X26_Y8_N0, M10K_X14_Y5_N0, M10K_X14_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Don't care           ; New data        ; New data        ; No - Unsupported Mode                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                              ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 18x18   ; 2           ; 2.00                ; 224               ;
; DSP Block           ; 2           ; --                  ; 112               ;
; DSP 18-bit Element  ; 2           ; 2.00                ; 224               ;
; Unsigned Multiplier ; 2           ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 27,950 / 289,320 ( 10 % ) ;
; C12 interconnects                           ; 981 / 13,420 ( 7 % )      ;
; C2 interconnects                            ; 9,165 / 119,108 ( 8 % )   ;
; C4 interconnects                            ; 6,410 / 56,300 ( 11 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 1,555 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 3 / 7 ( 43 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 2 / 6 ( 33 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 1 / 287 ( < 1 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 63 / 165 ( 38 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 126 / 156 ( 81 % )        ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 122 / 282 ( 43 % )        ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 3 / 64 ( 5 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 3,448 / 84,580 ( 4 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 1,153 / 12,676 ( 9 % )    ;
; R14/C12 interconnect drivers                ; 1,696 / 20,720 ( 8 % )    ;
; R3 interconnects                            ; 11,247 / 130,992 ( 9 % )  ;
; R6 interconnects                            ; 18,964 / 266,960 ( 7 % )  ;
; Spine clocks                                ; 31 / 360 ( 9 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 109          ; 0            ; 109          ; 0            ; 32           ; 185       ; 109          ; 0            ; 185       ; 185       ; 25           ; 46           ; 0            ; 0            ; 0            ; 25           ; 46           ; 0            ; 0            ; 0            ; 19           ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 105          ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 185          ; 76           ; 185          ; 153          ; 0         ; 76           ; 185          ; 0         ; 0         ; 160          ; 139          ; 185          ; 185          ; 185          ; 160          ; 139          ; 185          ; 185          ; 185          ; 166          ; 139          ; 114          ; 185          ; 185          ; 185          ; 185          ; 80           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; LED[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_ADDR[0]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[1]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[2]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[3]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[4]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[5]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[6]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[7]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[8]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[9]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[10]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[11]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[12]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[13]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ADDR[14]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_BA[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CK_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CK_P       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_CKE        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_CS_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DM[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_ODT        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RAS_N      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RESET_N    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_WE_N       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SD_CLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_CLK        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_MOSI       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_UART_TX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_STP         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK2_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_CLK3_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_CLK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[13]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[14]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[15]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[16]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[17]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[18]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[19]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[20]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[21]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[22]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_D[23]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_DE          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_HS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_TX_INT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HDMI_TX_VS          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; LED[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_CONV_USB_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQ[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[8]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[9]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[10]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[11]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[12]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[13]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[14]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[15]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[16]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[17]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[18]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[19]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[20]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[21]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[22]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[23]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[24]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[25]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[26]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[27]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[28]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[29]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[30]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQ[31]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_DQS_N[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_N[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[0]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[1]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[2]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_DDR3_DQS_P[3]   ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_GTX_CLK    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_INT_N      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDC        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_MDIO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_CLK     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_RX_DV      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[0] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[1] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[2] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_DATA[3] ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_ENET_TX_EN      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_GSENSOR_INT     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C0_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_I2C1_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_KEY             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LED             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_LTC_GPIO        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_CMD          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[0]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[1]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[2]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SD_DATA[3]      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_SPIM_SS         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[0]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[1]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[2]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[3]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[4]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[5]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[6]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HPS_USB_DATA[7]     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SCL        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2C_SDA        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_I2S            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_LRCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_MCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; HDMI_SCLK           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; FPGA_CLK1_50        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_SPIM_MISO       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_UART_RX         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_CLKOUT      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_DIR         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_USB_NXT         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HPS_DDR3_RZQ        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                             ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                   ; Destination Clock(s)                                              ; Delay Added in ns ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
; FPGA_CLK1_50                                                      ; FPGA_CLK1_50                                                      ; 481.9             ;
; u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 467.9             ;
; altera_reserved_tck                                               ; altera_reserved_tck                                               ; 310.2             ;
; FPGA_CLK1_50                                                      ; u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 85.0              ;
; altera_reserved_tck,I/O                                           ; altera_reserved_tck                                               ; 28.3              ;
+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                               ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|metaToggle                                                                                                                                                                                                                                                                 ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:sync2|synchronizer:SYNC|metaReg[0]                                                                                                                                                                                         ; 4.913             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:\genRxAddrSync:sync4|metaToggle                                                                                                                                                                                                                                                  ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|syncTog:\genRxAddrSync:sync4|synchronizer:SYNC|metaReg[0]                                                                                                                                                                          ; 4.804             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[9]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[9]                                                                                                                                                                                        ; 4.241             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[8]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[8]                                                                                                                                                                                        ; 4.204             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[18]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[18]                                                                                                                                                                                       ; 4.186             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[16]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[16]                                                                                                                                                                                       ; 4.186             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[2]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[2]                                                                                                                                                                                        ; 4.186             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[4]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[4]                                                                                                                                                                                        ; 4.186             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[10]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[10]                                                                                                                                                                                       ; 4.186             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[12]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[12]                                                                                                                                                                                       ; 4.186             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[14]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[14]                                                                                                                                                                                       ; 4.186             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[17]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[17]                                                                                                                                                                                       ; 4.172             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[3]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[3]                                                                                                                                                                                        ; 4.172             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[5]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[5]                                                                                                                                                                                        ; 4.172             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[11]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[11]                                                                                                                                                                                       ; 4.172             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[13]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[13]                                                                                                                                                                                       ; 4.172             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[1]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[1]                                                                                                                                                                                        ; 4.172             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[7]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[7]                                                                                                                                                                                        ; 4.171             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[6]                                                                                                                                                                                                                                              ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[6]                                                                                                                                                                                        ; 4.160             ;
; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|dma_handler:THE_DMA_HANDLER|dma_addr_out[15]                                                                                                                                                                                                                                             ; soc_system:u0|alteraOpenmacTop:openmac_0|openmacTop:THEOPENMACTOP|openMAC_DMAmaster:\GEN_DMAMASTER:THEDMAMASTER|master_handler:THE_MASTER_HANDLER|rx_cnt[15]                                                                                                                                                                                       ; 4.145             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                                                                                                                                                                                                                 ; 1.405             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                                                                                                                                                                                        ; 1.216             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[1]                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[0]  ; 1.216             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][2]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][2]                                                                                                                                                                                                                                                                 ; 1.183             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                                                                                                                                                                                                                        ; 1.175             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                                                                                                                                        ; 1.175             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][5]                                                                                                                                                                                                                                                                        ; 1.169             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                                                                                                                                                                                 ; 1.158             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                        ; 1.155             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                                                                                                                           ; 1.147             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                        ; 1.142             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                 ; 1.139             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                  ; 1.138             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[35]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[34] ; 1.127             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                                 ; 1.115             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][0]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][0]                                                                                                                                                                                                                                                                 ; 1.112             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                                 ; 1.097             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                 ; 1.096             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[4]~reg0                                                                                                                                                                                                                                                                     ; 1.095             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[15]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[14] ; 1.094             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[4][3]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[4][3]                                                                                                                                                                                                                                                                 ; 1.092             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                                        ; 1.083             ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                         ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                     ; 1.076             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_tag[9]                                                                                                                                                                                                                                                                                                                         ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|i_read~reg0                                                                                                                                                                                                                                                                      ; 1.073             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                   ; 1.072             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                   ; 1.064             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                   ; 1.064             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|ic_fill_tag[13]                                                                                                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|i_read~reg0                                                                                                                                                                                                                                                                      ; 1.060             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[37]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[36] ; 1.054             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                                          ; 1.037             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                           ; 1.036             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                                                                                                                           ; 1.036             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                  ; 1.025             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                   ; 1.024             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[5][5]                                                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[5][5]                                                                                                                                                                                                                                                                 ; 1.016             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                   ; 1.014             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                   ; 1.013             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                                  ; 1.005             ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_host_0_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                     ; 1.004             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                                   ; 1.001             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                           ; 0.995             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_ctrl_br                                                                                                                                                                                                                                                                                                                              ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_tc_mem:tc_mem|altsyncram:the_altsyncram|altsyncram_jk92:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                       ; 0.991             ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[2]                                                                                                                                                                                                                  ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                                                                                                            ; 0.988             ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                                                                                                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                                                                                                                           ; 0.986             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[20]                                                                                                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[20]                                                                                                                                                                                                                                                                         ; 0.970             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[18]                                                                                                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[20]                                                                                                                                                                                                                                                                         ; 0.964             ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                                                                                                                                                                          ; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                                                                                                                    ; 0.962             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                  ; 0.953             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                 ; 0.949             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                 ; 0.948             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                         ; 0.941             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                  ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:soc_system_pcp_0_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                         ; 0.934             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                              ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[15] ; 0.934             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                                           ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[15] ; 0.934             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[15] ; 0.934             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                         ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[15] ; 0.934             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                   ; 0.928             ;
; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lw_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:lw_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS  ; 0.928             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                   ; 0.928             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                   ; 0.928             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                                   ; 0.928             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[5]                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[4]  ; 0.927             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[4]                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[3]  ; 0.927             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[12]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[11] ; 0.927             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[10]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[9]  ; 0.927             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|D_iw[19]                                                                                                                                                                                                                                                                                                                               ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|F_pc[20]                                                                                                                                                                                                                                                                         ; 0.923             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[22]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[21] ; 0.923             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[17]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[16] ; 0.922             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[5]~reg0                                                                                                                                                                                                                                                                                                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                                                                                                                           ; 0.922             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[24]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[23] ; 0.919             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[20]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[19] ; 0.919             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[26]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[25] ; 0.919             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                  ; 0.916             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[9]                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[8]  ; 0.914             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[6]                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[5]  ; 0.914             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[3]                                                        ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[2]  ; 0.914             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[11]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[10] ; 0.914             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[0]  ; 0.914             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[23]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[22] ; 0.910             ;
; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[21]                                                       ; soc_system:u0|soc_system_pcp_0:pcp_0|soc_system_pcp_0_cpu_0:cpu_0|soc_system_pcp_0_cpu_0_nios2_oci:the_soc_system_pcp_0_cpu_0_nios2_oci|soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper:the_soc_system_pcp_0_cpu_0_jtag_debug_module_wrapper|soc_system_pcp_0_cpu_0_jtag_debug_module_tck:the_soc_system_pcp_0_cpu_0_jtag_debug_module_tck|sr[20] ; 0.910             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20013): Ignored assignments for entity "pll_25MHz" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone V\}" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone V" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE UNKNOWN -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz -sip pll_25MHz.sip -library lib_pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME cGxsXzI1TUh6 -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity pll_25MHz -qip pll_25MHz.qip -library pll_25MHz was ignored
Warning (20013): Ignored assignments for entity "pll_25MHz_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 14.0 -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_NAME "cGxsXzI1TUh6XzAwMDI=" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DISPLAY_NAME "QWx0ZXJhIFBMTA==" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY OFF -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_INTERNAL OFF -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_AUTHOR QWx0ZXJhIENvcnBvcmF0aW9u -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_VERSION "MTQuMA==" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_DESCRIPTION "QWx0ZXJhIFBoYXNlLUxvY2tlZCBMb29wIChBTFRFUkFfUExMKQ==" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_COMPONENT_PARAMETER "QVVUT19SRUZDTEtfQ0xPQ0tfUkFURQ==::LTE=::QXV0byBDTE9DS19SQVRF" -entity pll_25MHz_0002 -qip pll_25MHz.qip -library pll_25MHz was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device 5CSEBA6U23I7 for design "DE10_NANO_SoC_GHRD"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 181 total pins. For the list of the pins please refer to the Input Pins, Output Pins, and Bidir Pins tables in the Fitter report and look for the user pins whose location is assigned by Fitter.
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_cold_rst_n[0]~CLKENA0 with 808 fanout uses global clock CLKCTRL_G15
    Info (11162): soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G10
    Info (11162): soc_system:u0|soc_system_clk_100:clk_100|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 3537 fanout uses global clock CLKCTRL_G2
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): FPGA_CLK1_50~inputCLKENA0 with 4090 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:04
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_e982
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe13|dffe14a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_pcp_0_cpu_0.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(303): HPS_DDR3_CK_P could not be matched with a clock
Warning (332049): Ignored set_clock_uncertainty at hps_sdram_p0.sdc(303): Argument -to with value [get_clocks {HPS_DDR3_CK_P}] contains zero elements
    Info (332050): set_clock_uncertainty -to [ get_clocks $ck_pin ] $t(WL_JITTER)
Warning (332174): Ignored filter at hps_sdram_p0.sdc(529): *:u0|*:host_0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(529): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(530): *:u0|*:host_0|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(530): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_host_0_hps_0_hps_io_border.sdc'
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(22): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(23): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(25): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(26): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(27): hps_io_hps_io_usb1_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(27): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D0] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(28): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D0]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(29): hps_io_hps_io_usb1_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(29): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D1] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(30): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D1]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(31): hps_io_hps_io_usb1_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(31): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D2] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D2]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(33): hps_io_hps_io_usb1_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D3] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D3]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(35): hps_io_hps_io_usb1_inst_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D4] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D4]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D5] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D5]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D6] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D6]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_D7] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_D7]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_CLK] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(44): hps_io_hps_io_usb1_inst_STP could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_usb1_inst_STP]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_DIR] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(46): hps_io_hps_io_usb1_inst_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(46): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_usb1_inst_NXT] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(47): hps_io_hps_io_spim1_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(47): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_CLK]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(48): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_MOSI]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(49): hps_io_hps_io_spim1_inst_MISO could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_spim1_inst_MISO] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(50): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_spim1_inst_SS0]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(51): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(52): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(53): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SDA] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SDA]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(55): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c0_inst_SCL] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(56): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c0_inst_SCL]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(57): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(57): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(59): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(61): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO09] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO09]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(63): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO35] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO35]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(65): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO40] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO40]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(67): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(69): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO54] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO54]
Warning (332174): Ignored filter at soc_system_host_0_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO61] -to *
Warning (332049): Ignored set_false_path at soc_system_host_0_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO61]
Info (332104): Reading SDC File: 'DE10_NANO_SOC_GHRD.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 3 -duty_cycle 50.00 -name {u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|usb1_inst~FF_3473 is being clocked by HPS_USB_CLKOUT
Warning (332060): Node: HPS_I2C0_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|i2c0_inst~FF_3393 is being clocked by HPS_I2C0_SCLK
Warning (332060): Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|i2c1_inst~FF_3393 is being clocked by HPS_I2C1_SCLK
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|clk_100|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: u0|host_0|hps_0|fpga_interfaces|hps2fpga_light_weight|clk  to: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3426
    Info (332098): From: u0|host_0|hps_0|fpga_interfaces|hps2fpga|clk  to: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_2821
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|host_0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] with master clock period: 20.000 found on PLL node: u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] does not match the master clock period requirement: 10.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 23 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   40.000 altera_reserved_tck
    Info (332111):   20.000 FPGA_CLK1_50
    Info (332111):   20.000 FPGA_CLK2_50
    Info (332111):   20.000 FPGA_CLK3_50
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    6.666 u0|clk_100|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   20.000 u0|clk_100|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332111):    2.500 u0|host_0|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 82 registers into blocks of type EC
    Extra Info (176218): Packed 64 registers into blocks of type DSP block
    Extra Info (176220): Created 16 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:32
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:09
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:18
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:01:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 37.29 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 29 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin GPIO_0[8] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[5] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[0] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[6] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[7] has a permanently disabled output enable
    Info (169065): Pin GPIO_0[3] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[4] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[2] has a permanently enabled output enable
    Info (169065): Pin GPIO_0[1] has a permanently enabled output enable
    Info (169065): Pin HPS_ENET_GTX_CLK has a permanently enabled output enable
    Info (169065): Pin HPS_ENET_MDC has a permanently enabled output enable
    Info (169065): Pin HPS_ENET_RX_CLK has a permanently disabled output enable
    Info (169065): Pin HPS_ENET_RX_DATA[0] has a permanently disabled output enable
    Info (169065): Pin HPS_ENET_RX_DATA[1] has a permanently disabled output enable
    Info (169065): Pin HPS_ENET_RX_DATA[2] has a permanently disabled output enable
    Info (169065): Pin HPS_ENET_RX_DATA[3] has a permanently disabled output enable
    Info (169065): Pin HPS_ENET_RX_DV has a permanently disabled output enable
    Info (169065): Pin HPS_ENET_TX_DATA[0] has a permanently enabled output enable
    Info (169065): Pin HPS_ENET_TX_DATA[1] has a permanently enabled output enable
    Info (169065): Pin HPS_ENET_TX_DATA[2] has a permanently enabled output enable
    Info (169065): Pin HPS_ENET_TX_DATA[3] has a permanently enabled output enable
    Info (169065): Pin HPS_ENET_TX_EN has a permanently enabled output enable
    Info (169065): Pin HPS_SPIM_SS has a permanently enabled output enable
    Info (169065): Pin HDMI_I2C_SCL has a permanently disabled output enable
    Info (169065): Pin HDMI_I2C_SDA has a permanently disabled output enable
    Info (169065): Pin HDMI_I2S has a permanently disabled output enable
    Info (169065): Pin HDMI_LRCLK has a permanently disabled output enable
    Info (169065): Pin HDMI_MCLK has a permanently disabled output enable
    Info (169065): Pin HDMI_SCLK has a permanently disabled output enable
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[0]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[2]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[4]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_oct[6]
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: soc_system:u0|soc_system_host_0:host_0|soc_system_host_0_hps_0:hps_0|soc_system_host_0_hps_0_hps_io:hps_io|soc_system_host_0_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard
Info (144001): Generated suppressed messages file /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/output_files/DE10_NANO_SoC_GHRD.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 3031 megabytes
    Info: Processing ended: Thu Feb  8 18:58:26 2018
    Info: Elapsed time: 00:06:06
    Info: Total CPU time (on all processors): 00:11:07


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/letrend/workspace/roboy_middleware/src/roboy_powerlink/openPowerLink/hardware/boards/altera-c5soc/mn-soc-shmem-gpio2/quartus/output_files/DE10_NANO_SoC_GHRD.fit.smsg.


