<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_agl_gmx_rxx_int_reg Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_agl_gmx_rxx_int_reg Union Reference</h1><!-- doxytag: class="cvmx_agl_gmx_rxx_int_reg" -->
<p>cvmx_agl_gmx_rx::_int_reg  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cvmx-agl-defs_8h_source.html">cvmx-agl-defs.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg_cn52xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__s.html">cvmx_agl_gmx_rxx_int_reg_s</a></td></tr>
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#aa19c0e0e84956956d23484203197206b">u64</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__s.html">cvmx_agl_gmx_rxx_int_reg::cvmx_agl_gmx_rxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a176414cc5abe3a4c6c3c0feb3519a78e">s</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg::cvmx_agl_gmx_rxx_int_reg_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a26ca5f1ccfbbc234c53acbeb7864313e">cn52xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#aa05e53bd94e0dff9b943576dbd9d596d">cn52xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a92da85560637ddb86cd9ed1381426a0f">cn56xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg_cn52xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a2c438729344d812409989b25c980357b">cn56xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg::cvmx_agl_gmx_rxx_int_reg_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a48b44578d871699f6080bf40bf034fb6">cn61xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a4d6590575138a1097d459bcc0bd6fe47">cn63xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a168467848c3538513f3a5f4de760709d">cn63xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#adeac318411231264af97578f7ffcb629">cn66xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a82ec4fd0dfe7cb2bb29aa0a47dcb439b">cn68xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <br class="typebreak"/>
<a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a2fe471e7cecefb7216f6fece48c4c50b">cn68xxp1</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__s.html">cvmx_agl_gmx_rxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a6fe7a9e7844cd3bed83881fc6c6ea413">cn70xx</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__s.html">cvmx_agl_gmx_rxx_int_reg_s</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#ac735bf081c6cf21a8891b60b0e9b48c6">cn70xxp1</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>cvmx_agl_gmx_rx::_int_reg </p>
<p>AGL_GMX_RX_INT_REG = Interrupt Register</p>
<p>Notes: (1) exceptions will only be raised to the control processor if the corresponding bit in the AGL_GMX_RX_INT_EN register is set.</p>
<p>(2) exception conditions 10:0 can also set the rcv/opcode in the received packet's workQ entry. The AGL_GMX_RX_FRM_CHK register provides a bit mask for configuring which conditions set the error.</p>
<p>(3) in half duplex operation, the expectation is that collisions will appear as MINERRs.</p>
<p>(4) JABBER - An RX Jabber error indicates that a packet was received which is longer than the maximum allowed packet as defined by the system. GMX will truncate the packet at the JABBER count. Failure to do so could lead to system instabilty.</p>
<p>(6) MAXERR - for untagged frames, the total frame DA+SA+TL+DATA+PAD+FCS &gt; AGL_GMX_RX_FRM_MAX. For tagged frames, DA+SA+VLAN+TL+DATA+PAD+FCS &gt; AGL_GMX_RX_FRM_MAX + 4*VLAN_VAL + 4*VLAN_STACKED.</p>
<p>(7) MINERR - total frame DA+SA+TL+DATA+PAD+FCS &lt; AGL_GMX_RX_FRM_MIN.</p>
<p>(8) ALNERR - Indicates that the packet received was not an integer number of bytes. If FCS checking is enabled, ALNERR will only assert if the FCS is bad. If FCS checking is disabled, ALNERR will assert in all non-integer frame cases.</p>
<p>(9) Collisions - Collisions can only occur in half-duplex mode. A collision is assumed by the receiver when the received frame &lt; AGL_GMX_RX_FRM_MIN - this is normally a MINERR</p>
<p>(A) LENERR - Length errors occur when the received packet does not match the length field. LENERR is only checked for packets between 64 and 1500 bytes. For untagged frames, the length must exact match. For tagged frames the length or length+4 must match.</p>
<p>(B) PCTERR - checks that the frame begins with a valid PREAMBLE sequence. Does not check the number of PREAMBLE cycles.</p>
<p>(C) OVRERR -</p>
<p>OVRERR is an architectural assertion check internal to GMX to make sure no assumption was violated. In a correctly operating system, this interrupt can never fire.</p>
<p>GMX has an internal arbiter which selects which of 4 ports to buffer in the main RX FIFO. If we normally buffer 8 bytes, then each port will typically push a tick every 8 cycles - if the packet interface is going as fast as possible. If there are four ports, they push every two cycles. So that's the assumption. That the inbound module will always be able to consume the tick before another is produced. If that doesn't happen - that's when OVRERR will assert.</p>
<p>Additionally reset when MIX&lt;prt&gt;_CTL[RESET] is set to 1. </p>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a26ca5f1ccfbbc234c53acbeb7864313e"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn52xx" ref="a26ca5f1ccfbbc234c53acbeb7864313e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg::cvmx_agl_gmx_rxx_int_reg_cn52xx</a>  <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a26ca5f1ccfbbc234c53acbeb7864313e">cvmx_agl_gmx_rxx_int_reg::cn52xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa05e53bd94e0dff9b943576dbd9d596d"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn52xxp1" ref="aa05e53bd94e0dff9b943576dbd9d596d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg_cn52xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#aa05e53bd94e0dff9b943576dbd9d596d">cvmx_agl_gmx_rxx_int_reg::cn52xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a92da85560637ddb86cd9ed1381426a0f"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn56xx" ref="a92da85560637ddb86cd9ed1381426a0f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg_cn52xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a92da85560637ddb86cd9ed1381426a0f">cvmx_agl_gmx_rxx_int_reg::cn56xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c438729344d812409989b25c980357b"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn56xxp1" ref="a2c438729344d812409989b25c980357b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn52xx.html">cvmx_agl_gmx_rxx_int_reg_cn52xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a2c438729344d812409989b25c980357b">cvmx_agl_gmx_rxx_int_reg::cn56xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a48b44578d871699f6080bf40bf034fb6"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn61xx" ref="a48b44578d871699f6080bf40bf034fb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg::cvmx_agl_gmx_rxx_int_reg_cn61xx</a>  <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a48b44578d871699f6080bf40bf034fb6">cvmx_agl_gmx_rxx_int_reg::cn61xx</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d6590575138a1097d459bcc0bd6fe47"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn63xx" ref="a4d6590575138a1097d459bcc0bd6fe47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a4d6590575138a1097d459bcc0bd6fe47">cvmx_agl_gmx_rxx_int_reg::cn63xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a168467848c3538513f3a5f4de760709d"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn63xxp1" ref="a168467848c3538513f3a5f4de760709d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a168467848c3538513f3a5f4de760709d">cvmx_agl_gmx_rxx_int_reg::cn63xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adeac318411231264af97578f7ffcb629"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn66xx" ref="adeac318411231264af97578f7ffcb629" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#adeac318411231264af97578f7ffcb629">cvmx_agl_gmx_rxx_int_reg::cn66xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82ec4fd0dfe7cb2bb29aa0a47dcb439b"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn68xx" ref="a82ec4fd0dfe7cb2bb29aa0a47dcb439b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a82ec4fd0dfe7cb2bb29aa0a47dcb439b">cvmx_agl_gmx_rxx_int_reg::cn68xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fe471e7cecefb7216f6fece48c4c50b"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn68xxp1" ref="a2fe471e7cecefb7216f6fece48c4c50b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__cn61xx.html">cvmx_agl_gmx_rxx_int_reg_cn61xx</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a2fe471e7cecefb7216f6fece48c4c50b">cvmx_agl_gmx_rxx_int_reg::cn68xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6fe7a9e7844cd3bed83881fc6c6ea413"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn70xx" ref="a6fe7a9e7844cd3bed83881fc6c6ea413" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__s.html">cvmx_agl_gmx_rxx_int_reg_s</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a6fe7a9e7844cd3bed83881fc6c6ea413">cvmx_agl_gmx_rxx_int_reg::cn70xx</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac735bf081c6cf21a8891b60b0e9b48c6"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::cn70xxp1" ref="ac735bf081c6cf21a8891b60b0e9b48c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__s.html">cvmx_agl_gmx_rxx_int_reg_s</a> <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#ac735bf081c6cf21a8891b60b0e9b48c6">cvmx_agl_gmx_rxx_int_reg::cn70xxp1</a><code> [read]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a176414cc5abe3a4c6c3c0feb3519a78e"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::s" ref="a176414cc5abe3a4c6c3c0feb3519a78e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct <a class="el" href="structcvmx__agl__gmx__rxx__int__reg_1_1cvmx__agl__gmx__rxx__int__reg__s.html">cvmx_agl_gmx_rxx_int_reg::cvmx_agl_gmx_rxx_int_reg_s</a>  <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#a176414cc5abe3a4c6c3c0feb3519a78e">cvmx_agl_gmx_rxx_int_reg::s</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa19c0e0e84956956d23484203197206b"></a><!-- doxytag: member="cvmx_agl_gmx_rxx_int_reg::u64" ref="aa19c0e0e84956956d23484203197206b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="unioncvmx__agl__gmx__rxx__int__reg.html#aa19c0e0e84956956d23484203197206b">cvmx_agl_gmx_rxx_int_reg::u64</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li><a class="el" href="cvmx-agl-defs_8h_source.html">cvmx-agl-defs.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
