TimeQuest Timing Analyzer report for jk_trig
Thu Jan 16 13:52:16 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 28. Slow 1200mV 0C Model Setup: 'clk'
 29. Slow 1200mV 0C Model Hold: 'clk'
 30. Slow 1200mV 0C Model Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 42. Fast 1200mV 0C Model Setup: 'clk'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; jk_trig                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; Clock Name                                                                                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                             ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+
; clk                                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                             ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] } ;
+-------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                             ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 626.96 MHz ; 250.0 MHz       ; clk                                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 725.69 MHz ; 500.0 MHz       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                      ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -2.325 ; -2.325        ;
; clk                                                                                             ; -0.595 ; -1.694        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -0.643 ; -1.271        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.018  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -3.000 ; -7.000        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.325 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.689     ; 1.631      ;
; -2.302 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.689     ; 1.608      ;
; -2.039 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.689     ; 1.345      ;
; -0.189 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; 0.735      ; 1.638      ;
; 0.318  ; inst4                                                                                           ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.038     ; 0.659      ;
; 0.439  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; 0.735      ; 1.510      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.595 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.528      ;
; -0.525 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.458      ;
; -0.479 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.412      ;
; -0.466 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.399      ;
; -0.100 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.033      ;
; -0.095 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.028      ;
; -0.078 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.062     ; 1.011      ;
; 0.092  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.340      ; 2.942      ;
; 0.098  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.340      ; 2.936      ;
; 0.628  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.340      ; 2.406      ;
; 0.744  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.340      ; 2.790      ;
; 0.866  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.340      ; 2.668      ;
; 1.185  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.340      ; 2.349      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.643 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.424      ; 2.157      ;
; -0.369 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.424      ; 2.431      ;
; -0.259 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.424      ; 2.541      ;
; -0.064 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.424      ; 2.236      ;
; 0.266  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.424      ; 2.566      ;
; 0.268  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.424      ; 2.568      ;
; 0.572  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 0.791      ;
; 0.602  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 0.821      ;
; 0.713  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 0.932      ;
; 0.860  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.079      ;
; 0.872  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.091      ;
; 0.874  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.093      ;
; 0.984  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.062      ; 1.203      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.018 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 0.784      ; 1.158      ;
; 0.382 ; inst4                                                                                           ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 0.038      ; 0.577      ;
; 0.603 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 0.784      ; 1.243      ;
; 2.317 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -1.556     ; 0.938      ;
; 2.503 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -1.556     ; 1.124      ;
; 2.564 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -1.556     ; 1.185      ;
+-------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                     ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.412  ; 0.628        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.569  ; 0.569        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4|clk                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 6.158 ; 6.178 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 5.835 ; 5.917 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.276 ; 5.308 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.276 ; 5.308 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.253 ; 5.290 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.272 ; 5.307 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.873 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.482 ; 3.455 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.195 ; 3.151 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.750 ; 3.768 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.750 ; 3.768 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.883 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.883 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.932 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.550 ; 3.559 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.240 ; 3.301 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.942 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.942 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 5.728 ; 5.714 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 5.463 ; 5.445 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.154 ; 5.188 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.177 ; 5.207 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.154 ; 5.188 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.172 ; 5.205 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.807 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.409 ; 3.399 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.144 ; 3.113 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.681 ; 3.698 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.681 ; 3.698 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.817 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.817 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.863 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.494 ; 3.498 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.200 ; 3.208 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.873 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.873 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                              ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                      ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 705.72 MHz ; 250.0 MHz       ; clk                                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 827.81 MHz ; 500.0 MHz       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -2.032 ; -2.032        ;
; clk                                                                                             ; -0.417 ; -1.093        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -0.595 ; -1.206        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.008  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -3.000 ; -7.000        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.032 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.569     ; 1.458      ;
; -2.009 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.569     ; 1.435      ;
; -1.778 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.569     ; 1.204      ;
; -0.104 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; 0.663      ; 1.462      ;
; 0.398  ; inst4                                                                                           ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.034     ; 0.583      ;
; 0.504  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; 0.663      ; 1.354      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.417 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.357      ;
; -0.359 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.299      ;
; -0.317 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.257      ;
; -0.306 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 1.246      ;
; 0.022  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 0.918      ;
; 0.029  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 0.911      ;
; 0.043  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.055     ; 0.897      ;
; 0.234  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.158      ; 2.599      ;
; 0.252  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.158      ; 2.581      ;
; 0.702  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 2.158      ; 2.131      ;
; 0.787  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.158      ; 2.546      ;
; 0.905  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.158      ; 2.428      ;
; 1.182  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 2.158      ; 2.151      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.595 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.232      ; 1.981      ;
; -0.350 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.232      ; 2.226      ;
; -0.261 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 2.232      ; 2.315      ;
; -0.103 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.232      ; 1.973      ;
; 0.188  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.232      ; 2.264      ;
; 0.195  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 2.232      ; 2.271      ;
; 0.514  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.713      ;
; 0.539  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.738      ;
; 0.655  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.854      ;
; 0.763  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.962      ;
; 0.773  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.972      ;
; 0.780  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 0.979      ;
; 0.869  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.055      ; 1.068      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.008 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 0.706      ; 1.038      ;
; 0.333 ; inst4                                                                                           ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 0.034      ; 0.511      ;
; 0.587 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 0.706      ; 1.117      ;
; 2.131 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -1.452     ; 0.843      ;
; 2.306 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -1.452     ; 1.018      ;
; 2.359 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -1.452     ; 1.071      ;
+-------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                     ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.342  ; 0.342        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.417  ; 0.633        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.657  ; 0.657        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.661  ; 0.661        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.274  ; 0.458        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.434  ; 0.434        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4|clk                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 5.820 ; 5.817 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 5.543 ; 5.584 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.033 ; 5.046 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.033 ; 5.046 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.009 ; 5.027 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.027 ; 5.044 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.740 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.368 ; 3.320 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.103 ; 3.051 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.623 ; 3.611 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.623 ; 3.611 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.750 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.750 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.743 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.419 ; 3.408 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.138 ; 3.176 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.753 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.753 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 5.446 ; 5.410 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 5.203 ; 5.171 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 4.921 ; 4.937 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 4.944 ; 4.957 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 4.921 ; 4.937 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 4.939 ; 4.954 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.680 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.300 ; 3.267 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.057 ; 3.018 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.561 ; 3.549 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.561 ; 3.549 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.690 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.690 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.681 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.372 ; 3.354 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.103 ; 3.097 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.691 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.691 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.920 ; -0.920        ;
; clk                                                                                             ; 0.118  ; 0.000         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -0.427 ; -0.920        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.004 ; -0.004        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                         ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------------+--------+---------------+
; clk                                                                                             ; -3.000 ; -7.220        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.920 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.002     ; 0.905      ;
; -0.907 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.002     ; 0.892      ;
; -0.757 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -1.002     ; 0.742      ;
; 0.111  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.500        ; 0.410      ; 0.911      ;
; 0.626  ; inst4                                                                                           ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; -0.022     ; 0.359      ;
; 0.702  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.000        ; 0.410      ; 0.820      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.118 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.833      ;
; 0.154 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.797      ;
; 0.186 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.765      ;
; 0.193 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.758      ;
; 0.219 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 1.362      ; 1.735      ;
; 0.223 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 1.362      ; 1.731      ;
; 0.379 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.572      ;
; 0.389 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.562      ;
; 0.398 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 1.000        ; -0.036     ; 0.553      ;
; 0.516 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.500        ; 1.362      ; 1.438      ;
; 0.914 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 1.362      ; 1.540      ;
; 0.978 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 1.362      ; 1.476      ;
; 1.153 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 1.000        ; 1.362      ; 1.301      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock                                                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.427 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 1.412      ; 1.194      ;
; -0.278 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 1.412      ; 1.343      ;
; -0.215 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; 0.000        ; 1.412      ; 1.406      ;
; 0.214  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 1.412      ; 1.335      ;
; 0.306  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.322  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.442      ;
; 0.372  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.492      ;
; 0.401  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 1.412      ; 1.522      ;
; 0.404  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk         ; -0.500       ; 1.412      ; 1.525      ;
; 0.464  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.584      ;
; 0.471  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.591      ;
; 0.474  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.594      ;
; 0.537  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; clk                                                                                             ; clk         ; 0.000        ; 0.036      ; 0.657      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node ; Launch Clock                                                                                    ; Latch Clock                                                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.004 ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 0.438      ; 0.623      ;
; 0.201  ; inst4                                                                                           ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; 0.022      ; 0.307      ;
; 0.553  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; inst4   ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -0.500       ; 0.438      ; 0.680      ;
; 1.320  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.924     ; 0.500      ;
; 1.424  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.924     ; 0.604      ;
; 1.459  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ; inst4   ; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 0.000        ; -0.924     ; 0.639      ;
+--------+-------------------------------------------------------------------------------------------------+---------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                     ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                     ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[0] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[2] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[3] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                       ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                         ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.875  ; 0.875        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]'                                                                                                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.281  ; 0.465        ; 0.184          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.316  ; 0.532        ; 0.216          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4                                                           ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4|clk                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|q ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; Rise       ; inst4|clk                                                       ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 3.703 ; 3.734 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 3.502 ; 3.569 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 3.224 ; 3.245 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 3.224 ; 3.245 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 3.199 ; 3.223 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 3.217 ; 3.241 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.391 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.150 ; 2.159 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.987 ; 1.966 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.304 ; 2.333 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.304 ; 2.333 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.401 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.401 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.498 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.195 ; 2.220 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.018 ; 2.058 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.508 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.508 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 3.452 ; 3.474 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 3.301 ; 3.302 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 3.141 ; 3.163 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 3.166 ; 3.186 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 3.141 ; 3.163 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 3.159 ; 3.181 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.353 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.108 ; 2.126 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.958 ; 1.946 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.266 ; 2.293 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.266 ; 2.293 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.363 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.363 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.456 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.165 ; 2.189 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.995 ; 2.005 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.466 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.466 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                           ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                            ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                 ; -2.325 ; -0.643 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                             ; -0.595 ; -0.643 ; N/A      ; N/A     ; -3.000              ;
;  lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -2.325 ; -0.004 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS                                                                                  ; -4.019 ; -1.271 ; 0.0      ; 0.0     ; -8.22               ;
;  clk                                                                                             ; -1.694 ; -1.271 ; N/A      ; N/A     ; -7.220              ;
;  lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; -2.325 ; -0.004 ; N/A      ; N/A     ; -1.000              ;
+--------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                      ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 6.158 ; 6.178 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 5.835 ; 5.917 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 5.276 ; 5.308 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 5.276 ; 5.308 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 5.253 ; 5.290 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 5.272 ; 5.307 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.873 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.482 ; 3.455 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.195 ; 3.151 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.750 ; 3.768 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.750 ; 3.768 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.883 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.883 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.932 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.550 ; 3.559 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3.240 ; 3.301 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.942 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 3.942 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                              ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+
; J         ; clk                                                                                             ; 3.452 ; 3.474 ; Rise       ; clk                                                                                             ;
; K         ; clk                                                                                             ; 3.301 ; 3.302 ; Rise       ; clk                                                                                             ;
; X[*]      ; clk                                                                                             ; 3.141 ; 3.163 ; Rise       ; clk                                                                                             ;
;  X[0]     ; clk                                                                                             ; 3.166 ; 3.186 ; Rise       ; clk                                                                                             ;
;  X[2]     ; clk                                                                                             ; 3.141 ; 3.163 ; Rise       ; clk                                                                                             ;
;  X[3]     ; clk                                                                                             ; 3.159 ; 3.181 ; Rise       ; clk                                                                                             ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.353 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.108 ; 2.126 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.958 ; 1.946 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; Q         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.266 ; 2.293 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; QQ        ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.266 ; 2.293 ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.363 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.363 ;       ; Rise       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; C         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.456 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; J         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 2.165 ; 2.189 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; K         ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 1.995 ; 2.005 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
; X[*]      ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.466 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
;  X[1]     ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;       ; 2.466 ; Fall       ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ;
+-----------+-------------------------------------------------------------------------------------------------+-------+-------+------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; C             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; J             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; K             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; QQ            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; X[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; J             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; K             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; QQ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; X[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; X[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; X[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; X[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; C             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; J             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; K             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; QQ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; X[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; X[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; X[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; X[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                             ; clk                                                                                             ; 7        ; 0        ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; 3        ; 3        ; 0        ; 0        ;
; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 6        ; 0        ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3        ; 2        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                      ; To Clock                                                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                             ; clk                                                                                             ; 7        ; 0        ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; clk                                                                                             ; 3        ; 3        ; 0        ; 0        ;
; clk                                                                                             ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 6        ; 0        ; 0        ; 0        ;
; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] ; 3        ; 2        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jan 16 13:52:12 2025
Info: Command: quartus_sta jk_trig -c jk_trig
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'jk_trig.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.325
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.325              -2.325 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
    Info (332119):    -0.595              -1.694 clk 
Info (332146): Worst-case hold slack is -0.643
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.643              -1.271 clk 
    Info (332119):     0.018               0.000 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.032
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.032              -2.032 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
    Info (332119):    -0.417              -1.093 clk 
Info (332146): Worst-case hold slack is -0.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.595              -1.206 clk 
    Info (332119):     0.008               0.000 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.000 clk 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.920              -0.920 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
    Info (332119):     0.118               0.000 clk 
Info (332146): Worst-case hold slack is -0.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.427              -0.920 clk 
    Info (332119):    -0.004              -0.004 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.220 clk 
    Info (332119):    -1.000              -1.000 lpm_counter0:inst5|lpm_counter:LPM_COUNTER_component|cntr_1oh:auto_generated|counter_reg_bit[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4664 megabytes
    Info: Processing ended: Thu Jan 16 13:52:16 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


