// Seed: 1163904741
module module_0 ();
  wire id_1;
  wire id_3;
  logic [7:0] id_4;
  assign id_4[1] = id_3;
endmodule
module module_1 #(
    parameter id_4 = 32'd18,
    parameter id_5 = 32'd52
) (
    input  wor   id_0,
    input  uwire id_1,
    output wor   module_1
);
  defparam id_4.id_5 = 1; module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_5;
  assign id_5 = 1;
  reg id_6;
  always @(negedge id_4) begin
    id_2 <= id_6;
  end
  module_0();
  wire id_7, id_8;
  wire id_9 = $display((id_3 == id_4));
  initial
  fork : id_10
  join : id_11
endmodule
