// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition"

// DATE "12/21/2022 10:26:36"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DTCI (
	shiftR5,
	reset,
	clk,
	Ex,
	Ey,
	\gnd ,
	Fx,
	Fy,
	Ediff,
	REz,
	RFz);
output 	shiftR5;
input 	reset;
input 	clk;
input 	[7:0] Ex;
input 	[7:0] Ey;
input 	\gnd ;
input 	[22:0] Fx;
input 	[22:0] Fy;
output 	[7:0] Ediff;
output 	[7:0] REz;
output 	[22:0] RFz;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reset~input_o ;
wire \clk~input_o ;
wire \inst20|fstate.S0~0_combout ;
wire \inst20|fstate.S0~q ;
wire \inst20|reg_fstate.S1~0_combout ;
wire \inst20|fstate.S1~0_combout ;
wire \inst20|fstate.S1~q ;
wire \inst17|Add0~29_sumout ;
wire \inst20|ON22~0_combout ;
wire \inst20|ON21~0_combout ;
wire \Ex[7]~input_o ;
wire \Ey[7]~input_o ;
wire \Ex[6]~input_o ;
wire \Ey[6]~input_o ;
wire \Ex[5]~input_o ;
wire \Ey[5]~input_o ;
wire \Ex[4]~input_o ;
wire \Ey[4]~input_o ;
wire \Ex[3]~input_o ;
wire \Ey[3]~input_o ;
wire \Ex[2]~input_o ;
wire \Ey[2]~input_o ;
wire \Ex[1]~input_o ;
wire \inst15|xor1[1]~combout ;
wire \Ey[1]~input_o ;
wire \Ey[0]~input_o ;
wire \inst20|LOAD6~0_combout ;
wire \inst1|_~22 ;
wire \inst1|_~23 ;
wire \inst1|_~19 ;
wire \inst1|_~20 ;
wire \inst1|_~16 ;
wire \inst1|_~17 ;
wire \inst1|_~13 ;
wire \inst1|_~14 ;
wire \inst1|_~10 ;
wire \inst1|_~11 ;
wire \inst1|_~7 ;
wire \inst1|_~8 ;
wire \inst1|_~4 ;
wire \inst1|_~5 ;
wire \inst1|_~1 ;
wire \inst1|_~2 ;
wire \inst1|sign~sumout ;
wire \inst20|reg_fstate.S2~0_combout ;
wire \inst20|fstate.S2~q ;
wire \Ex[0]~input_o ;
wire \inst15|xor1[0]~combout ;
wire \inst17|Equal0~1_combout ;
wire \inst20|Selector3~0_combout ;
wire \inst20|reg_fstate.S4~0_combout ;
wire \inst20|fstate.S4~q ;
wire \inst20|COUNTD6~0_combout ;
wire \inst17|Ediff[6]~0_combout ;
wire \inst17|Add0~30 ;
wire \inst17|Add0~25_sumout ;
wire \inst17|Add0~26 ;
wire \inst17|Add0~21_sumout ;
wire \inst17|Add0~22 ;
wire \inst17|Add0~17_sumout ;
wire \inst17|Add0~18 ;
wire \inst17|Add0~13_sumout ;
wire \inst17|Add0~14 ;
wire \inst17|Add0~9_sumout ;
wire \inst17|Add0~10 ;
wire \inst17|Add0~5_sumout ;
wire \inst17|Add0~6 ;
wire \inst17|Add0~1_sumout ;
wire \inst17|Equal0~0_combout ;
wire \inst20|Selector3~1_combout ;
wire \inst20|fstate.S6~q ;
wire \inst20|reg_fstate.S5~0_combout ;
wire \inst20|fstate.S5~q ;
wire \inst10|d~1_combout ;
wire \inst20|reg_fstate.S3~0_combout ;
wire \inst20|fstate.S3~q ;
wire \inst7|d~1_combout ;
wire \Fy[22]~input_o ;
wire \inst20|CLEAR4~0_combout ;
wire \inst10|d[14]~0_combout ;
wire \Fx[22]~input_o ;
wire \inst20|CLEAR3~0_combout ;
wire \inst7|d[9]~0_combout ;
wire \Fy[21]~input_o ;
wire \Fx[21]~input_o ;
wire \Fy[20]~input_o ;
wire \Fx[20]~input_o ;
wire \Fy[19]~input_o ;
wire \Fx[19]~input_o ;
wire \Fy[18]~input_o ;
wire \Fx[18]~input_o ;
wire \Fy[17]~input_o ;
wire \Fx[17]~input_o ;
wire \Fy[16]~input_o ;
wire \Fx[16]~input_o ;
wire \Fy[15]~input_o ;
wire \Fx[15]~input_o ;
wire \Fy[14]~input_o ;
wire \Fx[14]~input_o ;
wire \Fy[13]~input_o ;
wire \Fx[13]~input_o ;
wire \Fy[12]~input_o ;
wire \Fx[12]~input_o ;
wire \Fy[11]~input_o ;
wire \Fx[11]~input_o ;
wire \Fy[10]~input_o ;
wire \Fx[10]~input_o ;
wire \Fy[9]~input_o ;
wire \Fx[9]~input_o ;
wire \Fy[8]~input_o ;
wire \Fx[8]~input_o ;
wire \Fy[7]~input_o ;
wire \Fx[7]~input_o ;
wire \Fy[6]~input_o ;
wire \Fx[6]~input_o ;
wire \Fy[5]~input_o ;
wire \Fx[5]~input_o ;
wire \Fy[4]~input_o ;
wire \Fx[4]~input_o ;
wire \Fy[3]~input_o ;
wire \Fx[3]~input_o ;
wire \Fy[2]~input_o ;
wire \Fx[2]~input_o ;
wire \Fy[1]~input_o ;
wire \Fx[1]~input_o ;
wire \gnd~input_o ;
wire \Fy[0]~input_o ;
wire \Fx[0]~input_o ;
wire \inst12|_~70 ;
wire \inst12|_~71 ;
wire \inst12|_~67 ;
wire \inst12|_~68 ;
wire \inst12|_~64 ;
wire \inst12|_~65 ;
wire \inst12|_~61 ;
wire \inst12|_~62 ;
wire \inst12|_~58 ;
wire \inst12|_~59 ;
wire \inst12|_~55 ;
wire \inst12|_~56 ;
wire \inst12|_~52 ;
wire \inst12|_~53 ;
wire \inst12|_~49 ;
wire \inst12|_~50 ;
wire \inst12|_~46 ;
wire \inst12|_~47 ;
wire \inst12|_~43 ;
wire \inst12|_~44 ;
wire \inst12|_~40 ;
wire \inst12|_~41 ;
wire \inst12|_~37 ;
wire \inst12|_~38 ;
wire \inst12|_~34 ;
wire \inst12|_~35 ;
wire \inst12|_~31 ;
wire \inst12|_~32 ;
wire \inst12|_~28 ;
wire \inst12|_~29 ;
wire \inst12|_~25 ;
wire \inst12|_~26 ;
wire \inst12|_~22 ;
wire \inst12|_~23 ;
wire \inst12|_~19 ;
wire \inst12|_~20 ;
wire \inst12|_~16 ;
wire \inst12|_~17 ;
wire \inst12|_~13 ;
wire \inst12|_~14 ;
wire \inst12|_~10 ;
wire \inst12|_~11 ;
wire \inst12|_~7 ;
wire \inst12|_~8 ;
wire \inst12|_~4 ;
wire \inst12|_~5 ;
wire \inst12|_~73 ;
wire \inst12|_~74 ;
wire \inst12|cout~sumout ;
wire \inst20|Selector4~0_combout ;
wire \inst20|Selector4~1_combout ;
wire \inst20|fstate.S7~q ;
wire \inst20|reg_fstate.S8~0_combout ;
wire \inst20|fstate.S8~q ;
wire \inst20|SHIFTR5~0_combout ;
wire \inst16|Add0~29_sumout ;
wire \inst5|Q~combout ;
wire \inst16|REz~8_combout ;
wire \inst16|REz[4]~1_combout ;
wire \inst16|Add0~30 ;
wire \inst16|Add0~25_sumout ;
wire \inst16|REz~7_combout ;
wire \inst16|Add0~26 ;
wire \inst16|Add0~21_sumout ;
wire \inst16|REz~6_combout ;
wire \inst16|Add0~22 ;
wire \inst16|Add0~17_sumout ;
wire \inst16|REz~5_combout ;
wire \inst16|Add0~18 ;
wire \inst16|Add0~13_sumout ;
wire \inst16|REz~4_combout ;
wire \inst16|Add0~14 ;
wire \inst16|Add0~9_sumout ;
wire \inst16|REz~3_combout ;
wire \inst16|Add0~10 ;
wire \inst16|Add0~5_sumout ;
wire \inst16|REz~2_combout ;
wire \inst16|Add0~6 ;
wire \inst16|Add0~1_sumout ;
wire \inst16|REz~0_combout ;
wire \~GND~combout ;
wire \inst6|d~24_combout ;
wire \inst6|d~23_combout ;
wire \inst6|d~22_combout ;
wire \inst6|d[7]~1_combout ;
wire \inst6|d~21_combout ;
wire \inst6|d~20_combout ;
wire \inst6|d~19_combout ;
wire \inst6|d~18_combout ;
wire \inst6|d~17_combout ;
wire \inst6|d~16_combout ;
wire \inst6|d~15_combout ;
wire \inst6|d~14_combout ;
wire \inst6|d~13_combout ;
wire \inst6|d~12_combout ;
wire \inst6|d~11_combout ;
wire \inst6|d~10_combout ;
wire \inst6|d~9_combout ;
wire \inst6|d~8_combout ;
wire \inst6|d~7_combout ;
wire \inst6|d~6_combout ;
wire \inst6|d~5_combout ;
wire \inst6|d~4_combout ;
wire \inst6|d~3_combout ;
wire \inst6|d~2_combout ;
wire \inst6|d~0_combout ;
wire [23:0] \inst6|d ;
wire [7:0] \inst17|Ediff ;
wire [7:0] \inst16|REz ;
wire [7:0] \inst1|suma ;
wire [23:0] \inst12|suma ;
wire [7:0] \inst|out ;
wire [23:0] \inst10|d ;
wire [7:0] \inst9|out ;
wire [23:0] \inst7|d ;


cyclonev_io_obuf \shiftR5~output (
	.i(\inst20|SHIFTR5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(shiftR5),
	.obar());
// synopsys translate_off
defparam \shiftR5~output .bus_hold = "false";
defparam \shiftR5~output .open_drain_output = "false";
defparam \shiftR5~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[7]~output (
	.i(\inst17|Ediff [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[7]),
	.obar());
// synopsys translate_off
defparam \Ediff[7]~output .bus_hold = "false";
defparam \Ediff[7]~output .open_drain_output = "false";
defparam \Ediff[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[6]~output (
	.i(\inst17|Ediff [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[6]),
	.obar());
// synopsys translate_off
defparam \Ediff[6]~output .bus_hold = "false";
defparam \Ediff[6]~output .open_drain_output = "false";
defparam \Ediff[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[5]~output (
	.i(\inst17|Ediff [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[5]),
	.obar());
// synopsys translate_off
defparam \Ediff[5]~output .bus_hold = "false";
defparam \Ediff[5]~output .open_drain_output = "false";
defparam \Ediff[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[4]~output (
	.i(\inst17|Ediff [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[4]),
	.obar());
// synopsys translate_off
defparam \Ediff[4]~output .bus_hold = "false";
defparam \Ediff[4]~output .open_drain_output = "false";
defparam \Ediff[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[3]~output (
	.i(\inst17|Ediff [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[3]),
	.obar());
// synopsys translate_off
defparam \Ediff[3]~output .bus_hold = "false";
defparam \Ediff[3]~output .open_drain_output = "false";
defparam \Ediff[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[2]~output (
	.i(\inst17|Ediff [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[2]),
	.obar());
// synopsys translate_off
defparam \Ediff[2]~output .bus_hold = "false";
defparam \Ediff[2]~output .open_drain_output = "false";
defparam \Ediff[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[1]~output (
	.i(\inst17|Ediff [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[1]),
	.obar());
// synopsys translate_off
defparam \Ediff[1]~output .bus_hold = "false";
defparam \Ediff[1]~output .open_drain_output = "false";
defparam \Ediff[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Ediff[0]~output (
	.i(\inst17|Ediff [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Ediff[0]),
	.obar());
// synopsys translate_off
defparam \Ediff[0]~output .bus_hold = "false";
defparam \Ediff[0]~output .open_drain_output = "false";
defparam \Ediff[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[7]~output (
	.i(\inst16|REz [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[7]),
	.obar());
// synopsys translate_off
defparam \REz[7]~output .bus_hold = "false";
defparam \REz[7]~output .open_drain_output = "false";
defparam \REz[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[6]~output (
	.i(\inst16|REz [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[6]),
	.obar());
// synopsys translate_off
defparam \REz[6]~output .bus_hold = "false";
defparam \REz[6]~output .open_drain_output = "false";
defparam \REz[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[5]~output (
	.i(\inst16|REz [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[5]),
	.obar());
// synopsys translate_off
defparam \REz[5]~output .bus_hold = "false";
defparam \REz[5]~output .open_drain_output = "false";
defparam \REz[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[4]~output (
	.i(\inst16|REz [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[4]),
	.obar());
// synopsys translate_off
defparam \REz[4]~output .bus_hold = "false";
defparam \REz[4]~output .open_drain_output = "false";
defparam \REz[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[3]~output (
	.i(\inst16|REz [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[3]),
	.obar());
// synopsys translate_off
defparam \REz[3]~output .bus_hold = "false";
defparam \REz[3]~output .open_drain_output = "false";
defparam \REz[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[2]~output (
	.i(\inst16|REz [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[2]),
	.obar());
// synopsys translate_off
defparam \REz[2]~output .bus_hold = "false";
defparam \REz[2]~output .open_drain_output = "false";
defparam \REz[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[1]~output (
	.i(\inst16|REz [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[1]),
	.obar());
// synopsys translate_off
defparam \REz[1]~output .bus_hold = "false";
defparam \REz[1]~output .open_drain_output = "false";
defparam \REz[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \REz[0]~output (
	.i(\inst16|REz [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(REz[0]),
	.obar());
// synopsys translate_off
defparam \REz[0]~output .bus_hold = "false";
defparam \REz[0]~output .open_drain_output = "false";
defparam \REz[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[22]~output (
	.i(\inst6|d [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[22]),
	.obar());
// synopsys translate_off
defparam \RFz[22]~output .bus_hold = "false";
defparam \RFz[22]~output .open_drain_output = "false";
defparam \RFz[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[21]~output (
	.i(\inst6|d [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[21]),
	.obar());
// synopsys translate_off
defparam \RFz[21]~output .bus_hold = "false";
defparam \RFz[21]~output .open_drain_output = "false";
defparam \RFz[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[20]~output (
	.i(\inst6|d [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[20]),
	.obar());
// synopsys translate_off
defparam \RFz[20]~output .bus_hold = "false";
defparam \RFz[20]~output .open_drain_output = "false";
defparam \RFz[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[19]~output (
	.i(\inst6|d [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[19]),
	.obar());
// synopsys translate_off
defparam \RFz[19]~output .bus_hold = "false";
defparam \RFz[19]~output .open_drain_output = "false";
defparam \RFz[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[18]~output (
	.i(\inst6|d [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[18]),
	.obar());
// synopsys translate_off
defparam \RFz[18]~output .bus_hold = "false";
defparam \RFz[18]~output .open_drain_output = "false";
defparam \RFz[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[17]~output (
	.i(\inst6|d [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[17]),
	.obar());
// synopsys translate_off
defparam \RFz[17]~output .bus_hold = "false";
defparam \RFz[17]~output .open_drain_output = "false";
defparam \RFz[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[16]~output (
	.i(\inst6|d [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[16]),
	.obar());
// synopsys translate_off
defparam \RFz[16]~output .bus_hold = "false";
defparam \RFz[16]~output .open_drain_output = "false";
defparam \RFz[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[15]~output (
	.i(\inst6|d [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[15]),
	.obar());
// synopsys translate_off
defparam \RFz[15]~output .bus_hold = "false";
defparam \RFz[15]~output .open_drain_output = "false";
defparam \RFz[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[14]~output (
	.i(\inst6|d [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[14]),
	.obar());
// synopsys translate_off
defparam \RFz[14]~output .bus_hold = "false";
defparam \RFz[14]~output .open_drain_output = "false";
defparam \RFz[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[13]~output (
	.i(\inst6|d [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[13]),
	.obar());
// synopsys translate_off
defparam \RFz[13]~output .bus_hold = "false";
defparam \RFz[13]~output .open_drain_output = "false";
defparam \RFz[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[12]~output (
	.i(\inst6|d [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[12]),
	.obar());
// synopsys translate_off
defparam \RFz[12]~output .bus_hold = "false";
defparam \RFz[12]~output .open_drain_output = "false";
defparam \RFz[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[11]~output (
	.i(\inst6|d [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[11]),
	.obar());
// synopsys translate_off
defparam \RFz[11]~output .bus_hold = "false";
defparam \RFz[11]~output .open_drain_output = "false";
defparam \RFz[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[10]~output (
	.i(\inst6|d [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[10]),
	.obar());
// synopsys translate_off
defparam \RFz[10]~output .bus_hold = "false";
defparam \RFz[10]~output .open_drain_output = "false";
defparam \RFz[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[9]~output (
	.i(\inst6|d [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[9]),
	.obar());
// synopsys translate_off
defparam \RFz[9]~output .bus_hold = "false";
defparam \RFz[9]~output .open_drain_output = "false";
defparam \RFz[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[8]~output (
	.i(\inst6|d [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[8]),
	.obar());
// synopsys translate_off
defparam \RFz[8]~output .bus_hold = "false";
defparam \RFz[8]~output .open_drain_output = "false";
defparam \RFz[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[7]~output (
	.i(\inst6|d [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[7]),
	.obar());
// synopsys translate_off
defparam \RFz[7]~output .bus_hold = "false";
defparam \RFz[7]~output .open_drain_output = "false";
defparam \RFz[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[6]~output (
	.i(\inst6|d [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[6]),
	.obar());
// synopsys translate_off
defparam \RFz[6]~output .bus_hold = "false";
defparam \RFz[6]~output .open_drain_output = "false";
defparam \RFz[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[5]~output (
	.i(\inst6|d [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[5]),
	.obar());
// synopsys translate_off
defparam \RFz[5]~output .bus_hold = "false";
defparam \RFz[5]~output .open_drain_output = "false";
defparam \RFz[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[4]~output (
	.i(\inst6|d [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[4]),
	.obar());
// synopsys translate_off
defparam \RFz[4]~output .bus_hold = "false";
defparam \RFz[4]~output .open_drain_output = "false";
defparam \RFz[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[3]~output (
	.i(\inst6|d [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[3]),
	.obar());
// synopsys translate_off
defparam \RFz[3]~output .bus_hold = "false";
defparam \RFz[3]~output .open_drain_output = "false";
defparam \RFz[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[2]~output (
	.i(\inst6|d [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[2]),
	.obar());
// synopsys translate_off
defparam \RFz[2]~output .bus_hold = "false";
defparam \RFz[2]~output .open_drain_output = "false";
defparam \RFz[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[1]~output (
	.i(\inst6|d [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[1]),
	.obar());
// synopsys translate_off
defparam \RFz[1]~output .bus_hold = "false";
defparam \RFz[1]~output .open_drain_output = "false";
defparam \RFz[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RFz[0]~output (
	.i(\inst6|d [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RFz[0]),
	.obar());
// synopsys translate_off
defparam \RFz[0]~output .bus_hold = "false";
defparam \RFz[0]~output .open_drain_output = "false";
defparam \RFz[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst20|fstate.S0~0 (
// Equation(s):
// \inst20|fstate.S0~0_combout  = !\reset~input_o 

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|fstate.S0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|fstate.S0~0 .extended_lut = "off";
defparam \inst20|fstate.S0~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst20|fstate.S0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S0 (
	.clk(!\clk~input_o ),
	.d(\inst20|fstate.S0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S0 .is_wysiwyg = "true";
defparam \inst20|fstate.S0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst20|reg_fstate.S1~0 (
// Equation(s):
// \inst20|reg_fstate.S1~0_combout  = (\inst20|fstate.S0~q ) # (\reset~input_o )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S0~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|reg_fstate.S1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|reg_fstate.S1~0 .extended_lut = "off";
defparam \inst20|reg_fstate.S1~0 .lut_mask = 64'h7777777777777777;
defparam \inst20|reg_fstate.S1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|fstate.S1~0 (
// Equation(s):
// \inst20|fstate.S1~0_combout  = !\inst20|reg_fstate.S1~0_combout 

	.dataa(!\inst20|reg_fstate.S1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|fstate.S1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|fstate.S1~0 .extended_lut = "off";
defparam \inst20|fstate.S1~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \inst20|fstate.S1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S1 (
	.clk(!\clk~input_o ),
	.d(\inst20|fstate.S1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S1 .is_wysiwyg = "true";
defparam \inst20|fstate.S1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~29 (
// Equation(s):
// \inst17|Add0~29_sumout  = SUM(( \inst17|Ediff [0] ) + ( VCC ) + ( !VCC ))
// \inst17|Add0~30  = CARRY(( \inst17|Ediff [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~29_sumout ),
	.cout(\inst17|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~29 .extended_lut = "off";
defparam \inst17|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|ON22~0 (
// Equation(s):
// \inst20|ON22~0_combout  = (!\reset~input_o  & \inst20|fstate.S1~q )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S1~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|ON22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|ON22~0 .extended_lut = "off";
defparam \inst20|ON22~0 .lut_mask = 64'h2222222222222222;
defparam \inst20|ON22~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|ON21~0 (
// Equation(s):
// \inst20|ON21~0_combout  = (!\reset~input_o  & \inst20|fstate.S2~q )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|ON21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|ON21~0 .extended_lut = "off";
defparam \inst20|ON21~0 .lut_mask = 64'h2222222222222222;
defparam \inst20|ON21~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Ex[7]~input (
	.i(Ex[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[7]~input_o ));
// synopsys translate_off
defparam \Ex[7]~input .bus_hold = "false";
defparam \Ex[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[7] (
	.clk(\clk~input_o ),
	.d(\Ex[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[7] .is_wysiwyg = "true";
defparam \inst|out[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ey[7]~input (
	.i(Ey[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[7]~input_o ));
// synopsys translate_off
defparam \Ey[7]~input .bus_hold = "false";
defparam \Ey[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[7] (
	.clk(\clk~input_o ),
	.d(\Ey[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[7] .is_wysiwyg = "true";
defparam \inst9|out[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ex[6]~input (
	.i(Ex[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[6]~input_o ));
// synopsys translate_off
defparam \Ex[6]~input .bus_hold = "false";
defparam \Ex[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[6] (
	.clk(\clk~input_o ),
	.d(\Ex[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[6] .is_wysiwyg = "true";
defparam \inst|out[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ey[6]~input (
	.i(Ey[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[6]~input_o ));
// synopsys translate_off
defparam \Ey[6]~input .bus_hold = "false";
defparam \Ey[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[6] (
	.clk(\clk~input_o ),
	.d(\Ey[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[6] .is_wysiwyg = "true";
defparam \inst9|out[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ex[5]~input (
	.i(Ex[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[5]~input_o ));
// synopsys translate_off
defparam \Ex[5]~input .bus_hold = "false";
defparam \Ex[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[5] (
	.clk(\clk~input_o ),
	.d(\Ex[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[5] .is_wysiwyg = "true";
defparam \inst|out[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ey[5]~input (
	.i(Ey[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[5]~input_o ));
// synopsys translate_off
defparam \Ey[5]~input .bus_hold = "false";
defparam \Ey[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[5] (
	.clk(\clk~input_o ),
	.d(\Ey[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[5] .is_wysiwyg = "true";
defparam \inst9|out[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ex[4]~input (
	.i(Ex[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[4]~input_o ));
// synopsys translate_off
defparam \Ex[4]~input .bus_hold = "false";
defparam \Ex[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[4] (
	.clk(\clk~input_o ),
	.d(\Ex[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[4] .is_wysiwyg = "true";
defparam \inst|out[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ey[4]~input (
	.i(Ey[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[4]~input_o ));
// synopsys translate_off
defparam \Ey[4]~input .bus_hold = "false";
defparam \Ey[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[4] (
	.clk(\clk~input_o ),
	.d(\Ey[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[4] .is_wysiwyg = "true";
defparam \inst9|out[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ex[3]~input (
	.i(Ex[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[3]~input_o ));
// synopsys translate_off
defparam \Ex[3]~input .bus_hold = "false";
defparam \Ex[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[3] (
	.clk(\clk~input_o ),
	.d(\Ex[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[3] .is_wysiwyg = "true";
defparam \inst|out[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ey[3]~input (
	.i(Ey[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[3]~input_o ));
// synopsys translate_off
defparam \Ey[3]~input .bus_hold = "false";
defparam \Ey[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[3] (
	.clk(\clk~input_o ),
	.d(\Ey[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[3] .is_wysiwyg = "true";
defparam \inst9|out[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ex[2]~input (
	.i(Ex[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[2]~input_o ));
// synopsys translate_off
defparam \Ex[2]~input .bus_hold = "false";
defparam \Ex[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[2] (
	.clk(\clk~input_o ),
	.d(\Ex[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[2] .is_wysiwyg = "true";
defparam \inst|out[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ey[2]~input (
	.i(Ey[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[2]~input_o ));
// synopsys translate_off
defparam \Ey[2]~input .bus_hold = "false";
defparam \Ey[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[2] (
	.clk(\clk~input_o ),
	.d(\Ey[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[2] .is_wysiwyg = "true";
defparam \inst9|out[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ex[1]~input (
	.i(Ex[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[1]~input_o ));
// synopsys translate_off
defparam \Ex[1]~input .bus_hold = "false";
defparam \Ex[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[1] (
	.clk(\clk~input_o ),
	.d(\Ex[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[1] .is_wysiwyg = "true";
defparam \inst|out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst15|xor1[1] (
// Equation(s):
// \inst15|xor1[1]~combout  = !\inst|out [1] $ (((!\inst20|fstate.S2~q ) # (\reset~input_o )))

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S2~q ),
	.datac(!\inst|out [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|xor1[1]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|xor1[1] .extended_lut = "off";
defparam \inst15|xor1[1] .lut_mask = 64'h2D2D2D2D2D2D2D2D;
defparam \inst15|xor1[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Ey[1]~input (
	.i(Ey[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[1]~input_o ));
// synopsys translate_off
defparam \Ey[1]~input .bus_hold = "false";
defparam \Ey[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[1] (
	.clk(\clk~input_o ),
	.d(\Ey[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[1] .is_wysiwyg = "true";
defparam \inst9|out[1] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ey[0]~input (
	.i(Ey[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ey[0]~input_o ));
// synopsys translate_off
defparam \Ey[0]~input .bus_hold = "false";
defparam \Ey[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst9|out[0] (
	.clk(\clk~input_o ),
	.d(\Ey[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst9|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst9|out[0] .is_wysiwyg = "true";
defparam \inst9|out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst20|LOAD6~0 (
// Equation(s):
// \inst20|LOAD6~0_combout  = ((!\inst20|fstate.S1~q  & !\inst20|fstate.S2~q )) # (\reset~input_o )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S1~q ),
	.datac(!\inst20|fstate.S2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|LOAD6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|LOAD6~0 .extended_lut = "off";
defparam \inst20|LOAD6~0 .lut_mask = 64'hD5D5D5D5D5D5D5D5;
defparam \inst20|LOAD6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[0] (
// Equation(s):
// \inst1|suma [0] = SUM(( !\inst15|xor1[0]~combout  $ (!\inst20|ON22~0_combout  $ (!\inst9|out [0] $ (\inst20|LOAD6~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \inst1|_~22  = CARRY(( !\inst15|xor1[0]~combout  $ (!\inst20|ON22~0_combout  $ (!\inst9|out [0] $ (\inst20|LOAD6~0_combout ))) ) + ( !VCC ) + ( !VCC ))
// \inst1|_~23  = SHARE((!\inst15|xor1[0]~combout  & (!\inst20|LOAD6~0_combout  & (!\inst20|ON22~0_combout  $ (!\inst9|out [0])))) # (\inst15|xor1[0]~combout  & ((!\inst20|LOAD6~0_combout ) # (!\inst20|ON22~0_combout  $ (!\inst9|out [0])))))

	.dataa(!\inst15|xor1[0]~combout ),
	.datab(!\inst20|ON22~0_combout ),
	.datac(!\inst9|out [0]),
	.datad(!\inst20|LOAD6~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst1|suma [0]),
	.cout(\inst1|_~22 ),
	.shareout(\inst1|_~23 ));
// synopsys translate_off
defparam \inst1|suma[0] .extended_lut = "off";
defparam \inst1|suma[0] .lut_mask = 64'h00007D1400009669;
defparam \inst1|suma[0] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[1] (
// Equation(s):
// \inst1|suma [1] = SUM(( !\inst20|ON22~0_combout  $ (!\inst15|xor1[1]~combout  $ (\inst9|out [1])) ) + ( \inst1|_~23  ) + ( \inst1|_~22  ))
// \inst1|_~19  = CARRY(( !\inst20|ON22~0_combout  $ (!\inst15|xor1[1]~combout  $ (\inst9|out [1])) ) + ( \inst1|_~23  ) + ( \inst1|_~22  ))
// \inst1|_~20  = SHARE((\inst15|xor1[1]~combout  & (!\inst20|ON22~0_combout  $ (!\inst9|out [1]))))

	.dataa(gnd),
	.datab(!\inst20|ON22~0_combout ),
	.datac(!\inst15|xor1[1]~combout ),
	.datad(!\inst9|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~22 ),
	.sharein(\inst1|_~23 ),
	.combout(),
	.sumout(\inst1|suma [1]),
	.cout(\inst1|_~19 ),
	.shareout(\inst1|_~20 ));
// synopsys translate_off
defparam \inst1|suma[1] .extended_lut = "off";
defparam \inst1|suma[1] .lut_mask = 64'h0000030C00003CC3;
defparam \inst1|suma[1] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[2] (
// Equation(s):
// \inst1|suma [2] = SUM(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [2] $ (!\inst9|out [2]))) ) + ( \inst1|_~20  ) + ( \inst1|_~19  ))
// \inst1|_~16  = CARRY(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [2] $ (!\inst9|out [2]))) ) + ( \inst1|_~20  ) + ( \inst1|_~19  ))
// \inst1|_~17  = SHARE((!\inst20|ON22~0_combout  & (\inst9|out [2] & (!\inst20|ON21~0_combout  $ (!\inst|out [2])))) # (\inst20|ON22~0_combout  & (!\inst9|out [2] & (!\inst20|ON21~0_combout  $ (!\inst|out [2])))))

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst20|ON21~0_combout ),
	.datac(!\inst|out [2]),
	.datad(!\inst9|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~19 ),
	.sharein(\inst1|_~20 ),
	.combout(),
	.sumout(\inst1|suma [2]),
	.cout(\inst1|_~16 ),
	.shareout(\inst1|_~17 ));
// synopsys translate_off
defparam \inst1|suma[2] .extended_lut = "off";
defparam \inst1|suma[2] .lut_mask = 64'h0000142800006996;
defparam \inst1|suma[2] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[3] (
// Equation(s):
// \inst1|suma [3] = SUM(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [3] $ (!\inst9|out [3]))) ) + ( \inst1|_~17  ) + ( \inst1|_~16  ))
// \inst1|_~13  = CARRY(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [3] $ (!\inst9|out [3]))) ) + ( \inst1|_~17  ) + ( \inst1|_~16  ))
// \inst1|_~14  = SHARE((!\inst20|ON22~0_combout  & (\inst9|out [3] & (!\inst20|ON21~0_combout  $ (!\inst|out [3])))) # (\inst20|ON22~0_combout  & (!\inst9|out [3] & (!\inst20|ON21~0_combout  $ (!\inst|out [3])))))

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst20|ON21~0_combout ),
	.datac(!\inst|out [3]),
	.datad(!\inst9|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~16 ),
	.sharein(\inst1|_~17 ),
	.combout(),
	.sumout(\inst1|suma [3]),
	.cout(\inst1|_~13 ),
	.shareout(\inst1|_~14 ));
// synopsys translate_off
defparam \inst1|suma[3] .extended_lut = "off";
defparam \inst1|suma[3] .lut_mask = 64'h0000142800006996;
defparam \inst1|suma[3] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[4] (
// Equation(s):
// \inst1|suma [4] = SUM(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [4] $ (!\inst9|out [4]))) ) + ( \inst1|_~14  ) + ( \inst1|_~13  ))
// \inst1|_~10  = CARRY(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [4] $ (!\inst9|out [4]))) ) + ( \inst1|_~14  ) + ( \inst1|_~13  ))
// \inst1|_~11  = SHARE((!\inst20|ON22~0_combout  & (\inst9|out [4] & (!\inst20|ON21~0_combout  $ (!\inst|out [4])))) # (\inst20|ON22~0_combout  & (!\inst9|out [4] & (!\inst20|ON21~0_combout  $ (!\inst|out [4])))))

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst20|ON21~0_combout ),
	.datac(!\inst|out [4]),
	.datad(!\inst9|out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~13 ),
	.sharein(\inst1|_~14 ),
	.combout(),
	.sumout(\inst1|suma [4]),
	.cout(\inst1|_~10 ),
	.shareout(\inst1|_~11 ));
// synopsys translate_off
defparam \inst1|suma[4] .extended_lut = "off";
defparam \inst1|suma[4] .lut_mask = 64'h0000142800006996;
defparam \inst1|suma[4] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[5] (
// Equation(s):
// \inst1|suma [5] = SUM(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [5] $ (!\inst9|out [5]))) ) + ( \inst1|_~11  ) + ( \inst1|_~10  ))
// \inst1|_~7  = CARRY(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [5] $ (!\inst9|out [5]))) ) + ( \inst1|_~11  ) + ( \inst1|_~10  ))
// \inst1|_~8  = SHARE((!\inst20|ON22~0_combout  & (\inst9|out [5] & (!\inst20|ON21~0_combout  $ (!\inst|out [5])))) # (\inst20|ON22~0_combout  & (!\inst9|out [5] & (!\inst20|ON21~0_combout  $ (!\inst|out [5])))))

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst20|ON21~0_combout ),
	.datac(!\inst|out [5]),
	.datad(!\inst9|out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~10 ),
	.sharein(\inst1|_~11 ),
	.combout(),
	.sumout(\inst1|suma [5]),
	.cout(\inst1|_~7 ),
	.shareout(\inst1|_~8 ));
// synopsys translate_off
defparam \inst1|suma[5] .extended_lut = "off";
defparam \inst1|suma[5] .lut_mask = 64'h0000142800006996;
defparam \inst1|suma[5] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[6] (
// Equation(s):
// \inst1|suma [6] = SUM(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [6] $ (!\inst9|out [6]))) ) + ( \inst1|_~8  ) + ( \inst1|_~7  ))
// \inst1|_~4  = CARRY(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [6] $ (!\inst9|out [6]))) ) + ( \inst1|_~8  ) + ( \inst1|_~7  ))
// \inst1|_~5  = SHARE((!\inst20|ON22~0_combout  & (\inst9|out [6] & (!\inst20|ON21~0_combout  $ (!\inst|out [6])))) # (\inst20|ON22~0_combout  & (!\inst9|out [6] & (!\inst20|ON21~0_combout  $ (!\inst|out [6])))))

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst20|ON21~0_combout ),
	.datac(!\inst|out [6]),
	.datad(!\inst9|out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~7 ),
	.sharein(\inst1|_~8 ),
	.combout(),
	.sumout(\inst1|suma [6]),
	.cout(\inst1|_~4 ),
	.shareout(\inst1|_~5 ));
// synopsys translate_off
defparam \inst1|suma[6] .extended_lut = "off";
defparam \inst1|suma[6] .lut_mask = 64'h0000142800006996;
defparam \inst1|suma[6] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|suma[7] (
// Equation(s):
// \inst1|suma [7] = SUM(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [7] $ (!\inst9|out [7]))) ) + ( \inst1|_~5  ) + ( \inst1|_~4  ))
// \inst1|_~1  = CARRY(( !\inst20|ON22~0_combout  $ (!\inst20|ON21~0_combout  $ (!\inst|out [7] $ (!\inst9|out [7]))) ) + ( \inst1|_~5  ) + ( \inst1|_~4  ))
// \inst1|_~2  = SHARE((!\inst20|ON22~0_combout  & (\inst9|out [7] & (!\inst20|ON21~0_combout  $ (!\inst|out [7])))) # (\inst20|ON22~0_combout  & (!\inst9|out [7] & (!\inst20|ON21~0_combout  $ (!\inst|out [7])))))

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst20|ON21~0_combout ),
	.datac(!\inst|out [7]),
	.datad(!\inst9|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~4 ),
	.sharein(\inst1|_~5 ),
	.combout(),
	.sumout(\inst1|suma [7]),
	.cout(\inst1|_~1 ),
	.shareout(\inst1|_~2 ));
// synopsys translate_off
defparam \inst1|suma[7] .extended_lut = "off";
defparam \inst1|suma[7] .lut_mask = 64'h0000142800006996;
defparam \inst1|suma[7] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst1|sign (
// Equation(s):
// \inst1|sign~sumout  = SUM(( (!\reset~input_o  & (!\inst20|fstate.S1~q  $ (!\inst20|fstate.S2~q ))) ) + ( \inst1|_~2  ) + ( \inst1|_~1  ))

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\inst20|fstate.S1~q ),
	.datad(!\inst20|fstate.S2~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst1|_~1 ),
	.sharein(\inst1|_~2 ),
	.combout(),
	.sumout(\inst1|sign~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|sign .extended_lut = "off";
defparam \inst1|sign .lut_mask = 64'h0000000000000AA0;
defparam \inst1|sign .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst20|reg_fstate.S2~0 (
// Equation(s):
// \inst20|reg_fstate.S2~0_combout  = (\inst20|ON22~0_combout  & \inst1|sign~sumout )

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst1|sign~sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|reg_fstate.S2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|reg_fstate.S2~0 .extended_lut = "off";
defparam \inst20|reg_fstate.S2~0 .lut_mask = 64'h1111111111111111;
defparam \inst20|reg_fstate.S2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S2 (
	.clk(!\clk~input_o ),
	.d(\inst20|reg_fstate.S2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S2 .is_wysiwyg = "true";
defparam \inst20|fstate.S2 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Ex[0]~input (
	.i(Ex[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Ex[0]~input_o ));
// synopsys translate_off
defparam \Ex[0]~input .bus_hold = "false";
defparam \Ex[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst|out[0] (
	.clk(\clk~input_o ),
	.d(\Ex[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\inst20|reg_fstate.S1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst|out[0] .is_wysiwyg = "true";
defparam \inst|out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst15|xor1[0] (
// Equation(s):
// \inst15|xor1[0]~combout  = !\inst|out [0] $ (((!\inst20|fstate.S2~q ) # (\reset~input_o )))

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S2~q ),
	.datac(!\inst|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst15|xor1[0]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst15|xor1[0] .extended_lut = "off";
defparam \inst15|xor1[0] .lut_mask = 64'h2D2D2D2D2D2D2D2D;
defparam \inst15|xor1[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Equal0~1 (
// Equation(s):
// \inst17|Equal0~1_combout  = ( !\inst17|Ediff [0] & ( (!\inst17|Ediff [4] & (!\inst17|Ediff [3] & (!\inst17|Ediff [2] & !\inst17|Ediff [1]))) ) )

	.dataa(!\inst17|Ediff [4]),
	.datab(!\inst17|Ediff [3]),
	.datac(!\inst17|Ediff [2]),
	.datad(!\inst17|Ediff [1]),
	.datae(!\inst17|Ediff [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Equal0~1 .extended_lut = "off";
defparam \inst17|Equal0~1 .lut_mask = 64'h8000000080000000;
defparam \inst17|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|Selector3~0 (
// Equation(s):
// \inst20|Selector3~0_combout  = ( \inst17|Ediff [3] & ( (!\inst17|Ediff [7] & (!\inst17|Ediff [6] & (!\inst17|Ediff [5] & !\inst17|Ediff [4]))) ) ) # ( !\inst17|Ediff [3] & ( (!\inst17|Ediff [7] & (!\inst17|Ediff [6] & !\inst17|Ediff [5])) ) )

	.dataa(!\inst17|Ediff [7]),
	.datab(!\inst17|Ediff [6]),
	.datac(!\inst17|Ediff [5]),
	.datad(!\inst17|Ediff [4]),
	.datae(!\inst17|Ediff [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|Selector3~0 .extended_lut = "off";
defparam \inst20|Selector3~0 .lut_mask = 64'h8080800080808000;
defparam \inst20|Selector3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|reg_fstate.S4~0 (
// Equation(s):
// \inst20|reg_fstate.S4~0_combout  = ( \inst17|Equal0~1_combout  & ( \inst20|Selector3~0_combout  & ( (!\reset~input_o  & (!\inst17|Equal0~0_combout  & ((\inst20|fstate.S4~q ) # (\inst20|fstate.S2~q )))) ) ) ) # ( !\inst17|Equal0~1_combout  & ( 
// \inst20|Selector3~0_combout  & ( (!\reset~input_o  & ((\inst20|fstate.S4~q ) # (\inst20|fstate.S2~q ))) ) ) ) # ( \inst17|Equal0~1_combout  & ( !\inst20|Selector3~0_combout  & ( (!\reset~input_o  & (\inst20|fstate.S4~q  & !\inst17|Equal0~0_combout )) ) ) 
// ) # ( !\inst17|Equal0~1_combout  & ( !\inst20|Selector3~0_combout  & ( (!\reset~input_o  & \inst20|fstate.S4~q ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S2~q ),
	.datac(!\inst20|fstate.S4~q ),
	.datad(!\inst17|Equal0~0_combout ),
	.datae(!\inst17|Equal0~1_combout ),
	.dataf(!\inst20|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|reg_fstate.S4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|reg_fstate.S4~0 .extended_lut = "off";
defparam \inst20|reg_fstate.S4~0 .lut_mask = 64'h0A0A0A002A2A2A00;
defparam \inst20|reg_fstate.S4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S4 (
	.clk(!\clk~input_o ),
	.d(\inst20|reg_fstate.S4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S4 .is_wysiwyg = "true";
defparam \inst20|fstate.S4 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst20|COUNTD6~0 (
// Equation(s):
// \inst20|COUNTD6~0_combout  = ((!\inst20|fstate.S4~q  & !\inst20|fstate.S6~q )) # (\reset~input_o )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S4~q ),
	.datac(!\inst20|fstate.S6~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|COUNTD6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|COUNTD6~0 .extended_lut = "off";
defparam \inst20|COUNTD6~0 .lut_mask = 64'hD5D5D5D5D5D5D5D5;
defparam \inst20|COUNTD6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Ediff[6]~0 (
// Equation(s):
// \inst17|Ediff[6]~0_combout  = ( \inst20|fstate.S6~q  & ( !\reset~input_o  ) ) # ( !\inst20|fstate.S6~q  & ( (!\reset~input_o  & (((\inst20|fstate.S4~q ) # (\inst20|fstate.S2~q )) # (\inst20|fstate.S1~q ))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S1~q ),
	.datac(!\inst20|fstate.S2~q ),
	.datad(!\inst20|fstate.S4~q ),
	.datae(!\inst20|fstate.S6~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Ediff[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Ediff[6]~0 .extended_lut = "off";
defparam \inst17|Ediff[6]~0 .lut_mask = 64'h2AAAAAAA2AAAAAAA;
defparam \inst17|Ediff[6]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[0] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~29_sumout ),
	.asdata(\inst1|suma [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[0] .is_wysiwyg = "true";
defparam \inst17|Ediff[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~25 (
// Equation(s):
// \inst17|Add0~25_sumout  = SUM(( \inst17|Ediff [1] ) + ( VCC ) + ( \inst17|Add0~30  ))
// \inst17|Add0~26  = CARRY(( \inst17|Ediff [1] ) + ( VCC ) + ( \inst17|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst17|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~25_sumout ),
	.cout(\inst17|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~25 .extended_lut = "off";
defparam \inst17|Add0~25 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[1] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~25_sumout ),
	.asdata(\inst1|suma [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[1] .is_wysiwyg = "true";
defparam \inst17|Ediff[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~21 (
// Equation(s):
// \inst17|Add0~21_sumout  = SUM(( \inst17|Ediff [2] ) + ( VCC ) + ( \inst17|Add0~26  ))
// \inst17|Add0~22  = CARRY(( \inst17|Ediff [2] ) + ( VCC ) + ( \inst17|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst17|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~21_sumout ),
	.cout(\inst17|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~21 .extended_lut = "off";
defparam \inst17|Add0~21 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[2] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~21_sumout ),
	.asdata(\inst1|suma [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[2] .is_wysiwyg = "true";
defparam \inst17|Ediff[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~17 (
// Equation(s):
// \inst17|Add0~17_sumout  = SUM(( \inst17|Ediff [3] ) + ( VCC ) + ( \inst17|Add0~22  ))
// \inst17|Add0~18  = CARRY(( \inst17|Ediff [3] ) + ( VCC ) + ( \inst17|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst17|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~17_sumout ),
	.cout(\inst17|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~17 .extended_lut = "off";
defparam \inst17|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[3] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~17_sumout ),
	.asdata(\inst1|suma [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[3] .is_wysiwyg = "true";
defparam \inst17|Ediff[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~13 (
// Equation(s):
// \inst17|Add0~13_sumout  = SUM(( \inst17|Ediff [4] ) + ( VCC ) + ( \inst17|Add0~18  ))
// \inst17|Add0~14  = CARRY(( \inst17|Ediff [4] ) + ( VCC ) + ( \inst17|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst17|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~13_sumout ),
	.cout(\inst17|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~13 .extended_lut = "off";
defparam \inst17|Add0~13 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[4] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~13_sumout ),
	.asdata(\inst1|suma [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[4] .is_wysiwyg = "true";
defparam \inst17|Ediff[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~9 (
// Equation(s):
// \inst17|Add0~9_sumout  = SUM(( \inst17|Ediff [5] ) + ( VCC ) + ( \inst17|Add0~14  ))
// \inst17|Add0~10  = CARRY(( \inst17|Ediff [5] ) + ( VCC ) + ( \inst17|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst17|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~9_sumout ),
	.cout(\inst17|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~9 .extended_lut = "off";
defparam \inst17|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[5] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~9_sumout ),
	.asdata(\inst1|suma [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[5] .is_wysiwyg = "true";
defparam \inst17|Ediff[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~5 (
// Equation(s):
// \inst17|Add0~5_sumout  = SUM(( \inst17|Ediff [6] ) + ( VCC ) + ( \inst17|Add0~10  ))
// \inst17|Add0~6  = CARRY(( \inst17|Ediff [6] ) + ( VCC ) + ( \inst17|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst17|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~5_sumout ),
	.cout(\inst17|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~5 .extended_lut = "off";
defparam \inst17|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[6] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~5_sumout ),
	.asdata(\inst1|suma [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[6] .is_wysiwyg = "true";
defparam \inst17|Ediff[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Add0~1 (
// Equation(s):
// \inst17|Add0~1_sumout  = SUM(( \inst17|Ediff [7] ) + ( VCC ) + ( \inst17|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst17|Ediff [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst17|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst17|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Add0~1 .extended_lut = "off";
defparam \inst17|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \inst17|Add0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst17|Ediff[7] (
	.clk(\clk~input_o ),
	.d(\inst17|Add0~1_sumout ),
	.asdata(\inst1|suma [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst20|COUNTD6~0_combout ),
	.ena(\inst17|Ediff[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst17|Ediff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst17|Ediff[7] .is_wysiwyg = "true";
defparam \inst17|Ediff[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst17|Equal0~0 (
// Equation(s):
// \inst17|Equal0~0_combout  = (!\inst17|Ediff [7] & (!\inst17|Ediff [6] & !\inst17|Ediff [5]))

	.dataa(!\inst17|Ediff [7]),
	.datab(!\inst17|Ediff [6]),
	.datac(!\inst17|Ediff [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst17|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst17|Equal0~0 .extended_lut = "off";
defparam \inst17|Equal0~0 .lut_mask = 64'h8080808080808080;
defparam \inst17|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|Selector3~1 (
// Equation(s):
// \inst20|Selector3~1_combout  = ( \inst1|sign~sumout  & ( \inst20|Selector3~0_combout  & ( (\inst20|fstate.S6~q  & ((!\inst17|Equal0~0_combout ) # (!\inst17|Equal0~1_combout ))) ) ) ) # ( !\inst1|sign~sumout  & ( \inst20|Selector3~0_combout  & ( 
// (!\inst20|fstate.S1~q  & (\inst20|fstate.S6~q  & ((!\inst17|Equal0~0_combout ) # (!\inst17|Equal0~1_combout )))) # (\inst20|fstate.S1~q  & (((!\inst17|Equal0~0_combout ) # (!\inst17|Equal0~1_combout )))) ) ) ) # ( \inst1|sign~sumout  & ( 
// !\inst20|Selector3~0_combout  & ( (\inst20|fstate.S6~q  & ((!\inst17|Equal0~0_combout ) # (!\inst17|Equal0~1_combout ))) ) ) ) # ( !\inst1|sign~sumout  & ( !\inst20|Selector3~0_combout  & ( (\inst20|fstate.S6~q  & ((!\inst17|Equal0~0_combout ) # 
// (!\inst17|Equal0~1_combout ))) ) ) )

	.dataa(!\inst20|fstate.S1~q ),
	.datab(!\inst20|fstate.S6~q ),
	.datac(!\inst17|Equal0~0_combout ),
	.datad(!\inst17|Equal0~1_combout ),
	.datae(!\inst1|sign~sumout ),
	.dataf(!\inst20|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|Selector3~1 .extended_lut = "off";
defparam \inst20|Selector3~1 .lut_mask = 64'h3330333077703330;
defparam \inst20|Selector3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S6 (
	.clk(!\clk~input_o ),
	.d(\inst20|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S6 .is_wysiwyg = "true";
defparam \inst20|fstate.S6 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst20|reg_fstate.S5~0 (
// Equation(s):
// \inst20|reg_fstate.S5~0_combout  = (\inst20|ON22~0_combout  & (!\inst1|sign~sumout  & !\inst20|Selector3~0_combout ))

	.dataa(!\inst20|ON22~0_combout ),
	.datab(!\inst1|sign~sumout ),
	.datac(!\inst20|Selector3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|reg_fstate.S5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|reg_fstate.S5~0 .extended_lut = "off";
defparam \inst20|reg_fstate.S5~0 .lut_mask = 64'h4040404040404040;
defparam \inst20|reg_fstate.S5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S5 (
	.clk(!\clk~input_o ),
	.d(\inst20|reg_fstate.S5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S5 .is_wysiwyg = "true";
defparam \inst20|fstate.S5 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst10|d~1 (
// Equation(s):
// \inst10|d~1_combout  = ( \inst20|fstate.S0~q  & ( (\inst10|d [23] & (((!\inst20|fstate.S6~q  & !\inst20|fstate.S5~q )) # (\reset~input_o ))) ) ) # ( !\inst20|fstate.S0~q  & ( (!\reset~input_o  & ((!\inst20|fstate.S5~q ))) # (\reset~input_o  & (\inst10|d 
// [23])) ) )

	.dataa(!\reset~input_o ),
	.datab(!\inst10|d [23]),
	.datac(!\inst20|fstate.S6~q ),
	.datad(!\inst20|fstate.S5~q ),
	.datae(!\inst20|fstate.S0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|d~1 .extended_lut = "off";
defparam \inst10|d~1 .lut_mask = 64'hBB113111BB113111;
defparam \inst10|d~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|d[23] (
	.clk(\clk~input_o ),
	.d(\inst10|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[23] .is_wysiwyg = "true";
defparam \inst10|d[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst20|reg_fstate.S3~0 (
// Equation(s):
// \inst20|reg_fstate.S3~0_combout  = (\inst20|ON21~0_combout  & !\inst20|Selector3~0_combout )

	.dataa(!\inst20|ON21~0_combout ),
	.datab(!\inst20|Selector3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|reg_fstate.S3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|reg_fstate.S3~0 .extended_lut = "off";
defparam \inst20|reg_fstate.S3~0 .lut_mask = 64'h4444444444444444;
defparam \inst20|reg_fstate.S3~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S3 (
	.clk(!\clk~input_o ),
	.d(\inst20|reg_fstate.S3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S3 .is_wysiwyg = "true";
defparam \inst20|fstate.S3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst7|d~1 (
// Equation(s):
// \inst7|d~1_combout  = ( \inst20|fstate.S0~q  & ( (\inst7|d [23] & (((!\inst20|fstate.S4~q  & !\inst20|fstate.S3~q )) # (\reset~input_o ))) ) ) # ( !\inst20|fstate.S0~q  & ( (!\reset~input_o  & ((!\inst20|fstate.S3~q ))) # (\reset~input_o  & (\inst7|d 
// [23])) ) )

	.dataa(!\reset~input_o ),
	.datab(!\inst7|d [23]),
	.datac(!\inst20|fstate.S4~q ),
	.datad(!\inst20|fstate.S3~q ),
	.datae(!\inst20|fstate.S0~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|d~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|d~1 .extended_lut = "off";
defparam \inst7|d~1 .lut_mask = 64'hBB113111BB113111;
defparam \inst7|d~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|d[23] (
	.clk(\clk~input_o ),
	.d(\inst7|d~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[23] .is_wysiwyg = "true";
defparam \inst7|d[23] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[22]~input (
	.i(Fy[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[22]~input_o ));
// synopsys translate_off
defparam \Fy[22]~input .bus_hold = "false";
defparam \Fy[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst20|CLEAR4~0 (
// Equation(s):
// \inst20|CLEAR4~0_combout  = (!\reset~input_o  & \inst20|fstate.S5~q )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S5~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|CLEAR4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|CLEAR4~0 .extended_lut = "off";
defparam \inst20|CLEAR4~0 .lut_mask = 64'h2222222222222222;
defparam \inst20|CLEAR4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst10|d[14]~0 (
// Equation(s):
// \inst10|d[14]~0_combout  = (!\reset~input_o  & (((!\inst20|fstate.S0~q ) # (\inst20|fstate.S5~q )) # (\inst20|fstate.S6~q )))

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S6~q ),
	.datac(!\inst20|fstate.S5~q ),
	.datad(!\inst20|fstate.S0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst10|d[14]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst10|d[14]~0 .extended_lut = "off";
defparam \inst10|d[14]~0 .lut_mask = 64'hAA2AAA2AAA2AAA2A;
defparam \inst10|d[14]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst10|d[22] (
	.clk(\clk~input_o ),
	.d(\Fy[22]~input_o ),
	.asdata(\inst10|d [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[22] .is_wysiwyg = "true";
defparam \inst10|d[22] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[22]~input (
	.i(Fx[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[22]~input_o ));
// synopsys translate_off
defparam \Fx[22]~input .bus_hold = "false";
defparam \Fx[22]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst20|CLEAR3~0 (
// Equation(s):
// \inst20|CLEAR3~0_combout  = (!\reset~input_o  & \inst20|fstate.S3~q )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|CLEAR3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|CLEAR3~0 .extended_lut = "off";
defparam \inst20|CLEAR3~0 .lut_mask = 64'h2222222222222222;
defparam \inst20|CLEAR3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|d[9]~0 (
// Equation(s):
// \inst7|d[9]~0_combout  = (!\reset~input_o  & (((!\inst20|fstate.S0~q ) # (\inst20|fstate.S3~q )) # (\inst20|fstate.S4~q )))

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S4~q ),
	.datac(!\inst20|fstate.S3~q ),
	.datad(!\inst20|fstate.S0~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|d[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|d[9]~0 .extended_lut = "off";
defparam \inst7|d[9]~0 .lut_mask = 64'hAA2AAA2AAA2AAA2A;
defparam \inst7|d[9]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst7|d[22] (
	.clk(\clk~input_o ),
	.d(\Fx[22]~input_o ),
	.asdata(\inst7|d [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[22] .is_wysiwyg = "true";
defparam \inst7|d[22] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[21]~input (
	.i(Fy[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[21]~input_o ));
// synopsys translate_off
defparam \Fy[21]~input .bus_hold = "false";
defparam \Fy[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[21] (
	.clk(\clk~input_o ),
	.d(\Fy[21]~input_o ),
	.asdata(\inst10|d [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[21] .is_wysiwyg = "true";
defparam \inst10|d[21] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[21]~input (
	.i(Fx[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[21]~input_o ));
// synopsys translate_off
defparam \Fx[21]~input .bus_hold = "false";
defparam \Fx[21]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[21] (
	.clk(\clk~input_o ),
	.d(\Fx[21]~input_o ),
	.asdata(\inst7|d [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[21] .is_wysiwyg = "true";
defparam \inst7|d[21] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[20]~input (
	.i(Fy[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[20]~input_o ));
// synopsys translate_off
defparam \Fy[20]~input .bus_hold = "false";
defparam \Fy[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[20] (
	.clk(\clk~input_o ),
	.d(\Fy[20]~input_o ),
	.asdata(\inst10|d [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[20] .is_wysiwyg = "true";
defparam \inst10|d[20] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[20]~input (
	.i(Fx[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[20]~input_o ));
// synopsys translate_off
defparam \Fx[20]~input .bus_hold = "false";
defparam \Fx[20]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[20] (
	.clk(\clk~input_o ),
	.d(\Fx[20]~input_o ),
	.asdata(\inst7|d [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[20] .is_wysiwyg = "true";
defparam \inst7|d[20] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[19]~input (
	.i(Fy[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[19]~input_o ));
// synopsys translate_off
defparam \Fy[19]~input .bus_hold = "false";
defparam \Fy[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[19] (
	.clk(\clk~input_o ),
	.d(\Fy[19]~input_o ),
	.asdata(\inst10|d [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[19] .is_wysiwyg = "true";
defparam \inst10|d[19] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[19]~input (
	.i(Fx[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[19]~input_o ));
// synopsys translate_off
defparam \Fx[19]~input .bus_hold = "false";
defparam \Fx[19]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[19] (
	.clk(\clk~input_o ),
	.d(\Fx[19]~input_o ),
	.asdata(\inst7|d [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[19] .is_wysiwyg = "true";
defparam \inst7|d[19] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[18]~input (
	.i(Fy[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[18]~input_o ));
// synopsys translate_off
defparam \Fy[18]~input .bus_hold = "false";
defparam \Fy[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[18] (
	.clk(\clk~input_o ),
	.d(\Fy[18]~input_o ),
	.asdata(\inst10|d [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[18] .is_wysiwyg = "true";
defparam \inst10|d[18] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[18]~input (
	.i(Fx[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[18]~input_o ));
// synopsys translate_off
defparam \Fx[18]~input .bus_hold = "false";
defparam \Fx[18]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[18] (
	.clk(\clk~input_o ),
	.d(\Fx[18]~input_o ),
	.asdata(\inst7|d [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[18] .is_wysiwyg = "true";
defparam \inst7|d[18] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[17]~input (
	.i(Fy[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[17]~input_o ));
// synopsys translate_off
defparam \Fy[17]~input .bus_hold = "false";
defparam \Fy[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[17] (
	.clk(\clk~input_o ),
	.d(\Fy[17]~input_o ),
	.asdata(\inst10|d [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[17] .is_wysiwyg = "true";
defparam \inst10|d[17] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[17]~input (
	.i(Fx[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[17]~input_o ));
// synopsys translate_off
defparam \Fx[17]~input .bus_hold = "false";
defparam \Fx[17]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[17] (
	.clk(\clk~input_o ),
	.d(\Fx[17]~input_o ),
	.asdata(\inst7|d [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[17] .is_wysiwyg = "true";
defparam \inst7|d[17] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[16]~input (
	.i(Fy[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[16]~input_o ));
// synopsys translate_off
defparam \Fy[16]~input .bus_hold = "false";
defparam \Fy[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[16] (
	.clk(\clk~input_o ),
	.d(\Fy[16]~input_o ),
	.asdata(\inst10|d [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[16] .is_wysiwyg = "true";
defparam \inst10|d[16] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[16]~input (
	.i(Fx[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[16]~input_o ));
// synopsys translate_off
defparam \Fx[16]~input .bus_hold = "false";
defparam \Fx[16]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[16] (
	.clk(\clk~input_o ),
	.d(\Fx[16]~input_o ),
	.asdata(\inst7|d [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[16] .is_wysiwyg = "true";
defparam \inst7|d[16] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[15]~input (
	.i(Fy[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[15]~input_o ));
// synopsys translate_off
defparam \Fy[15]~input .bus_hold = "false";
defparam \Fy[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[15] (
	.clk(\clk~input_o ),
	.d(\Fy[15]~input_o ),
	.asdata(\inst10|d [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[15] .is_wysiwyg = "true";
defparam \inst10|d[15] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[15]~input (
	.i(Fx[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[15]~input_o ));
// synopsys translate_off
defparam \Fx[15]~input .bus_hold = "false";
defparam \Fx[15]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[15] (
	.clk(\clk~input_o ),
	.d(\Fx[15]~input_o ),
	.asdata(\inst7|d [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[15] .is_wysiwyg = "true";
defparam \inst7|d[15] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[14]~input (
	.i(Fy[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[14]~input_o ));
// synopsys translate_off
defparam \Fy[14]~input .bus_hold = "false";
defparam \Fy[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[14] (
	.clk(\clk~input_o ),
	.d(\Fy[14]~input_o ),
	.asdata(\inst10|d [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[14] .is_wysiwyg = "true";
defparam \inst10|d[14] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[14]~input (
	.i(Fx[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[14]~input_o ));
// synopsys translate_off
defparam \Fx[14]~input .bus_hold = "false";
defparam \Fx[14]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[14] (
	.clk(\clk~input_o ),
	.d(\Fx[14]~input_o ),
	.asdata(\inst7|d [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[14] .is_wysiwyg = "true";
defparam \inst7|d[14] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[13]~input (
	.i(Fy[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[13]~input_o ));
// synopsys translate_off
defparam \Fy[13]~input .bus_hold = "false";
defparam \Fy[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[13] (
	.clk(\clk~input_o ),
	.d(\Fy[13]~input_o ),
	.asdata(\inst10|d [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[13] .is_wysiwyg = "true";
defparam \inst10|d[13] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[13]~input (
	.i(Fx[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[13]~input_o ));
// synopsys translate_off
defparam \Fx[13]~input .bus_hold = "false";
defparam \Fx[13]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[13] (
	.clk(\clk~input_o ),
	.d(\Fx[13]~input_o ),
	.asdata(\inst7|d [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[13] .is_wysiwyg = "true";
defparam \inst7|d[13] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[12]~input (
	.i(Fy[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[12]~input_o ));
// synopsys translate_off
defparam \Fy[12]~input .bus_hold = "false";
defparam \Fy[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[12] (
	.clk(\clk~input_o ),
	.d(\Fy[12]~input_o ),
	.asdata(\inst10|d [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[12] .is_wysiwyg = "true";
defparam \inst10|d[12] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[12]~input (
	.i(Fx[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[12]~input_o ));
// synopsys translate_off
defparam \Fx[12]~input .bus_hold = "false";
defparam \Fx[12]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[12] (
	.clk(\clk~input_o ),
	.d(\Fx[12]~input_o ),
	.asdata(\inst7|d [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[12] .is_wysiwyg = "true";
defparam \inst7|d[12] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[11]~input (
	.i(Fy[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[11]~input_o ));
// synopsys translate_off
defparam \Fy[11]~input .bus_hold = "false";
defparam \Fy[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[11] (
	.clk(\clk~input_o ),
	.d(\Fy[11]~input_o ),
	.asdata(\inst10|d [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[11] .is_wysiwyg = "true";
defparam \inst10|d[11] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[11]~input (
	.i(Fx[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[11]~input_o ));
// synopsys translate_off
defparam \Fx[11]~input .bus_hold = "false";
defparam \Fx[11]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[11] (
	.clk(\clk~input_o ),
	.d(\Fx[11]~input_o ),
	.asdata(\inst7|d [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[11] .is_wysiwyg = "true";
defparam \inst7|d[11] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[10]~input (
	.i(Fy[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[10]~input_o ));
// synopsys translate_off
defparam \Fy[10]~input .bus_hold = "false";
defparam \Fy[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[10] (
	.clk(\clk~input_o ),
	.d(\Fy[10]~input_o ),
	.asdata(\inst10|d [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[10] .is_wysiwyg = "true";
defparam \inst10|d[10] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[10]~input (
	.i(Fx[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[10]~input_o ));
// synopsys translate_off
defparam \Fx[10]~input .bus_hold = "false";
defparam \Fx[10]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[10] (
	.clk(\clk~input_o ),
	.d(\Fx[10]~input_o ),
	.asdata(\inst7|d [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[10] .is_wysiwyg = "true";
defparam \inst7|d[10] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[9]~input (
	.i(Fy[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[9]~input_o ));
// synopsys translate_off
defparam \Fy[9]~input .bus_hold = "false";
defparam \Fy[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[9] (
	.clk(\clk~input_o ),
	.d(\Fy[9]~input_o ),
	.asdata(\inst10|d [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[9] .is_wysiwyg = "true";
defparam \inst10|d[9] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[9]~input (
	.i(Fx[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[9]~input_o ));
// synopsys translate_off
defparam \Fx[9]~input .bus_hold = "false";
defparam \Fx[9]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[9] (
	.clk(\clk~input_o ),
	.d(\Fx[9]~input_o ),
	.asdata(\inst7|d [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[9] .is_wysiwyg = "true";
defparam \inst7|d[9] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[8]~input (
	.i(Fy[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[8]~input_o ));
// synopsys translate_off
defparam \Fy[8]~input .bus_hold = "false";
defparam \Fy[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[8] (
	.clk(\clk~input_o ),
	.d(\Fy[8]~input_o ),
	.asdata(\inst10|d [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[8] .is_wysiwyg = "true";
defparam \inst10|d[8] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[8]~input (
	.i(Fx[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[8]~input_o ));
// synopsys translate_off
defparam \Fx[8]~input .bus_hold = "false";
defparam \Fx[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[8] (
	.clk(\clk~input_o ),
	.d(\Fx[8]~input_o ),
	.asdata(\inst7|d [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[8] .is_wysiwyg = "true";
defparam \inst7|d[8] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[7]~input (
	.i(Fy[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[7]~input_o ));
// synopsys translate_off
defparam \Fy[7]~input .bus_hold = "false";
defparam \Fy[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[7] (
	.clk(\clk~input_o ),
	.d(\Fy[7]~input_o ),
	.asdata(\inst10|d [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[7] .is_wysiwyg = "true";
defparam \inst10|d[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[7]~input (
	.i(Fx[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[7]~input_o ));
// synopsys translate_off
defparam \Fx[7]~input .bus_hold = "false";
defparam \Fx[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[7] (
	.clk(\clk~input_o ),
	.d(\Fx[7]~input_o ),
	.asdata(\inst7|d [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[7] .is_wysiwyg = "true";
defparam \inst7|d[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[6]~input (
	.i(Fy[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[6]~input_o ));
// synopsys translate_off
defparam \Fy[6]~input .bus_hold = "false";
defparam \Fy[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[6] (
	.clk(\clk~input_o ),
	.d(\Fy[6]~input_o ),
	.asdata(\inst10|d [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[6] .is_wysiwyg = "true";
defparam \inst10|d[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[6]~input (
	.i(Fx[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[6]~input_o ));
// synopsys translate_off
defparam \Fx[6]~input .bus_hold = "false";
defparam \Fx[6]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[6] (
	.clk(\clk~input_o ),
	.d(\Fx[6]~input_o ),
	.asdata(\inst7|d [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[6] .is_wysiwyg = "true";
defparam \inst7|d[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[5]~input (
	.i(Fy[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[5]~input_o ));
// synopsys translate_off
defparam \Fy[5]~input .bus_hold = "false";
defparam \Fy[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[5] (
	.clk(\clk~input_o ),
	.d(\Fy[5]~input_o ),
	.asdata(\inst10|d [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[5] .is_wysiwyg = "true";
defparam \inst10|d[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[5]~input (
	.i(Fx[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[5]~input_o ));
// synopsys translate_off
defparam \Fx[5]~input .bus_hold = "false";
defparam \Fx[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[5] (
	.clk(\clk~input_o ),
	.d(\Fx[5]~input_o ),
	.asdata(\inst7|d [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[5] .is_wysiwyg = "true";
defparam \inst7|d[5] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[4]~input (
	.i(Fy[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[4]~input_o ));
// synopsys translate_off
defparam \Fy[4]~input .bus_hold = "false";
defparam \Fy[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[4] (
	.clk(\clk~input_o ),
	.d(\Fy[4]~input_o ),
	.asdata(\inst10|d [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[4] .is_wysiwyg = "true";
defparam \inst10|d[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[4]~input (
	.i(Fx[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[4]~input_o ));
// synopsys translate_off
defparam \Fx[4]~input .bus_hold = "false";
defparam \Fx[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[4] (
	.clk(\clk~input_o ),
	.d(\Fx[4]~input_o ),
	.asdata(\inst7|d [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[4] .is_wysiwyg = "true";
defparam \inst7|d[4] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[3]~input (
	.i(Fy[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[3]~input_o ));
// synopsys translate_off
defparam \Fy[3]~input .bus_hold = "false";
defparam \Fy[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[3] (
	.clk(\clk~input_o ),
	.d(\Fy[3]~input_o ),
	.asdata(\inst10|d [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[3] .is_wysiwyg = "true";
defparam \inst10|d[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[3]~input (
	.i(Fx[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[3]~input_o ));
// synopsys translate_off
defparam \Fx[3]~input .bus_hold = "false";
defparam \Fx[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[3] (
	.clk(\clk~input_o ),
	.d(\Fx[3]~input_o ),
	.asdata(\inst7|d [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[3] .is_wysiwyg = "true";
defparam \inst7|d[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[2]~input (
	.i(Fy[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[2]~input_o ));
// synopsys translate_off
defparam \Fy[2]~input .bus_hold = "false";
defparam \Fy[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[2] (
	.clk(\clk~input_o ),
	.d(\Fy[2]~input_o ),
	.asdata(\inst10|d [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[2] .is_wysiwyg = "true";
defparam \inst10|d[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[2]~input (
	.i(Fx[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[2]~input_o ));
// synopsys translate_off
defparam \Fx[2]~input .bus_hold = "false";
defparam \Fx[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[2] (
	.clk(\clk~input_o ),
	.d(\Fx[2]~input_o ),
	.asdata(\inst7|d [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[2] .is_wysiwyg = "true";
defparam \inst7|d[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fy[1]~input (
	.i(Fy[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[1]~input_o ));
// synopsys translate_off
defparam \Fy[1]~input .bus_hold = "false";
defparam \Fy[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[1] (
	.clk(\clk~input_o ),
	.d(\Fy[1]~input_o ),
	.asdata(\inst10|d [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[1] .is_wysiwyg = "true";
defparam \inst10|d[1] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[1]~input (
	.i(Fx[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[1]~input_o ));
// synopsys translate_off
defparam \Fx[1]~input .bus_hold = "false";
defparam \Fx[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[1] (
	.clk(\clk~input_o ),
	.d(\Fx[1]~input_o ),
	.asdata(\inst7|d [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[1] .is_wysiwyg = "true";
defparam \inst7|d[1] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \gnd~input (
	.i(\gnd ),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gnd~input_o ));
// synopsys translate_off
defparam \gnd~input .bus_hold = "false";
defparam \gnd~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \Fy[0]~input (
	.i(Fy[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fy[0]~input_o ));
// synopsys translate_off
defparam \Fy[0]~input .bus_hold = "false";
defparam \Fy[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst10|d[0] (
	.clk(\clk~input_o ),
	.d(\Fy[0]~input_o ),
	.asdata(\inst10|d [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR4~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst10|d[14]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst10|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst10|d[0] .is_wysiwyg = "true";
defparam \inst10|d[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \Fx[0]~input (
	.i(Fx[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Fx[0]~input_o ));
// synopsys translate_off
defparam \Fx[0]~input .bus_hold = "false";
defparam \Fx[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \inst7|d[0] (
	.clk(\clk~input_o ),
	.d(\Fx[0]~input_o ),
	.asdata(\inst7|d [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\inst20|CLEAR3~0_combout ),
	.sload(\inst20|reg_fstate.S1~0_combout ),
	.ena(\inst7|d[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst7|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst7|d[0] .is_wysiwyg = "true";
defparam \inst7|d[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[0] (
// Equation(s):
// \inst12|suma [0] = SUM(( !\gnd~input_o  $ (!\inst10|d [0] $ (\inst7|d [0])) ) + ( !VCC ) + ( !VCC ))
// \inst12|_~70  = CARRY(( !\gnd~input_o  $ (!\inst10|d [0] $ (\inst7|d [0])) ) + ( !VCC ) + ( !VCC ))
// \inst12|_~71  = SHARE((!\gnd~input_o  & (\inst10|d [0] & \inst7|d [0])) # (\gnd~input_o  & ((\inst7|d [0]) # (\inst10|d [0]))))

	.dataa(gnd),
	.datab(!\gnd~input_o ),
	.datac(!\inst10|d [0]),
	.datad(!\inst7|d [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst12|suma [0]),
	.cout(\inst12|_~70 ),
	.shareout(\inst12|_~71 ));
// synopsys translate_off
defparam \inst12|suma[0] .extended_lut = "off";
defparam \inst12|suma[0] .lut_mask = 64'h0000033F00003CC3;
defparam \inst12|suma[0] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[1] (
// Equation(s):
// \inst12|suma [1] = SUM(( !\inst10|d [1] $ (!\inst7|d [1]) ) + ( \inst12|_~71  ) + ( \inst12|_~70  ))
// \inst12|_~67  = CARRY(( !\inst10|d [1] $ (!\inst7|d [1]) ) + ( \inst12|_~71  ) + ( \inst12|_~70  ))
// \inst12|_~68  = SHARE((\inst10|d [1] & \inst7|d [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [1]),
	.datad(!\inst7|d [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~70 ),
	.sharein(\inst12|_~71 ),
	.combout(),
	.sumout(\inst12|suma [1]),
	.cout(\inst12|_~67 ),
	.shareout(\inst12|_~68 ));
// synopsys translate_off
defparam \inst12|suma[1] .extended_lut = "off";
defparam \inst12|suma[1] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[1] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[2] (
// Equation(s):
// \inst12|suma [2] = SUM(( !\inst10|d [2] $ (!\inst7|d [2]) ) + ( \inst12|_~68  ) + ( \inst12|_~67  ))
// \inst12|_~64  = CARRY(( !\inst10|d [2] $ (!\inst7|d [2]) ) + ( \inst12|_~68  ) + ( \inst12|_~67  ))
// \inst12|_~65  = SHARE((\inst10|d [2] & \inst7|d [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [2]),
	.datad(!\inst7|d [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~67 ),
	.sharein(\inst12|_~68 ),
	.combout(),
	.sumout(\inst12|suma [2]),
	.cout(\inst12|_~64 ),
	.shareout(\inst12|_~65 ));
// synopsys translate_off
defparam \inst12|suma[2] .extended_lut = "off";
defparam \inst12|suma[2] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[2] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[3] (
// Equation(s):
// \inst12|suma [3] = SUM(( !\inst10|d [3] $ (!\inst7|d [3]) ) + ( \inst12|_~65  ) + ( \inst12|_~64  ))
// \inst12|_~61  = CARRY(( !\inst10|d [3] $ (!\inst7|d [3]) ) + ( \inst12|_~65  ) + ( \inst12|_~64  ))
// \inst12|_~62  = SHARE((\inst10|d [3] & \inst7|d [3]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [3]),
	.datad(!\inst7|d [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~64 ),
	.sharein(\inst12|_~65 ),
	.combout(),
	.sumout(\inst12|suma [3]),
	.cout(\inst12|_~61 ),
	.shareout(\inst12|_~62 ));
// synopsys translate_off
defparam \inst12|suma[3] .extended_lut = "off";
defparam \inst12|suma[3] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[3] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[4] (
// Equation(s):
// \inst12|suma [4] = SUM(( !\inst10|d [4] $ (!\inst7|d [4]) ) + ( \inst12|_~62  ) + ( \inst12|_~61  ))
// \inst12|_~58  = CARRY(( !\inst10|d [4] $ (!\inst7|d [4]) ) + ( \inst12|_~62  ) + ( \inst12|_~61  ))
// \inst12|_~59  = SHARE((\inst10|d [4] & \inst7|d [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [4]),
	.datad(!\inst7|d [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~61 ),
	.sharein(\inst12|_~62 ),
	.combout(),
	.sumout(\inst12|suma [4]),
	.cout(\inst12|_~58 ),
	.shareout(\inst12|_~59 ));
// synopsys translate_off
defparam \inst12|suma[4] .extended_lut = "off";
defparam \inst12|suma[4] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[4] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[5] (
// Equation(s):
// \inst12|suma [5] = SUM(( !\inst10|d [5] $ (!\inst7|d [5]) ) + ( \inst12|_~59  ) + ( \inst12|_~58  ))
// \inst12|_~55  = CARRY(( !\inst10|d [5] $ (!\inst7|d [5]) ) + ( \inst12|_~59  ) + ( \inst12|_~58  ))
// \inst12|_~56  = SHARE((\inst10|d [5] & \inst7|d [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [5]),
	.datad(!\inst7|d [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~58 ),
	.sharein(\inst12|_~59 ),
	.combout(),
	.sumout(\inst12|suma [5]),
	.cout(\inst12|_~55 ),
	.shareout(\inst12|_~56 ));
// synopsys translate_off
defparam \inst12|suma[5] .extended_lut = "off";
defparam \inst12|suma[5] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[5] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[6] (
// Equation(s):
// \inst12|suma [6] = SUM(( !\inst10|d [6] $ (!\inst7|d [6]) ) + ( \inst12|_~56  ) + ( \inst12|_~55  ))
// \inst12|_~52  = CARRY(( !\inst10|d [6] $ (!\inst7|d [6]) ) + ( \inst12|_~56  ) + ( \inst12|_~55  ))
// \inst12|_~53  = SHARE((\inst10|d [6] & \inst7|d [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [6]),
	.datad(!\inst7|d [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~55 ),
	.sharein(\inst12|_~56 ),
	.combout(),
	.sumout(\inst12|suma [6]),
	.cout(\inst12|_~52 ),
	.shareout(\inst12|_~53 ));
// synopsys translate_off
defparam \inst12|suma[6] .extended_lut = "off";
defparam \inst12|suma[6] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[6] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[7] (
// Equation(s):
// \inst12|suma [7] = SUM(( !\inst10|d [7] $ (!\inst7|d [7]) ) + ( \inst12|_~53  ) + ( \inst12|_~52  ))
// \inst12|_~49  = CARRY(( !\inst10|d [7] $ (!\inst7|d [7]) ) + ( \inst12|_~53  ) + ( \inst12|_~52  ))
// \inst12|_~50  = SHARE((\inst10|d [7] & \inst7|d [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [7]),
	.datad(!\inst7|d [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~52 ),
	.sharein(\inst12|_~53 ),
	.combout(),
	.sumout(\inst12|suma [7]),
	.cout(\inst12|_~49 ),
	.shareout(\inst12|_~50 ));
// synopsys translate_off
defparam \inst12|suma[7] .extended_lut = "off";
defparam \inst12|suma[7] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[7] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[8] (
// Equation(s):
// \inst12|suma [8] = SUM(( !\inst10|d [8] $ (!\inst7|d [8]) ) + ( \inst12|_~50  ) + ( \inst12|_~49  ))
// \inst12|_~46  = CARRY(( !\inst10|d [8] $ (!\inst7|d [8]) ) + ( \inst12|_~50  ) + ( \inst12|_~49  ))
// \inst12|_~47  = SHARE((\inst10|d [8] & \inst7|d [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [8]),
	.datad(!\inst7|d [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~49 ),
	.sharein(\inst12|_~50 ),
	.combout(),
	.sumout(\inst12|suma [8]),
	.cout(\inst12|_~46 ),
	.shareout(\inst12|_~47 ));
// synopsys translate_off
defparam \inst12|suma[8] .extended_lut = "off";
defparam \inst12|suma[8] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[8] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[9] (
// Equation(s):
// \inst12|suma [9] = SUM(( !\inst10|d [9] $ (!\inst7|d [9]) ) + ( \inst12|_~47  ) + ( \inst12|_~46  ))
// \inst12|_~43  = CARRY(( !\inst10|d [9] $ (!\inst7|d [9]) ) + ( \inst12|_~47  ) + ( \inst12|_~46  ))
// \inst12|_~44  = SHARE((\inst10|d [9] & \inst7|d [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [9]),
	.datad(!\inst7|d [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~46 ),
	.sharein(\inst12|_~47 ),
	.combout(),
	.sumout(\inst12|suma [9]),
	.cout(\inst12|_~43 ),
	.shareout(\inst12|_~44 ));
// synopsys translate_off
defparam \inst12|suma[9] .extended_lut = "off";
defparam \inst12|suma[9] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[9] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[10] (
// Equation(s):
// \inst12|suma [10] = SUM(( !\inst10|d [10] $ (!\inst7|d [10]) ) + ( \inst12|_~44  ) + ( \inst12|_~43  ))
// \inst12|_~40  = CARRY(( !\inst10|d [10] $ (!\inst7|d [10]) ) + ( \inst12|_~44  ) + ( \inst12|_~43  ))
// \inst12|_~41  = SHARE((\inst10|d [10] & \inst7|d [10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [10]),
	.datad(!\inst7|d [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~43 ),
	.sharein(\inst12|_~44 ),
	.combout(),
	.sumout(\inst12|suma [10]),
	.cout(\inst12|_~40 ),
	.shareout(\inst12|_~41 ));
// synopsys translate_off
defparam \inst12|suma[10] .extended_lut = "off";
defparam \inst12|suma[10] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[10] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[11] (
// Equation(s):
// \inst12|suma [11] = SUM(( !\inst10|d [11] $ (!\inst7|d [11]) ) + ( \inst12|_~41  ) + ( \inst12|_~40  ))
// \inst12|_~37  = CARRY(( !\inst10|d [11] $ (!\inst7|d [11]) ) + ( \inst12|_~41  ) + ( \inst12|_~40  ))
// \inst12|_~38  = SHARE((\inst10|d [11] & \inst7|d [11]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [11]),
	.datad(!\inst7|d [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~40 ),
	.sharein(\inst12|_~41 ),
	.combout(),
	.sumout(\inst12|suma [11]),
	.cout(\inst12|_~37 ),
	.shareout(\inst12|_~38 ));
// synopsys translate_off
defparam \inst12|suma[11] .extended_lut = "off";
defparam \inst12|suma[11] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[11] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[12] (
// Equation(s):
// \inst12|suma [12] = SUM(( !\inst10|d [12] $ (!\inst7|d [12]) ) + ( \inst12|_~38  ) + ( \inst12|_~37  ))
// \inst12|_~34  = CARRY(( !\inst10|d [12] $ (!\inst7|d [12]) ) + ( \inst12|_~38  ) + ( \inst12|_~37  ))
// \inst12|_~35  = SHARE((\inst10|d [12] & \inst7|d [12]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [12]),
	.datad(!\inst7|d [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~37 ),
	.sharein(\inst12|_~38 ),
	.combout(),
	.sumout(\inst12|suma [12]),
	.cout(\inst12|_~34 ),
	.shareout(\inst12|_~35 ));
// synopsys translate_off
defparam \inst12|suma[12] .extended_lut = "off";
defparam \inst12|suma[12] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[12] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[13] (
// Equation(s):
// \inst12|suma [13] = SUM(( !\inst10|d [13] $ (!\inst7|d [13]) ) + ( \inst12|_~35  ) + ( \inst12|_~34  ))
// \inst12|_~31  = CARRY(( !\inst10|d [13] $ (!\inst7|d [13]) ) + ( \inst12|_~35  ) + ( \inst12|_~34  ))
// \inst12|_~32  = SHARE((\inst10|d [13] & \inst7|d [13]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [13]),
	.datad(!\inst7|d [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~34 ),
	.sharein(\inst12|_~35 ),
	.combout(),
	.sumout(\inst12|suma [13]),
	.cout(\inst12|_~31 ),
	.shareout(\inst12|_~32 ));
// synopsys translate_off
defparam \inst12|suma[13] .extended_lut = "off";
defparam \inst12|suma[13] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[13] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[14] (
// Equation(s):
// \inst12|suma [14] = SUM(( !\inst10|d [14] $ (!\inst7|d [14]) ) + ( \inst12|_~32  ) + ( \inst12|_~31  ))
// \inst12|_~28  = CARRY(( !\inst10|d [14] $ (!\inst7|d [14]) ) + ( \inst12|_~32  ) + ( \inst12|_~31  ))
// \inst12|_~29  = SHARE((\inst10|d [14] & \inst7|d [14]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [14]),
	.datad(!\inst7|d [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~31 ),
	.sharein(\inst12|_~32 ),
	.combout(),
	.sumout(\inst12|suma [14]),
	.cout(\inst12|_~28 ),
	.shareout(\inst12|_~29 ));
// synopsys translate_off
defparam \inst12|suma[14] .extended_lut = "off";
defparam \inst12|suma[14] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[14] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[15] (
// Equation(s):
// \inst12|suma [15] = SUM(( !\inst10|d [15] $ (!\inst7|d [15]) ) + ( \inst12|_~29  ) + ( \inst12|_~28  ))
// \inst12|_~25  = CARRY(( !\inst10|d [15] $ (!\inst7|d [15]) ) + ( \inst12|_~29  ) + ( \inst12|_~28  ))
// \inst12|_~26  = SHARE((\inst10|d [15] & \inst7|d [15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [15]),
	.datad(!\inst7|d [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~28 ),
	.sharein(\inst12|_~29 ),
	.combout(),
	.sumout(\inst12|suma [15]),
	.cout(\inst12|_~25 ),
	.shareout(\inst12|_~26 ));
// synopsys translate_off
defparam \inst12|suma[15] .extended_lut = "off";
defparam \inst12|suma[15] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[15] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[16] (
// Equation(s):
// \inst12|suma [16] = SUM(( !\inst10|d [16] $ (!\inst7|d [16]) ) + ( \inst12|_~26  ) + ( \inst12|_~25  ))
// \inst12|_~22  = CARRY(( !\inst10|d [16] $ (!\inst7|d [16]) ) + ( \inst12|_~26  ) + ( \inst12|_~25  ))
// \inst12|_~23  = SHARE((\inst10|d [16] & \inst7|d [16]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [16]),
	.datad(!\inst7|d [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~25 ),
	.sharein(\inst12|_~26 ),
	.combout(),
	.sumout(\inst12|suma [16]),
	.cout(\inst12|_~22 ),
	.shareout(\inst12|_~23 ));
// synopsys translate_off
defparam \inst12|suma[16] .extended_lut = "off";
defparam \inst12|suma[16] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[16] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[17] (
// Equation(s):
// \inst12|suma [17] = SUM(( !\inst10|d [17] $ (!\inst7|d [17]) ) + ( \inst12|_~23  ) + ( \inst12|_~22  ))
// \inst12|_~19  = CARRY(( !\inst10|d [17] $ (!\inst7|d [17]) ) + ( \inst12|_~23  ) + ( \inst12|_~22  ))
// \inst12|_~20  = SHARE((\inst10|d [17] & \inst7|d [17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [17]),
	.datad(!\inst7|d [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~22 ),
	.sharein(\inst12|_~23 ),
	.combout(),
	.sumout(\inst12|suma [17]),
	.cout(\inst12|_~19 ),
	.shareout(\inst12|_~20 ));
// synopsys translate_off
defparam \inst12|suma[17] .extended_lut = "off";
defparam \inst12|suma[17] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[17] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[18] (
// Equation(s):
// \inst12|suma [18] = SUM(( !\inst10|d [18] $ (!\inst7|d [18]) ) + ( \inst12|_~20  ) + ( \inst12|_~19  ))
// \inst12|_~16  = CARRY(( !\inst10|d [18] $ (!\inst7|d [18]) ) + ( \inst12|_~20  ) + ( \inst12|_~19  ))
// \inst12|_~17  = SHARE((\inst10|d [18] & \inst7|d [18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [18]),
	.datad(!\inst7|d [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~19 ),
	.sharein(\inst12|_~20 ),
	.combout(),
	.sumout(\inst12|suma [18]),
	.cout(\inst12|_~16 ),
	.shareout(\inst12|_~17 ));
// synopsys translate_off
defparam \inst12|suma[18] .extended_lut = "off";
defparam \inst12|suma[18] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[18] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[19] (
// Equation(s):
// \inst12|suma [19] = SUM(( !\inst10|d [19] $ (!\inst7|d [19]) ) + ( \inst12|_~17  ) + ( \inst12|_~16  ))
// \inst12|_~13  = CARRY(( !\inst10|d [19] $ (!\inst7|d [19]) ) + ( \inst12|_~17  ) + ( \inst12|_~16  ))
// \inst12|_~14  = SHARE((\inst10|d [19] & \inst7|d [19]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [19]),
	.datad(!\inst7|d [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~16 ),
	.sharein(\inst12|_~17 ),
	.combout(),
	.sumout(\inst12|suma [19]),
	.cout(\inst12|_~13 ),
	.shareout(\inst12|_~14 ));
// synopsys translate_off
defparam \inst12|suma[19] .extended_lut = "off";
defparam \inst12|suma[19] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[19] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[20] (
// Equation(s):
// \inst12|suma [20] = SUM(( !\inst10|d [20] $ (!\inst7|d [20]) ) + ( \inst12|_~14  ) + ( \inst12|_~13  ))
// \inst12|_~10  = CARRY(( !\inst10|d [20] $ (!\inst7|d [20]) ) + ( \inst12|_~14  ) + ( \inst12|_~13  ))
// \inst12|_~11  = SHARE((\inst10|d [20] & \inst7|d [20]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [20]),
	.datad(!\inst7|d [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~13 ),
	.sharein(\inst12|_~14 ),
	.combout(),
	.sumout(\inst12|suma [20]),
	.cout(\inst12|_~10 ),
	.shareout(\inst12|_~11 ));
// synopsys translate_off
defparam \inst12|suma[20] .extended_lut = "off";
defparam \inst12|suma[20] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[20] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[21] (
// Equation(s):
// \inst12|suma [21] = SUM(( !\inst10|d [21] $ (!\inst7|d [21]) ) + ( \inst12|_~11  ) + ( \inst12|_~10  ))
// \inst12|_~7  = CARRY(( !\inst10|d [21] $ (!\inst7|d [21]) ) + ( \inst12|_~11  ) + ( \inst12|_~10  ))
// \inst12|_~8  = SHARE((\inst10|d [21] & \inst7|d [21]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [21]),
	.datad(!\inst7|d [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~10 ),
	.sharein(\inst12|_~11 ),
	.combout(),
	.sumout(\inst12|suma [21]),
	.cout(\inst12|_~7 ),
	.shareout(\inst12|_~8 ));
// synopsys translate_off
defparam \inst12|suma[21] .extended_lut = "off";
defparam \inst12|suma[21] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[21] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[22] (
// Equation(s):
// \inst12|suma [22] = SUM(( !\inst10|d [22] $ (!\inst7|d [22]) ) + ( \inst12|_~8  ) + ( \inst12|_~7  ))
// \inst12|_~4  = CARRY(( !\inst10|d [22] $ (!\inst7|d [22]) ) + ( \inst12|_~8  ) + ( \inst12|_~7  ))
// \inst12|_~5  = SHARE((\inst10|d [22] & \inst7|d [22]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [22]),
	.datad(!\inst7|d [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~7 ),
	.sharein(\inst12|_~8 ),
	.combout(),
	.sumout(\inst12|suma [22]),
	.cout(\inst12|_~4 ),
	.shareout(\inst12|_~5 ));
// synopsys translate_off
defparam \inst12|suma[22] .extended_lut = "off";
defparam \inst12|suma[22] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[22] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|suma[23] (
// Equation(s):
// \inst12|suma [23] = SUM(( !\inst10|d [23] $ (!\inst7|d [23]) ) + ( \inst12|_~5  ) + ( \inst12|_~4  ))
// \inst12|_~73  = CARRY(( !\inst10|d [23] $ (!\inst7|d [23]) ) + ( \inst12|_~5  ) + ( \inst12|_~4  ))
// \inst12|_~74  = SHARE((\inst10|d [23] & \inst7|d [23]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst10|d [23]),
	.datad(!\inst7|d [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~4 ),
	.sharein(\inst12|_~5 ),
	.combout(),
	.sumout(\inst12|suma [23]),
	.cout(\inst12|_~73 ),
	.shareout(\inst12|_~74 ));
// synopsys translate_off
defparam \inst12|suma[23] .extended_lut = "off";
defparam \inst12|suma[23] .lut_mask = 64'h0000000F00000FF0;
defparam \inst12|suma[23] .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst12|cout (
// Equation(s):
// \inst12|cout~sumout  = SUM(( GND ) + ( \inst12|_~74  ) + ( \inst12|_~73  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst12|_~73 ),
	.sharein(\inst12|_~74 ),
	.combout(),
	.sumout(\inst12|cout~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|cout .extended_lut = "off";
defparam \inst12|cout .lut_mask = 64'h0000000000000000;
defparam \inst12|cout .shared_arith = "on";
// synopsys translate_on

cyclonev_lcell_comb \inst20|Selector4~0 (
// Equation(s):
// \inst20|Selector4~0_combout  = ( \inst17|Equal0~0_combout  & ( \inst17|Equal0~1_combout  & ( (!\inst20|fstate.S4~q  & (!\inst20|fstate.S6~q  & (!\inst20|fstate.S3~q  & !\inst20|fstate.S5~q ))) ) ) ) # ( !\inst17|Equal0~0_combout  & ( 
// \inst17|Equal0~1_combout  & ( (!\inst20|fstate.S3~q  & !\inst20|fstate.S5~q ) ) ) ) # ( \inst17|Equal0~0_combout  & ( !\inst17|Equal0~1_combout  & ( (!\inst20|fstate.S3~q  & !\inst20|fstate.S5~q ) ) ) ) # ( !\inst17|Equal0~0_combout  & ( 
// !\inst17|Equal0~1_combout  & ( (!\inst20|fstate.S3~q  & !\inst20|fstate.S5~q ) ) ) )

	.dataa(!\inst20|fstate.S4~q ),
	.datab(!\inst20|fstate.S6~q ),
	.datac(!\inst20|fstate.S3~q ),
	.datad(!\inst20|fstate.S5~q ),
	.datae(!\inst17|Equal0~0_combout ),
	.dataf(!\inst17|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|Selector4~0 .extended_lut = "off";
defparam \inst20|Selector4~0 .lut_mask = 64'hF000F000F0008000;
defparam \inst20|Selector4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|Selector4~1 (
// Equation(s):
// \inst20|Selector4~1_combout  = ( \inst1|sign~sumout  & ( \inst20|Selector4~0_combout  & ( (\inst20|fstate.S2~q  & (\inst17|Equal0~0_combout  & \inst17|Equal0~1_combout )) ) ) ) # ( !\inst1|sign~sumout  & ( \inst20|Selector4~0_combout  & ( 
// (\inst17|Equal0~0_combout  & (\inst17|Equal0~1_combout  & ((\inst20|fstate.S2~q ) # (\inst20|fstate.S1~q )))) ) ) ) # ( \inst1|sign~sumout  & ( !\inst20|Selector4~0_combout  ) ) # ( !\inst1|sign~sumout  & ( !\inst20|Selector4~0_combout  ) )

	.dataa(!\inst20|fstate.S1~q ),
	.datab(!\inst20|fstate.S2~q ),
	.datac(!\inst17|Equal0~0_combout ),
	.datad(!\inst17|Equal0~1_combout ),
	.datae(!\inst1|sign~sumout ),
	.dataf(!\inst20|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|Selector4~1 .extended_lut = "off";
defparam \inst20|Selector4~1 .lut_mask = 64'hFFFFFFFF00070003;
defparam \inst20|Selector4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S7 (
	.clk(!\clk~input_o ),
	.d(\inst20|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S7 .is_wysiwyg = "true";
defparam \inst20|fstate.S7 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst20|reg_fstate.S8~0 (
// Equation(s):
// \inst20|reg_fstate.S8~0_combout  = (!\reset~input_o  & (\inst12|cout~sumout  & \inst20|fstate.S7~q ))

	.dataa(!\reset~input_o ),
	.datab(!\inst12|cout~sumout ),
	.datac(!\inst20|fstate.S7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|reg_fstate.S8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|reg_fstate.S8~0 .extended_lut = "off";
defparam \inst20|reg_fstate.S8~0 .lut_mask = 64'h0202020202020202;
defparam \inst20|reg_fstate.S8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst20|fstate.S8 (
	.clk(!\clk~input_o ),
	.d(\inst20|reg_fstate.S8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst20|fstate.S8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst20|fstate.S8 .is_wysiwyg = "true";
defparam \inst20|fstate.S8 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst20|SHIFTR5~0 (
// Equation(s):
// \inst20|SHIFTR5~0_combout  = (!\reset~input_o  & \inst20|fstate.S8~q )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S8~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|SHIFTR5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|SHIFTR5~0 .extended_lut = "off";
defparam \inst20|SHIFTR5~0 .lut_mask = 64'h2222222222222222;
defparam \inst20|SHIFTR5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~29 (
// Equation(s):
// \inst16|Add0~29_sumout  = SUM(( \inst16|REz [0] ) + ( VCC ) + ( !VCC ))
// \inst16|Add0~30  = CARRY(( \inst16|REz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~29_sumout ),
	.cout(\inst16|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~29 .extended_lut = "off";
defparam \inst16|Add0~29 .lut_mask = 64'h00000000000000FF;
defparam \inst16|Add0~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|Q (
// Equation(s):
// \inst5|Q~combout  = ( \inst20|ON21~0_combout  & ( !\inst20|ON22~0_combout  ) ) # ( !\inst20|ON21~0_combout  & ( !\inst20|ON22~0_combout  & ( \inst5|Q~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst5|Q~combout ),
	.datae(!\inst20|ON21~0_combout ),
	.dataf(!\inst20|ON22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|Q~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|Q .extended_lut = "off";
defparam \inst5|Q .lut_mask = 64'h00FFFFFF00000000;
defparam \inst5|Q .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~8 (
// Equation(s):
// \inst16|REz~8_combout  = (!\inst5|Q~combout  & (\inst|out [0])) # (\inst5|Q~combout  & ((\inst9|out [0])))

	.dataa(!\inst|out [0]),
	.datab(!\inst9|out [0]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~8 .extended_lut = "off";
defparam \inst16|REz~8 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz[4]~1 (
// Equation(s):
// \inst16|REz[4]~1_combout  = (!\reset~input_o  & (!\inst20|fstate.S8~q  $ (!\inst20|fstate.S7~q )))

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S8~q ),
	.datac(!\inst20|fstate.S7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz[4]~1 .extended_lut = "off";
defparam \inst16|REz[4]~1 .lut_mask = 64'h2828282828282828;
defparam \inst16|REz[4]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[0] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~29_sumout ),
	.asdata(\inst16|REz~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[0] .is_wysiwyg = "true";
defparam \inst16|REz[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~25 (
// Equation(s):
// \inst16|Add0~25_sumout  = SUM(( \inst16|REz [1] ) + ( GND ) + ( \inst16|Add0~30  ))
// \inst16|Add0~26  = CARRY(( \inst16|REz [1] ) + ( GND ) + ( \inst16|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~25_sumout ),
	.cout(\inst16|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~25 .extended_lut = "off";
defparam \inst16|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst16|Add0~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~7 (
// Equation(s):
// \inst16|REz~7_combout  = (!\inst5|Q~combout  & (\inst|out [1])) # (\inst5|Q~combout  & ((\inst9|out [1])))

	.dataa(!\inst|out [1]),
	.datab(!\inst9|out [1]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~7 .extended_lut = "off";
defparam \inst16|REz~7 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[1] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~25_sumout ),
	.asdata(\inst16|REz~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[1] .is_wysiwyg = "true";
defparam \inst16|REz[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~21 (
// Equation(s):
// \inst16|Add0~21_sumout  = SUM(( \inst16|REz [2] ) + ( GND ) + ( \inst16|Add0~26  ))
// \inst16|Add0~22  = CARRY(( \inst16|REz [2] ) + ( GND ) + ( \inst16|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~21_sumout ),
	.cout(\inst16|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~21 .extended_lut = "off";
defparam \inst16|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst16|Add0~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~6 (
// Equation(s):
// \inst16|REz~6_combout  = (!\inst5|Q~combout  & (\inst|out [2])) # (\inst5|Q~combout  & ((\inst9|out [2])))

	.dataa(!\inst|out [2]),
	.datab(!\inst9|out [2]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~6 .extended_lut = "off";
defparam \inst16|REz~6 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[2] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~21_sumout ),
	.asdata(\inst16|REz~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[2] .is_wysiwyg = "true";
defparam \inst16|REz[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~17 (
// Equation(s):
// \inst16|Add0~17_sumout  = SUM(( \inst16|REz [3] ) + ( GND ) + ( \inst16|Add0~22  ))
// \inst16|Add0~18  = CARRY(( \inst16|REz [3] ) + ( GND ) + ( \inst16|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~17_sumout ),
	.cout(\inst16|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~17 .extended_lut = "off";
defparam \inst16|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst16|Add0~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~5 (
// Equation(s):
// \inst16|REz~5_combout  = (!\inst5|Q~combout  & (\inst|out [3])) # (\inst5|Q~combout  & ((\inst9|out [3])))

	.dataa(!\inst|out [3]),
	.datab(!\inst9|out [3]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~5 .extended_lut = "off";
defparam \inst16|REz~5 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[3] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~17_sumout ),
	.asdata(\inst16|REz~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[3] .is_wysiwyg = "true";
defparam \inst16|REz[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~13 (
// Equation(s):
// \inst16|Add0~13_sumout  = SUM(( \inst16|REz [4] ) + ( GND ) + ( \inst16|Add0~18  ))
// \inst16|Add0~14  = CARRY(( \inst16|REz [4] ) + ( GND ) + ( \inst16|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~13_sumout ),
	.cout(\inst16|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~13 .extended_lut = "off";
defparam \inst16|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst16|Add0~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~4 (
// Equation(s):
// \inst16|REz~4_combout  = (!\inst5|Q~combout  & (\inst|out [4])) # (\inst5|Q~combout  & ((\inst9|out [4])))

	.dataa(!\inst|out [4]),
	.datab(!\inst9|out [4]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~4 .extended_lut = "off";
defparam \inst16|REz~4 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[4] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~13_sumout ),
	.asdata(\inst16|REz~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[4] .is_wysiwyg = "true";
defparam \inst16|REz[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~9 (
// Equation(s):
// \inst16|Add0~9_sumout  = SUM(( \inst16|REz [5] ) + ( GND ) + ( \inst16|Add0~14  ))
// \inst16|Add0~10  = CARRY(( \inst16|REz [5] ) + ( GND ) + ( \inst16|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~9_sumout ),
	.cout(\inst16|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~9 .extended_lut = "off";
defparam \inst16|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst16|Add0~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~3 (
// Equation(s):
// \inst16|REz~3_combout  = (!\inst5|Q~combout  & (\inst|out [5])) # (\inst5|Q~combout  & ((\inst9|out [5])))

	.dataa(!\inst|out [5]),
	.datab(!\inst9|out [5]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~3 .extended_lut = "off";
defparam \inst16|REz~3 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[5] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~9_sumout ),
	.asdata(\inst16|REz~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[5] .is_wysiwyg = "true";
defparam \inst16|REz[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~5 (
// Equation(s):
// \inst16|Add0~5_sumout  = SUM(( \inst16|REz [6] ) + ( GND ) + ( \inst16|Add0~10  ))
// \inst16|Add0~6  = CARRY(( \inst16|REz [6] ) + ( GND ) + ( \inst16|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~5_sumout ),
	.cout(\inst16|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~5 .extended_lut = "off";
defparam \inst16|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst16|Add0~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~2 (
// Equation(s):
// \inst16|REz~2_combout  = (!\inst5|Q~combout  & (\inst|out [6])) # (\inst5|Q~combout  & ((\inst9|out [6])))

	.dataa(!\inst|out [6]),
	.datab(!\inst9|out [6]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~2 .extended_lut = "off";
defparam \inst16|REz~2 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[6] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~5_sumout ),
	.asdata(\inst16|REz~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[6] .is_wysiwyg = "true";
defparam \inst16|REz[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst16|Add0~1 (
// Equation(s):
// \inst16|Add0~1_sumout  = SUM(( \inst16|REz [7] ) + ( GND ) + ( \inst16|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst16|REz [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst16|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst16|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|Add0~1 .extended_lut = "off";
defparam \inst16|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst16|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|REz~0 (
// Equation(s):
// \inst16|REz~0_combout  = (!\inst5|Q~combout  & (\inst|out [7])) # (\inst5|Q~combout  & ((\inst9|out [7])))

	.dataa(!\inst|out [7]),
	.datab(!\inst9|out [7]),
	.datac(!\inst5|Q~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|REz~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|REz~0 .extended_lut = "off";
defparam \inst16|REz~0 .lut_mask = 64'h5353535353535353;
defparam \inst16|REz~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst16|REz[7] (
	.clk(\clk~input_o ),
	.d(\inst16|Add0~1_sumout ),
	.asdata(\inst16|REz~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst16|REz[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst16|REz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst16|REz[7] .is_wysiwyg = "true";
defparam \inst16|REz[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~24 (
// Equation(s):
// \inst6|d~24_combout  = ( \inst6|d [23] & ( \inst12|suma [23] & ( (!\gnd~input_o ) # (\inst6|d [22]) ) ) ) # ( !\inst6|d [23] & ( \inst12|suma [23] & ( (!\gnd~input_o  & (!\reset~input_o  & ((\inst20|fstate.S7~q )))) # (\gnd~input_o  & (((\inst6|d [22])))) 
// ) ) ) # ( \inst6|d [23] & ( !\inst12|suma [23] & ( (!\gnd~input_o  & (((!\inst20|fstate.S7~q )) # (\reset~input_o ))) # (\gnd~input_o  & (((\inst6|d [22])))) ) ) ) # ( !\inst6|d [23] & ( !\inst12|suma [23] & ( (\inst6|d [22] & \gnd~input_o ) ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\inst6|d [22]),
	.datac(!\gnd~input_o ),
	.datad(!\inst20|fstate.S7~q ),
	.datae(!\inst6|d [23]),
	.dataf(!\inst12|suma [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~24 .extended_lut = "off";
defparam \inst6|d~24 .lut_mask = 64'h0303F35303A3F3F3;
defparam \inst6|d~24 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[23] (
	.clk(\clk~input_o ),
	.d(\~GND~combout ),
	.asdata(\inst6|d~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[23] .is_wysiwyg = "true";
defparam \inst6|d[23] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~23 (
// Equation(s):
// \inst6|d~23_combout  = ( \inst12|suma [0] & ( (!\gnd~input_o  & (((!\reset~input_o  & \inst20|fstate.S7~q )) # (\inst6|d [0]))) ) ) # ( !\inst12|suma [0] & ( (\inst6|d [0] & (!\gnd~input_o  & ((!\inst20|fstate.S7~q ) # (\reset~input_o )))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\inst6|d [0]),
	.datac(!\gnd~input_o ),
	.datad(!\inst20|fstate.S7~q ),
	.datae(!\inst12|suma [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~23 .extended_lut = "off";
defparam \inst6|d~23 .lut_mask = 64'h301030B0301030B0;
defparam \inst6|d~23 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[0] (
	.clk(\clk~input_o ),
	.d(\inst6|d [1]),
	.asdata(\inst6|d~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[0] .is_wysiwyg = "true";
defparam \inst6|d[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~22 (
// Equation(s):
// \inst6|d~22_combout  = (!\gnd~input_o  & ((\inst12|suma [1]))) # (\gnd~input_o  & (\inst6|d [0]))

	.dataa(!\inst6|d [0]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~22 .extended_lut = "off";
defparam \inst6|d~22 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~22 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d[7]~1 (
// Equation(s):
// \inst6|d[7]~1_combout  = ((!\reset~input_o  & ((\inst20|fstate.S7~q ) # (\inst20|fstate.S8~q )))) # (\gnd~input_o )

	.dataa(!\reset~input_o ),
	.datab(!\inst20|fstate.S8~q ),
	.datac(!\gnd~input_o ),
	.datad(!\inst20|fstate.S7~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d[7]~1 .extended_lut = "off";
defparam \inst6|d[7]~1 .lut_mask = 64'h2FAF2FAF2FAF2FAF;
defparam \inst6|d[7]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[1] (
	.clk(\clk~input_o ),
	.d(\inst6|d [2]),
	.asdata(\inst6|d~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[1] .is_wysiwyg = "true";
defparam \inst6|d[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~21 (
// Equation(s):
// \inst6|d~21_combout  = (!\gnd~input_o  & ((\inst12|suma [2]))) # (\gnd~input_o  & (\inst6|d [1]))

	.dataa(!\inst6|d [1]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~21 .extended_lut = "off";
defparam \inst6|d~21 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~21 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[2] (
	.clk(\clk~input_o ),
	.d(\inst6|d [3]),
	.asdata(\inst6|d~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[2] .is_wysiwyg = "true";
defparam \inst6|d[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~20 (
// Equation(s):
// \inst6|d~20_combout  = (!\gnd~input_o  & ((\inst12|suma [3]))) # (\gnd~input_o  & (\inst6|d [2]))

	.dataa(!\inst6|d [2]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~20 .extended_lut = "off";
defparam \inst6|d~20 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~20 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[3] (
	.clk(\clk~input_o ),
	.d(\inst6|d [4]),
	.asdata(\inst6|d~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[3] .is_wysiwyg = "true";
defparam \inst6|d[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~19 (
// Equation(s):
// \inst6|d~19_combout  = (!\gnd~input_o  & ((\inst12|suma [4]))) # (\gnd~input_o  & (\inst6|d [3]))

	.dataa(!\inst6|d [3]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~19 .extended_lut = "off";
defparam \inst6|d~19 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~19 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[4] (
	.clk(\clk~input_o ),
	.d(\inst6|d [5]),
	.asdata(\inst6|d~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[4] .is_wysiwyg = "true";
defparam \inst6|d[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~18 (
// Equation(s):
// \inst6|d~18_combout  = (!\gnd~input_o  & ((\inst12|suma [5]))) # (\gnd~input_o  & (\inst6|d [4]))

	.dataa(!\inst6|d [4]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~18 .extended_lut = "off";
defparam \inst6|d~18 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~18 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[5] (
	.clk(\clk~input_o ),
	.d(\inst6|d [6]),
	.asdata(\inst6|d~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[5] .is_wysiwyg = "true";
defparam \inst6|d[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~17 (
// Equation(s):
// \inst6|d~17_combout  = (!\gnd~input_o  & ((\inst12|suma [6]))) # (\gnd~input_o  & (\inst6|d [5]))

	.dataa(!\inst6|d [5]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~17 .extended_lut = "off";
defparam \inst6|d~17 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~17 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[6] (
	.clk(\clk~input_o ),
	.d(\inst6|d [7]),
	.asdata(\inst6|d~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[6] .is_wysiwyg = "true";
defparam \inst6|d[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~16 (
// Equation(s):
// \inst6|d~16_combout  = (!\gnd~input_o  & ((\inst12|suma [7]))) # (\gnd~input_o  & (\inst6|d [6]))

	.dataa(!\inst6|d [6]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~16 .extended_lut = "off";
defparam \inst6|d~16 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~16 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[7] (
	.clk(\clk~input_o ),
	.d(\inst6|d [8]),
	.asdata(\inst6|d~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[7] .is_wysiwyg = "true";
defparam \inst6|d[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~15 (
// Equation(s):
// \inst6|d~15_combout  = (!\gnd~input_o  & ((\inst12|suma [8]))) # (\gnd~input_o  & (\inst6|d [7]))

	.dataa(!\inst6|d [7]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~15 .extended_lut = "off";
defparam \inst6|d~15 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~15 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[8] (
	.clk(\clk~input_o ),
	.d(\inst6|d [9]),
	.asdata(\inst6|d~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[8] .is_wysiwyg = "true";
defparam \inst6|d[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~14 (
// Equation(s):
// \inst6|d~14_combout  = (!\gnd~input_o  & ((\inst12|suma [9]))) # (\gnd~input_o  & (\inst6|d [8]))

	.dataa(!\inst6|d [8]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~14 .extended_lut = "off";
defparam \inst6|d~14 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~14 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[9] (
	.clk(\clk~input_o ),
	.d(\inst6|d [10]),
	.asdata(\inst6|d~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[9] .is_wysiwyg = "true";
defparam \inst6|d[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~13 (
// Equation(s):
// \inst6|d~13_combout  = (!\gnd~input_o  & ((\inst12|suma [10]))) # (\gnd~input_o  & (\inst6|d [9]))

	.dataa(!\inst6|d [9]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~13 .extended_lut = "off";
defparam \inst6|d~13 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~13 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[10] (
	.clk(\clk~input_o ),
	.d(\inst6|d [11]),
	.asdata(\inst6|d~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[10] .is_wysiwyg = "true";
defparam \inst6|d[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~12 (
// Equation(s):
// \inst6|d~12_combout  = (!\gnd~input_o  & ((\inst12|suma [11]))) # (\gnd~input_o  & (\inst6|d [10]))

	.dataa(!\inst6|d [10]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~12 .extended_lut = "off";
defparam \inst6|d~12 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~12 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[11] (
	.clk(\clk~input_o ),
	.d(\inst6|d [12]),
	.asdata(\inst6|d~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[11] .is_wysiwyg = "true";
defparam \inst6|d[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~11 (
// Equation(s):
// \inst6|d~11_combout  = (!\gnd~input_o  & ((\inst12|suma [12]))) # (\gnd~input_o  & (\inst6|d [11]))

	.dataa(!\inst6|d [11]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~11 .extended_lut = "off";
defparam \inst6|d~11 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[12] (
	.clk(\clk~input_o ),
	.d(\inst6|d [13]),
	.asdata(\inst6|d~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[12] .is_wysiwyg = "true";
defparam \inst6|d[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~10 (
// Equation(s):
// \inst6|d~10_combout  = (!\gnd~input_o  & ((\inst12|suma [13]))) # (\gnd~input_o  & (\inst6|d [12]))

	.dataa(!\inst6|d [12]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~10 .extended_lut = "off";
defparam \inst6|d~10 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[13] (
	.clk(\clk~input_o ),
	.d(\inst6|d [14]),
	.asdata(\inst6|d~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[13] .is_wysiwyg = "true";
defparam \inst6|d[13] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~9 (
// Equation(s):
// \inst6|d~9_combout  = (!\gnd~input_o  & ((\inst12|suma [14]))) # (\gnd~input_o  & (\inst6|d [13]))

	.dataa(!\inst6|d [13]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~9 .extended_lut = "off";
defparam \inst6|d~9 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[14] (
	.clk(\clk~input_o ),
	.d(\inst6|d [15]),
	.asdata(\inst6|d~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[14] .is_wysiwyg = "true";
defparam \inst6|d[14] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~8 (
// Equation(s):
// \inst6|d~8_combout  = (!\gnd~input_o  & ((\inst12|suma [15]))) # (\gnd~input_o  & (\inst6|d [14]))

	.dataa(!\inst6|d [14]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~8 .extended_lut = "off";
defparam \inst6|d~8 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[15] (
	.clk(\clk~input_o ),
	.d(\inst6|d [16]),
	.asdata(\inst6|d~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[15] .is_wysiwyg = "true";
defparam \inst6|d[15] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~7 (
// Equation(s):
// \inst6|d~7_combout  = (!\gnd~input_o  & ((\inst12|suma [16]))) # (\gnd~input_o  & (\inst6|d [15]))

	.dataa(!\inst6|d [15]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~7 .extended_lut = "off";
defparam \inst6|d~7 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[16] (
	.clk(\clk~input_o ),
	.d(\inst6|d [17]),
	.asdata(\inst6|d~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[16] .is_wysiwyg = "true";
defparam \inst6|d[16] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~6 (
// Equation(s):
// \inst6|d~6_combout  = (!\gnd~input_o  & ((\inst12|suma [17]))) # (\gnd~input_o  & (\inst6|d [16]))

	.dataa(!\inst6|d [16]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~6 .extended_lut = "off";
defparam \inst6|d~6 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[17] (
	.clk(\clk~input_o ),
	.d(\inst6|d [18]),
	.asdata(\inst6|d~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[17] .is_wysiwyg = "true";
defparam \inst6|d[17] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~5 (
// Equation(s):
// \inst6|d~5_combout  = (!\gnd~input_o  & ((\inst12|suma [18]))) # (\gnd~input_o  & (\inst6|d [17]))

	.dataa(!\inst6|d [17]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~5 .extended_lut = "off";
defparam \inst6|d~5 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[18] (
	.clk(\clk~input_o ),
	.d(\inst6|d [19]),
	.asdata(\inst6|d~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[18] .is_wysiwyg = "true";
defparam \inst6|d[18] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~4 (
// Equation(s):
// \inst6|d~4_combout  = (!\gnd~input_o  & ((\inst12|suma [19]))) # (\gnd~input_o  & (\inst6|d [18]))

	.dataa(!\inst6|d [18]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~4 .extended_lut = "off";
defparam \inst6|d~4 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[19] (
	.clk(\clk~input_o ),
	.d(\inst6|d [20]),
	.asdata(\inst6|d~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[19] .is_wysiwyg = "true";
defparam \inst6|d[19] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~3 (
// Equation(s):
// \inst6|d~3_combout  = (!\gnd~input_o  & ((\inst12|suma [20]))) # (\gnd~input_o  & (\inst6|d [19]))

	.dataa(!\inst6|d [19]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~3 .extended_lut = "off";
defparam \inst6|d~3 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[20] (
	.clk(\clk~input_o ),
	.d(\inst6|d [21]),
	.asdata(\inst6|d~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[20] .is_wysiwyg = "true";
defparam \inst6|d[20] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~2 (
// Equation(s):
// \inst6|d~2_combout  = (!\gnd~input_o  & ((\inst12|suma [21]))) # (\gnd~input_o  & (\inst6|d [20]))

	.dataa(!\inst6|d [20]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~2 .extended_lut = "off";
defparam \inst6|d~2 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[21] (
	.clk(\clk~input_o ),
	.d(\inst6|d [22]),
	.asdata(\inst6|d~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[21] .is_wysiwyg = "true";
defparam \inst6|d[21] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst6|d~0 (
// Equation(s):
// \inst6|d~0_combout  = (!\gnd~input_o  & ((\inst12|suma [22]))) # (\gnd~input_o  & (\inst6|d [21]))

	.dataa(!\inst6|d [21]),
	.datab(!\gnd~input_o ),
	.datac(!\inst12|suma [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst6|d~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst6|d~0 .extended_lut = "off";
defparam \inst6|d~0 .lut_mask = 64'h1D1D1D1D1D1D1D1D;
defparam \inst6|d~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst6|d[22] (
	.clk(\clk~input_o ),
	.d(\inst6|d [23]),
	.asdata(\inst6|d~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\inst20|SHIFTR5~0_combout ),
	.ena(\inst6|d[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst6|d [22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst6|d[22] .is_wysiwyg = "true";
defparam \inst6|d[22] .power_up = "low";
// synopsys translate_on

endmodule
