13:44:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
13:44:30 INFO  : Registering command handlers for Vitis TCF services
13:44:33 INFO  : XSCT server has started successfully.
13:44:33 INFO  : Successfully done setting XSCT server connection channel  
13:44:33 INFO  : plnx-install-location is set to ''
13:44:33 INFO  : Successfully done setting workspace for the tool. 
13:44:33 INFO  : Successfully done query RDI_DATADIR 
13:44:33 INFO  : Platform repository initialization has completed.
13:51:54 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
13:51:54 INFO  : Result from executing command 'getPlatforms': 
13:52:25 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:52:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:52:41 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:52:41 INFO  : (SwPlatform) Successfully done update_mss 
13:52:42 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:55:32 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
13:55:32 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
14:05:20 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
15:46:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
15:46:26 INFO  : XSCT server has started successfully.
15:46:26 INFO  : plnx-install-location is set to ''
15:46:26 INFO  : Successfully done setting XSCT server connection channel  
15:46:26 INFO  : Successfully done setting workspace for the tool. 
15:46:29 INFO  : Platform repository initialization has completed.
15:46:31 INFO  : Registering command handlers for Vitis TCF services
15:46:32 INFO  : Successfully done query RDI_DATADIR 
14:59:56 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
14:59:56 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
15:00:27 INFO  : Example project xaxidma_example_simple_poll_1 has been created successfully.
18:12:59 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
18:12:59 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
18:13:00 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:14:24 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:15:15 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:16:29 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:20:55 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:21:04 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:21:44 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:21:58 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:22:48 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:23:12 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:24:05 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:24:23 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:25:02 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:25:14 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:26:12 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:26:38 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:26:47 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:27:22 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:27:35 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:03 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:20 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:31 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:28:36 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:29:53 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:30:13 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:30:26 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:30:52 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:31:23 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:31:53 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:09 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:23 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:49 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:32:59 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:34:36 ERROR : Failed to openhw "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

18:37:08 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
18:37:08 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
18:37:08 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:38:33 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:38:54 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:38:58 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:39:39 INFO  : Successfully done sdx_reload_mss "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
18:39:39 INFO  : No changes in MSS file content so sources will not be generated.
18:40:29 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:40:35 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:41:17 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
18:41:51 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
11:06:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
11:06:34 INFO  : XSCT server has started successfully.
11:06:34 INFO  : Successfully done setting XSCT server connection channel  
11:06:34 INFO  : plnx-install-location is set to ''
11:06:34 INFO  : Successfully done setting workspace for the tool. 
11:06:38 INFO  : Platform repository initialization has completed.
11:06:39 INFO  : Registering command handlers for Vitis TCF services
11:06:39 INFO  : Successfully done query RDI_DATADIR 
11:55:50 INFO  : Hardware specification for platform project 'rfsoc_v2_platform' is updated.
11:57:18 INFO  : No changes in MSS file content so sources will not be generated.
11:57:25 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
11:57:25 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
11:57:40 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
11:58:21 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:01:59 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:04:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
12:04:57 INFO  : XSCT server has started successfully.
12:04:57 INFO  : Successfully done setting XSCT server connection channel  
12:04:57 INFO  : plnx-install-location is set to ''
12:04:57 INFO  : Successfully done setting workspace for the tool. 
12:05:02 INFO  : Platform repository initialization has completed.
12:05:03 INFO  : Successfully done query RDI_DATADIR 
12:05:03 INFO  : Registering command handlers for Vitis TCF services
12:09:44 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:54 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:56 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:57 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:09:59 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:00 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:01 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:09 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:32 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:40 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:10:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa is already opened

12:11:01 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:11:08 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:11:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa is already opened

12:14:31 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:14:31 ERROR : Failed to openhw "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper_exported.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

12:14:31 ERROR : Failed to update application flags from BSP for 'rfsoc_v2_application'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
12:16:07 WARN  : An unexpected exception occurred in the module 'platform project logging'
12:18:28 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:18:28 INFO  : Result from executing command 'getPlatforms': 
12:20:51 INFO  : Result from executing command 'getProjects': rfsoc_v2_platform
12:20:51 INFO  : Result from executing command 'getPlatforms': rfsoc_v2_platform|D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/rfsoc_v2_platform.xpfm
12:21:04 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:21:17 INFO  : Updating application flags with new BSP settings...
12:21:17 INFO  : Successfully updated application flags for project rfsoc_v2_application.
12:21:37 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
12:21:38 INFO  : The hardware specfication used by project 'rfsoc_v2_application' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:21:38 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream\top_level_wrapper_exported.bit' stored in project is removed.
12:21:39 INFO  : The updated bitstream files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\bitstream' in project 'rfsoc_v2_application'.
12:21:39 INFO  : The file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit\psu_init.tcl' stored in project is removed.
12:21:40 INFO  : The updated ps init files are copied from platform to folder 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application\_ide\psinit' in project 'rfsoc_v2_application'.
10:38:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
10:38:38 INFO  : XSCT server has started successfully.
10:38:38 INFO  : Successfully done setting XSCT server connection channel  
10:38:38 INFO  : plnx-install-location is set to ''
10:38:38 INFO  : Successfully done setting workspace for the tool. 
10:38:42 INFO  : Platform repository initialization has completed.
10:38:43 INFO  : Registering command handlers for Vitis TCF services
10:38:43 INFO  : Successfully done query RDI_DATADIR 
10:40:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:40:07 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:40:08 INFO  : 'jtag frequency' command is executed.
10:40:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:40:08 INFO  : Context for 'APU' is selected.
10:40:10 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:40:10 INFO  : 'configparams force-mem-access 1' command is executed.
10:40:11 INFO  : Context for 'APU' is selected.
10:40:12 INFO  : Boot mode is read from the target.
10:40:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:40:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:41:18 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:41:24 INFO  : 'set bp_41_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:41:32 INFO  : 'con -block -timeout 60' command is executed.
10:41:34 INFO  : 'bpremove $bp_41_18_fsbl_bp' command is executed.
10:41:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:41:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:43:40 ERROR : Memory write error at 0x1C000. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
10:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_41_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
----------------End of Script----------------

10:43:40 ERROR : Memory write error at 0x1C000. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
10:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:06 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
10:45:07 INFO  : 'jtag frequency' command is executed.
10:45:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:45:07 INFO  : Context for 'APU' is selected.
10:45:18 INFO  : System reset is completed.
10:45:21 INFO  : 'after 3000' command is executed.
10:45:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
10:51:42 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
10:51:43 INFO  : Context for 'APU' is selected.
10:51:43 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
10:51:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:51:44 INFO  : Context for 'APU' is selected.
10:51:45 INFO  : Boot mode is read from the target.
10:51:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:51:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:41 ERROR : Memory write error at 0xFFFC4000. Invalid DAP ACK value: 3
10:52:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

10:52:41 ERROR : Memory write error at 0xFFFC4000. Invalid DAP ACK value: 3
10:54:26 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:55:00 INFO  : Checking for BSP changes to sync application flags for project 'rfsoc_v2_application'...
10:55:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa is already opened

11:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
11:05:22 INFO  : 'jtag frequency' command is executed.
11:05:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:05:22 INFO  : Context for 'APU' is selected.
11:05:33 INFO  : System reset is completed.
11:05:37 INFO  : 'after 3000' command is executed.
11:05:40 INFO  : Context for 'APU' is selected.
11:05:46 INFO  : Cleared APU and A53 resets
11:05:58 INFO  : Context for 'RPU' is selected.
11:06:28 INFO  : Cleared RPU and R5 resets
11:06:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
11:12:33 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
11:12:40 INFO  : Context for 'APU' is selected.
11:12:40 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
11:12:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:42 INFO  : Context for 'APU' is selected.
11:12:42 INFO  : Boot mode is read from the target.
11:12:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:14:10 ERROR : Memory write error at 0xFFFD5F00. Invalid DAP ACK value: 3
11:14:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

11:14:10 ERROR : Memory write error at 0xFFFD5F00. Invalid DAP ACK value: 3
12:42:14 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
12:42:16 INFO  : XSCT server has started successfully.
12:42:16 INFO  : plnx-install-location is set to ''
12:42:16 INFO  : Successfully done setting XSCT server connection channel  
12:42:16 INFO  : Successfully done setting workspace for the tool. 
12:42:20 INFO  : Platform repository initialization has completed.
12:42:20 INFO  : Successfully done query RDI_DATADIR 
12:42:21 INFO  : Registering command handlers for Vitis TCF services
12:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:39 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:43:39 INFO  : 'jtag frequency' command is executed.
12:43:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:43:44 INFO  : Context for 'APU' is selected.
12:43:52 INFO  : System reset is completed.
12:43:55 INFO  : 'after 3000' command is executed.
12:43:56 INFO  : Context for 'APU' is selected.
12:43:59 INFO  : Cleared APU and A53 resets
12:44:03 INFO  : Context for 'RPU' is selected.
12:44:23 INFO  : Cleared RPU and R5 resets
12:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
12:50:03 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
12:50:05 INFO  : Context for 'APU' is selected.
12:50:07 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:50:09 INFO  : 'configparams force-mem-access 1' command is executed.
12:50:09 INFO  : Context for 'APU' is selected.
12:50:09 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
12:54:38 INFO  : 'psu_init' command is executed.
12:54:39 INFO  : 'after 1000' command is executed.
12:55:03 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:55:04 INFO  : 'after 1000' command is executed.
12:55:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:55:14 INFO  : 'catch {psu_protection}' command is executed.
12:55:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:55:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:58:07 ERROR : Memory write error at 0xA600. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
12:58:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
----------------End of Script----------------

12:58:07 ERROR : Memory write error at 0xA600. Cannot access Debug Port: invalid status: ACK_OK 0x03006327
12:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:13 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
12:59:13 INFO  : 'jtag frequency' command is executed.
12:59:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:59:15 INFO  : Context for 'APU' is selected.
12:59:21 INFO  : Cleared APU and A53 resets
12:59:44 INFO  : Context for 'RPU' is selected.
12:59:46 INFO  : Cleared RPU and R5 resets
12:59:47 INFO  : Context for 'APU' is selected.
12:59:49 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
12:59:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:49 INFO  : Context for 'APU' is selected.
12:59:50 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
14:08:11 ERROR : 'psu_init' is cancelled.
14:08:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

14:08:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
14:08:39 INFO  : XSCT server has started successfully.
14:08:39 INFO  : Successfully done setting XSCT server connection channel  
14:08:39 INFO  : plnx-install-location is set to ''
14:08:39 INFO  : Successfully done setting workspace for the tool. 
14:08:44 INFO  : Platform repository initialization has completed.
14:08:44 INFO  : Successfully done query RDI_DATADIR 
14:08:45 INFO  : Registering command handlers for Vitis TCF services
14:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:32 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:09:34 INFO  : 'jtag frequency' command is executed.
14:09:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:09:39 INFO  : Context for 'APU' is selected.
14:09:42 INFO  : Cleared APU and A53 resets
14:10:03 INFO  : Context for 'RPU' is selected.
14:10:06 INFO  : Cleared RPU and R5 resets
14:10:07 INFO  : Context for 'APU' is selected.
14:10:18 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:10:18 INFO  : 'configparams force-mem-access 1' command is executed.
14:10:18 INFO  : Context for 'APU' is selected.
14:10:18 INFO  : Sourcing of 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl' is done.
14:21:38 ERROR : 'psu_init' is cancelled.
14:21:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/psinit/psu_init.tcl
psu_init
----------------End of Script----------------

14:21:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\repos\RFSoC_Controller_V2\vitis_workspace\temp_xsdb_launch_script.tcl
14:21:55 INFO  : XSCT server has started successfully.
14:21:55 INFO  : Successfully done setting XSCT server connection channel  
14:21:55 INFO  : plnx-install-location is set to ''
14:21:55 INFO  : Successfully done setting workspace for the tool. 
14:22:00 INFO  : Platform repository initialization has completed.
14:22:00 INFO  : Successfully done query RDI_DATADIR 
14:22:01 INFO  : Registering command handlers for Vitis TCF services
14:22:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:23:02 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:23:09 INFO  : 'jtag frequency' command is executed.
14:23:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:23:15 INFO  : Context for 'APU' is selected.
14:23:19 INFO  : Cleared APU and A53 resets
14:23:27 INFO  : Context for 'RPU' is selected.
14:23:30 INFO  : Cleared RPU and R5 resets
14:23:32 INFO  : Context for 'APU' is selected.
14:24:10 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:24:13 INFO  : Context for 'APU' is selected.
14:24:13 INFO  : Boot mode is read from the target.
14:24:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:24:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:24:44 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
14:24:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

14:24:44 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
14:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:22 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
14:28:26 INFO  : 'jtag frequency' command is executed.
14:28:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:28:28 INFO  : Context for 'APU' is selected.
14:28:32 INFO  : Cleared APU and A53 resets
14:29:04 INFO  : Context for 'RPU' is selected.
14:29:19 INFO  : Cleared RPU and R5 resets
14:29:24 INFO  : Context for 'APU' is selected.
14:29:30 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
14:29:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:33 INFO  : Context for 'APU' is selected.
14:29:34 INFO  : Boot mode is read from the target.
14:29:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:30:05 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
14:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

14:30:05 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #3: EDITR not ready
09:09:48 INFO  : Connected to target on host '192.168.3.2' and port '3121'.
09:10:46 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
09:10:47 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
09:10:47 INFO  : 'jtag frequency' command is executed.
09:10:47 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:10:47 INFO  : Context for 'APU' is selected.
09:10:47 INFO  : Cleared APU and A53 resets
09:10:49 INFO  : Context for 'RPU' is selected.
09:10:49 INFO  : Cleared RPU and R5 resets
09:10:49 INFO  : Context for 'APU' is selected.
09:10:51 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
09:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:51 INFO  : Context for 'APU' is selected.
09:10:51 INFO  : Boot mode is read from the target.
09:10:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:10:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:10:51 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
09:10:51 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
----------------End of Script----------------

09:10:51 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
09:11:16 INFO  : Connected through redirection to target on host '192.168.3.2' and port '3121'.
09:11:17 INFO  : Jtag cable 'Digilent JTAG-SMT2NC 210308A5F038' is selected.
09:11:17 INFO  : 'jtag frequency' command is executed.
09:11:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:11:17 INFO  : Context for 'APU' is selected.
09:11:18 INFO  : System reset is completed.
09:11:21 INFO  : 'after 3000' command is executed.
09:11:21 INFO  : Context for 'APU' is selected.
09:11:22 INFO  : Cleared APU and A53 resets
09:11:23 INFO  : Context for 'RPU' is selected.
09:11:23 INFO  : Cleared RPU and R5 resets
09:11:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}' command is executed.
09:11:43 INFO  : Device configured successfully with "D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit"
09:11:44 INFO  : Context for 'APU' is selected.
09:11:44 INFO  : Hardware design and registers information is loaded from 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa'.
09:11:44 INFO  : 'configparams force-mem-access 1' command is executed.
09:11:45 INFO  : Context for 'APU' is selected.
09:11:45 INFO  : Boot mode is read from the target.
09:11:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:11:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:11:46 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:11:46 INFO  : 'set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:12:48 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
09:12:48 INFO  : 'bpremove $bp_11_46_fsbl_bp' command is executed.
09:12:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:12:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:12:53 INFO  : The application 'D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf' is downloaded to processor 'psu_cortexa53_0'.
09:12:53 INFO  : 'configparams force-mem-access 0' command is executed.
09:12:53 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:192.168.3.2:3121]
source C:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT2NC 210308A5F038" && level==0 && jtag_device_ctx=="jsn-JTAG-SMT2NC-210308A5F038-147e2093-0"}
fpga -file D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/_ide/bitstream/top_level_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/hw/top_level_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_platform/export/rfsoc_v2_platform/sw/rfsoc_v2_platform/boot/fsbl.elf
set bp_11_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/repos/RFSoC_Controller_V2/vitis_workspace/rfsoc_v2_application/Debug/rfsoc_v2_application.elf
configparams force-mem-access 0
----------------End of Script----------------

09:12:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:12:54 INFO  : 'con' command is executed.
09:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:12:54 INFO  : Launch script is exported to file 'D:\repos\RFSoC_Controller_V2\vitis_workspace\rfsoc_v2_application_system\_ide\scripts\systemdebugger_no_fpga_flash_standalone.tcl'
