#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[12].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[12].in[0] (.names at (23,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.280     3.843
dout[12].out[0] (.names at (23,1))                               0.000     3.843
| (intra 'clb' routing)                                          0.149     3.991
| (inter-block routing)                                          0.524     4.515
| (intra 'io' routing)                                           0.118     4.633
out:dout[12].outpad[0] (.output at (29,0))                       0.000     4.633
data arrival time                                                          4.633

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.633
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.633


#Path 2
Startpoint: $abc$1190$lo2.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo2.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo2.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.723
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].out[0] (.names at (23,1))                       0.000     3.723
| (intra 'clb' routing)                                                                                                                                                          0.149     3.871
| (inter-block routing)                                                                                                                                                          0.284     4.155
| (intra 'bram' routing)                                                                                                                                                         0.000     4.155
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[7] (TDP36K at (24,1))                                                                                           -0.000     4.155
data arrival time                                                                                                                                                                          4.155

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.155
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.556


#Path 3
Startpoint: $abc$1190$lo2.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo2.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo2.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.723
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2].out[0] (.names at (23,1))                       0.000     3.723
| (intra 'clb' routing)                                                                                                                                                          0.149     3.871
| (inter-block routing)                                                                                                                                                          0.284     4.155
| (intra 'bram' routing)                                                                                                                                                         0.000     4.155
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[7] (TDP36K at (24,1))                                                                                           -0.000     4.155
data arrival time                                                                                                                                                                          4.155

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.155
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.556


#Path 4
Startpoint: $abc$1190$lo6.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo6.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo6.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.723
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].out[0] (.names at (23,1))                       0.000     3.723
| (intra 'clb' routing)                                                                                                                                                          0.149     3.871
| (inter-block routing)                                                                                                                                                          0.284     4.155
| (intra 'bram' routing)                                                                                                                                                         0.000     4.155
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[11] (TDP36K at (24,1))                                                                                          -0.000     4.155
data arrival time                                                                                                                                                                          4.155

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.155
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.556


#Path 5
Startpoint: $abc$1190$lo6.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo6.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo6.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.280     3.723
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6].out[0] (.names at (23,1))                       0.000     3.723
| (intra 'clb' routing)                                                                                                                                                          0.149     3.871
| (inter-block routing)                                                                                                                                                          0.284     4.155
| (intra 'bram' routing)                                                                                                                                                         0.000     4.155
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[11] (TDP36K at (24,1))                                                                                          -0.000     4.155
data arrival time                                                                                                                                                                          4.155

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.155
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.556


#Path 6
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[22].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[22].in[0] (.names at (25,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[22].out[0] (.names at (25,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.644     4.425
| (intra 'io' routing)                                           0.118     4.543
out:dout[22].outpad[0] (.output at (34,0))                      -0.000     4.543
data arrival time                                                          4.543

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.543
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.543


#Path 7
Startpoint: $abc$1190$lo9.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[14] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo9.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo9.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.663
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9].out[0] (.names at (23,1))                       0.000     3.663
| (intra 'clb' routing)                                                                                                                                                          0.149     3.811
| (inter-block routing)                                                                                                                                                          0.284     4.095
| (intra 'bram' routing)                                                                                                                                                         0.000     4.095
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[14] (TDP36K at (24,1))                                                                                          -0.000     4.095
data arrival time                                                                                                                                                                          4.095

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.095
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.496


#Path 8
Startpoint: $abc$1190$lo8.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo8.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo8.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.663
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].out[0] (.names at (23,1))                       0.000     3.663
| (intra 'clb' routing)                                                                                                                                                          0.149     3.811
| (inter-block routing)                                                                                                                                                          0.284     4.095
| (intra 'bram' routing)                                                                                                                                                         0.000     4.095
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[13] (TDP36K at (24,1))                                                                                          -0.000     4.095
data arrival time                                                                                                                                                                          4.095

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.095
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.496


#Path 9
Startpoint: $abc$1190$lo8.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo8.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo8.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.663
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8].out[0] (.names at (23,1))                       0.000     3.663
| (intra 'clb' routing)                                                                                                                                                          0.149     3.811
| (inter-block routing)                                                                                                                                                          0.284     4.095
| (intra 'bram' routing)                                                                                                                                                         0.000     4.095
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[13] (TDP36K at (24,1))                                                                                          -0.000     4.095
data arrival time                                                                                                                                                                          4.095

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.095
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.496


#Path 10
Startpoint: $abc$1190$lo7.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo7.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo7.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.663
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names at (23,1))                       0.000     3.663
| (intra 'clb' routing)                                                                                                                                                          0.149     3.811
| (inter-block routing)                                                                                                                                                          0.284     4.095
| (intra 'bram' routing)                                                                                                                                                         0.000     4.095
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[12] (TDP36K at (24,1))                                                                                          -0.000     4.095
data arrival time                                                                                                                                                                          4.095

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.095
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.496


#Path 11
Startpoint: $abc$1190$lo7.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo7.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo7.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.220     3.663
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7].out[0] (.names at (23,1))                       0.000     3.663
| (intra 'clb' routing)                                                                                                                                                          0.149     3.811
| (inter-block routing)                                                                                                                                                          0.284     4.095
| (intra 'bram' routing)                                                                                                                                                         0.000     4.095
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[12] (TDP36K at (24,1))                                                                                          -0.000     4.095
data arrival time                                                                                                                                                                          4.095

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.095
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.496


#Path 12
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[13].outpad[0] (.output at (29,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[13].in[0] (.names at (23,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.120     3.683
dout[13].out[0] (.names at (23,1))                               0.000     3.683
| (intra 'clb' routing)                                          0.149     3.831
| (inter-block routing)                                          0.524     4.355
| (intra 'io' routing)                                           0.118     4.473
out:dout[13].outpad[0] (.output at (29,0))                      -0.000     4.473
data arrival time                                                          4.473

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.473
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.473


#Path 13
Startpoint: $abc$1190$lo1.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo1.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo1.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.170     3.613
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].out[0] (.names at (23,1))                       0.000     3.613
| (intra 'clb' routing)                                                                                                                                                          0.149     3.761
| (inter-block routing)                                                                                                                                                          0.284     4.045
| (intra 'bram' routing)                                                                                                                                                         0.000     4.045
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[6] (TDP36K at (24,1))                                                                                           -0.000     4.045
data arrival time                                                                                                                                                                          4.045

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.045
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.446


#Path 14
Startpoint: $abc$1190$lo1.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo1.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo1.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.170     3.613
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1].out[0] (.names at (23,1))                       0.000     3.613
| (intra 'clb' routing)                                                                                                                                                          0.149     3.761
| (inter-block routing)                                                                                                                                                          0.284     4.045
| (intra 'bram' routing)                                                                                                                                                         0.000     4.045
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[6] (TDP36K at (24,1))                                                                                           -0.000     4.045
data arrival time                                                                                                                                                                          4.045

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -4.045
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.446


#Path 15
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[20].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[20].in[0] (.names at (25,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[20].out[0] (.names at (25,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.524     4.305
| (intra 'io' routing)                                           0.118     4.423
out:dout[20].outpad[0] (.output at (33,0))                      -0.000     4.423
data arrival time                                                          4.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.423


#Path 16
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[17].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[17].in[0] (.names at (25,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[17].out[0] (.names at (25,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.524     4.305
| (intra 'io' routing)                                           0.118     4.423
out:dout[17].outpad[0] (.output at (31,0))                      -0.000     4.423
data arrival time                                                          4.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.423


#Path 17
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[21].outpad[0] (.output at (33,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[21].in[0] (.names at (25,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[21].out[0] (.names at (25,1))                               0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.524     4.305
| (intra 'io' routing)                                           0.118     4.423
out:dout[21].outpad[0] (.output at (33,0))                      -0.000     4.423
data arrival time                                                          4.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.423


#Path 18
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[18].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[18].in[0] (.names at (26,1))                                0.000     3.443
| (primitive '.names' combinational delay)                       0.170     3.613
dout[18].out[0] (.names at (26,1))                               0.000     3.613
| (intra 'clb' routing)                                          0.149     3.761
| (inter-block routing)                                          0.524     4.285
| (intra 'io' routing)                                           0.118     4.403
out:dout[18].outpad[0] (.output at (32,0))                      -0.000     4.403
data arrival time                                                          4.403

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.403


#Path 19
Startpoint: $abc$1058$lo03.Q[0] (dffsre at (23,1) clocked by clk)
Endpoint  : out:dout[23].outpad[0] (.output at (34,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo03.C[0] (dffsre at (23,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo03.Q[0] (dffsre at (23,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[23].in[1] (.names at (29,1))                                0.000     3.563
| (primitive '.names' combinational delay)                       0.170     3.733
dout[23].out[0] (.names at (29,1))                               0.000     3.733
| (intra 'clb' routing)                                          0.149     3.881
| (inter-block routing)                                          0.404     4.285
| (intra 'io' routing)                                           0.118     4.403
out:dout[23].outpad[0] (.output at (34,0))                      -0.000     4.403
data arrival time                                                          4.403

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.403
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.403


#Path 20
Startpoint: $abc$1190$lo5.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo5.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo5.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].out[0] (.names at (23,1))                       0.000     3.563
| (intra 'clb' routing)                                                                                                                                                          0.149     3.711
| (inter-block routing)                                                                                                                                                          0.284     3.995
| (intra 'bram' routing)                                                                                                                                                         0.000     3.995
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[10] (TDP36K at (24,1))                                                                                           0.000     3.995
data arrival time                                                                                                                                                                          3.995

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.995
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.396


#Path 21
Startpoint: $abc$1190$lo5.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo5.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo5.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5].out[0] (.names at (23,1))                       0.000     3.563
| (intra 'clb' routing)                                                                                                                                                          0.149     3.711
| (inter-block routing)                                                                                                                                                          0.284     3.995
| (intra 'bram' routing)                                                                                                                                                         0.000     3.995
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[10] (TDP36K at (24,1))                                                                                           0.000     3.995
data arrival time                                                                                                                                                                          3.995

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.995
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.396


#Path 22
Startpoint: $abc$1190$lo3.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo3.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo3.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].out[0] (.names at (23,1))                       0.000     3.563
| (intra 'clb' routing)                                                                                                                                                          0.149     3.711
| (inter-block routing)                                                                                                                                                          0.284     3.995
| (intra 'bram' routing)                                                                                                                                                         0.000     3.995
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[8] (TDP36K at (24,1))                                                                                            0.000     3.995
data arrival time                                                                                                                                                                          3.995

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.995
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.396


#Path 23
Startpoint: $abc$1190$lo3.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo3.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo3.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.120     3.563
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3].out[0] (.names at (23,1))                       0.000     3.563
| (intra 'clb' routing)                                                                                                                                                          0.149     3.711
| (inter-block routing)                                                                                                                                                          0.284     3.995
| (intra 'bram' routing)                                                                                                                                                         0.000     3.995
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[8] (TDP36K at (24,1))                                                                                            0.000     3.995
data arrival time                                                                                                                                                                          3.995

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.995
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.396


#Path 24
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[31].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[31].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[31].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.644     4.237
| (intra 'io' routing)                                           0.118     4.355
out:dout[31].outpad[0] (.output at (38,0))                       0.000     4.355
data arrival time                                                          4.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.355


#Path 25
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[30].outpad[0] (.output at (38,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[30].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[30].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.644     4.237
| (intra 'io' routing)                                           0.118     4.355
out:dout[30].outpad[0] (.output at (38,0))                       0.000     4.355
data arrival time                                                          4.355

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.355
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.355


#Path 26
Startpoint: $abc$1190$lo0.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo0.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo0.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.513
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].out[0] (.names at (23,1))                       0.000     3.513
| (intra 'clb' routing)                                                                                                                                                          0.149     3.661
| (inter-block routing)                                                                                                                                                          0.284     3.945
| (intra 'bram' routing)                                                                                                                                                         0.000     3.945
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[5] (TDP36K at (24,1))                                                                                            0.000     3.945
data arrival time                                                                                                                                                                          3.945

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.945
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.346


#Path 27
Startpoint: $abc$1190$lo0.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo0.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo0.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].in[2] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.513
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0].out[0] (.names at (23,1))                       0.000     3.513
| (intra 'clb' routing)                                                                                                                                                          0.149     3.661
| (inter-block routing)                                                                                                                                                          0.284     3.945
| (intra 'bram' routing)                                                                                                                                                         0.000     3.945
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[5] (TDP36K at (24,1))                                                                                            0.000     3.945
data arrival time                                                                                                                                                                          3.945

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.945
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.346


#Path 28
Startpoint: $abc$1190$lo4.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo4.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo4.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].in[1] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.513
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].out[0] (.names at (23,1))                       0.000     3.513
| (intra 'clb' routing)                                                                                                                                                          0.149     3.661
| (inter-block routing)                                                                                                                                                          0.284     3.945
| (intra 'bram' routing)                                                                                                                                                         0.000     3.945
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A1_i[9] (TDP36K at (24,1))                                                                                            0.000     3.945
data arrival time                                                                                                                                                                          3.945

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A1_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.945
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.346


#Path 29
Startpoint: $abc$1190$lo4.Q[0] (dffsre at (22,1) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'clb' routing)                                                                                                                                                          2.000     2.099
$abc$1190$lo4.C[0] (dffsre at (22,1))                                                                                                                                            0.000     2.099
| (primitive 'dffsre' Tcq_max)                                                                                                                                                   0.709     2.809
$abc$1190$lo4.Q[0] (dffsre at (22,1)) [clock-to-output]                                                                                                                          0.000     2.809
| (intra 'clb' routing)                                                                                                                                                          0.142     2.951
| (inter-block routing)                                                                                                                                                          0.284     3.235
| (intra 'clb' routing)                                                                                                                                                          0.208     3.443
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].in[1] (.names at (23,1))                        0.000     3.443
| (primitive '.names' combinational delay)                                                                                                                                       0.070     3.513
$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4].out[0] (.names at (23,1))                       0.000     3.513
| (intra 'clb' routing)                                                                                                                                                          0.149     3.661
| (inter-block routing)                                                                                                                                                          0.284     3.945
| (intra 'bram' routing)                                                                                                                                                         0.000     3.945
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_A2_i[9] (TDP36K at (24,1))                                                                                            0.000     3.945
data arrival time                                                                                                                                                                          3.945

clock clk (rise edge)                                                                                                                                                            0.000     0.000
clock source latency                                                                                                                                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                                                                                   0.000     0.000
| (intra 'io' routing)                                                                                                                                                           0.099     0.099
| (inter-block routing)                                                                                                                                                          0.000     0.099
| (intra 'bram' routing)                                                                                                                                                         0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_A2_i[0] (TDP36K at (24,1))                                                                                             0.000     0.099
clock uncertainty                                                                                                                                                                0.000     0.099
cell setup time                                                                                                                                                                 -0.500    -0.401
data required time                                                                                                                                                                        -0.401
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                        -0.401
data arrival time                                                                                                                                                                         -3.945
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                          -4.346


#Path 30
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[7].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[7].in[0] (.names at (25,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[7].out[0] (.names at (25,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.404     4.185
| (intra 'io' routing)                                           0.118     4.303
out:dout[7].outpad[0] (.output at (26,0))                       -0.000     4.303
data arrival time                                                          4.303

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.303


#Path 31
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[2].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[2].in[0] (.names at (25,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[2].out[0] (.names at (25,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.404     4.185
| (intra 'io' routing)                                           0.118     4.303
out:dout[2].outpad[0] (.output at (24,0))                       -0.000     4.303
data arrival time                                                          4.303

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.303


#Path 32
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[19].outpad[0] (.output at (32,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[19].in[0] (.names at (26,1))                                0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[19].out[0] (.names at (26,1))                               0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.524     4.185
| (intra 'io' routing)                                           0.118     4.303
out:dout[19].outpad[0] (.output at (32,0))                       0.000     4.303
data arrival time                                                          4.303

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.303
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.303


#Path 33
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[8].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[8].in[0] (.names at (25,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.170     3.733
dout[8].out[0] (.names at (25,1))                                0.000     3.733
| (intra 'clb' routing)                                          0.149     3.881
| (inter-block routing)                                          0.284     4.165
| (intra 'io' routing)                                           0.118     4.283
out:dout[8].outpad[0] (.output at (27,0))                       -0.000     4.283
data arrival time                                                          4.283

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.283
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.283


#Path 34
Startpoint: $abc$1058$lo07.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[27].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo07.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo07.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[27].in[1] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[27].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.524     4.117
| (intra 'io' routing)                                           0.118     4.235
out:dout[27].outpad[0] (.output at (36,0))                       0.000     4.235
data arrival time                                                          4.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.235


#Path 35
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[29].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[29].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[29].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.524     4.117
| (intra 'io' routing)                                           0.118     4.235
out:dout[29].outpad[0] (.output at (37,0))                       0.000     4.235
data arrival time                                                          4.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.235


#Path 36
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[28].outpad[0] (.output at (37,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[28].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[28].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.524     4.117
| (intra 'io' routing)                                           0.118     4.235
out:dout[28].outpad[0] (.output at (37,0))                       0.000     4.235
data arrival time                                                          4.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.235


#Path 37
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[26].outpad[0] (.output at (36,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[26].in[0] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[26].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.524     4.117
| (intra 'io' routing)                                           0.118     4.235
out:dout[26].outpad[0] (.output at (36,0))                       0.000     4.235
data arrival time                                                          4.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.235


#Path 38
Startpoint: $abc$1058$lo05.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[25].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo05.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo05.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[25].in[1] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[25].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.524     4.117
| (intra 'io' routing)                                           0.118     4.235
out:dout[25].outpad[0] (.output at (35,0))                       0.000     4.235
data arrival time                                                          4.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.235


#Path 39
Startpoint: $abc$1058$lo04.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[24].outpad[0] (.output at (35,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo04.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo04.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[24].in[1] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.280     3.445
dout[24].out[0] (.names at (29,1))                               0.000     3.445
| (intra 'clb' routing)                                          0.149     3.594
| (inter-block routing)                                          0.524     4.117
| (intra 'io' routing)                                           0.118     4.235
out:dout[24].outpad[0] (.output at (35,0))                       0.000     4.235
data arrival time                                                          4.235

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.235
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.235


#Path 40
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[15].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[15].in[0] (.names at (26,1))                                0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[15].out[0] (.names at (26,1))                               0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.404     4.065
| (intra 'io' routing)                                           0.118     4.183
out:dout[15].outpad[0] (.output at (30,0))                       0.000     4.183
data arrival time                                                          4.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.183


#Path 41
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[14].outpad[0] (.output at (30,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[14].in[0] (.names at (26,1))                                0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[14].out[0] (.names at (26,1))                               0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.404     4.065
| (intra 'io' routing)                                           0.118     4.183
out:dout[14].outpad[0] (.output at (30,0))                       0.000     4.183
data arrival time                                                          4.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.183


#Path 42
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[5].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[5].in[0] (.names at (26,1))                                 0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[5].out[0] (.names at (26,1))                                0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.404     4.065
| (intra 'io' routing)                                           0.118     4.183
out:dout[5].outpad[0] (.output at (25,0))                        0.000     4.183
data arrival time                                                          4.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.183


#Path 43
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[9].outpad[0] (.output at (27,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[9].in[0] (.names at (25,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[9].out[0] (.names at (25,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.284     4.065
| (intra 'io' routing)                                           0.118     4.183
out:dout[9].outpad[0] (.output at (27,0))                       -0.000     4.183
data arrival time                                                          4.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.183


#Path 44
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[4].outpad[0] (.output at (25,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[4].in[0] (.names at (26,1))                                 0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[4].out[0] (.names at (26,1))                                0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.404     4.065
| (intra 'io' routing)                                           0.118     4.183
out:dout[4].outpad[0] (.output at (25,0))                        0.000     4.183
data arrival time                                                          4.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.183


#Path 45
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[0].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[0].in[0] (.names at (25,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[0].out[0] (.names at (25,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.284     4.065
| (intra 'io' routing)                                           0.118     4.183
out:dout[0].outpad[0] (.output at (23,0))                       -0.000     4.183
data arrival time                                                          4.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.183


#Path 46
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[1].outpad[0] (.output at (23,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.404     3.355
| (intra 'clb' routing)                                          0.208     3.563
dout[1].in[0] (.names at (25,1))                                 0.000     3.563
| (primitive '.names' combinational delay)                       0.070     3.633
dout[1].out[0] (.names at (25,1))                                0.000     3.633
| (intra 'clb' routing)                                          0.149     3.781
| (inter-block routing)                                          0.284     4.065
| (intra 'io' routing)                                           0.118     4.183
out:dout[1].outpad[0] (.output at (23,0))                       -0.000     4.183
data arrival time                                                          4.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.183


#Path 47
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[3].outpad[0] (.output at (24,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[3].in[0] (.names at (26,1))                                 0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[3].out[0] (.names at (26,1))                                0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.284     3.945
| (intra 'io' routing)                                           0.118     4.063
out:dout[3].outpad[0] (.output at (24,0))                        0.000     4.063
data arrival time                                                          4.063

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.063


#Path 48
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[6].outpad[0] (.output at (26,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[6].in[0] (.names at (26,1))                                 0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[6].out[0] (.names at (26,1))                                0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.284     3.945
| (intra 'io' routing)                                           0.118     4.063
out:dout[6].outpad[0] (.output at (26,0))                        0.000     4.063
data arrival time                                                          4.063

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.063


#Path 49
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[10].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[10].in[0] (.names at (26,1))                                0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[10].out[0] (.names at (26,1))                               0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.284     3.945
| (intra 'io' routing)                                           0.118     4.063
out:dout[10].outpad[0] (.output at (28,0))                       0.000     4.063
data arrival time                                                          4.063

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.063


#Path 50
Startpoint: $abc$1058$lo12.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[11].outpad[0] (.output at (28,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo12.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo12.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.142     2.951
| (inter-block routing)                                          0.284     3.235
| (intra 'clb' routing)                                          0.208     3.443
dout[11].in[0] (.names at (26,1))                                0.000     3.443
| (primitive '.names' combinational delay)                       0.070     3.513
dout[11].out[0] (.names at (26,1))                               0.000     3.513
| (intra 'clb' routing)                                          0.149     3.661
| (inter-block routing)                                          0.284     3.945
| (intra 'io' routing)                                           0.118     4.063
out:dout[11].outpad[0] (.output at (28,0))                       0.000     4.063
data arrival time                                                          4.063

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.063
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.063


#Path 51
Startpoint: $abc$1058$lo32.Q[0] (dffsre at (29,1) clocked by clk)
Endpoint  : out:dout[16].outpad[0] (.output at (31,0) clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input at (1,0))                                   0.000     0.000
| (intra 'io' routing)                                           0.099     0.099
| (inter-block routing)                                          0.000     0.099
| (intra 'clb' routing)                                          2.000     2.099
$abc$1058$lo32.C[0] (dffsre at (29,1))                           0.000     2.099
| (primitive 'dffsre' Tcq_max)                                   0.709     2.809
$abc$1058$lo32.Q[0] (dffsre at (29,1)) [clock-to-output]         0.000     2.809
| (intra 'clb' routing)                                          0.356     3.165
dout[16].in[2] (.names at (29,1))                                0.000     3.165
| (primitive '.names' combinational delay)                       0.220     3.385
dout[16].out[0] (.names at (29,1))                               0.000     3.385
| (intra 'clb' routing)                                          0.149     3.534
| (inter-block routing)                                          0.284     3.817
| (intra 'io' routing)                                           0.118     3.935
out:dout[16].outpad[0] (.output at (31,0))                      -0.000     3.935
data arrival time                                                          3.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.935


#Path 52
Startpoint: di[1].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[1].inpad[0] (.input at (2,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      1.004     1.103
| (intra 'bram' routing)                                                                                     0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[1] (TDP36K at (24,1))                       0.000     1.103
data arrival time                                                                                                      1.103

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.103
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.504


#Path 53
Startpoint: di[0].inpad[0] (.input at (2,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[0].inpad[0] (.input at (2,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      1.004     1.103
| (intra 'bram' routing)                                                                                     0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[0] (TDP36K at (24,1))                       0.000     1.103
data arrival time                                                                                                      1.103

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.103
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.504


#Path 54
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    1.004     1.103
| (intra 'bram' routing)                                                                                   0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[1] (TDP36K at (24,1))                        0.000     1.103
data arrival time                                                                                                    1.103

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.504


#Path 55
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    1.004     1.103
| (intra 'bram' routing)                                                                                   0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B1_i[0] (TDP36K at (24,1))                        0.000     1.103
data arrival time                                                                                                    1.103

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.504


#Path 56
Startpoint: di[2].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[2] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[2].inpad[0] (.input at (3,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      1.004     1.103
| (intra 'bram' routing)                                                                                     0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[2] (TDP36K at (24,1))                       0.000     1.103
data arrival time                                                                                                      1.103

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.103
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.504


#Path 57
Startpoint: di[3].inpad[0] (.input at (3,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[3] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[3].inpad[0] (.input at (3,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      1.004     1.103
| (intra 'bram' routing)                                                                                     0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[3] (TDP36K at (24,1))                       0.000     1.103
data arrival time                                                                                                      1.103

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -1.103
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.504


#Path 58
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B1_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    1.004     1.103
| (intra 'bram' routing)                                                                                   0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B1_i[0] (TDP36K at (24,1))                       0.000     1.103
data arrival time                                                                                                    1.103

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.504


#Path 59
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    1.004     1.103
| (intra 'bram' routing)                                                                                   0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[0] (TDP36K at (24,1))                        0.000     1.103
data arrival time                                                                                                    1.103

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.504


#Path 60
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    1.004     1.103
| (intra 'bram' routing)                                                                                   0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].BE_B2_i[1] (TDP36K at (24,1))                        0.000     1.103
data arrival time                                                                                                    1.103

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.504


#Path 61
Startpoint: we.inpad[0] (.input at (1,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B2_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
input external delay                                                                                       0.000     0.000
we.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    1.004     1.103
| (intra 'bram' routing)                                                                                   0.000     1.103
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WEN_B2_i[0] (TDP36K at (24,1))                       0.000     1.103
data arrival time                                                                                                    1.103

clock clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                       0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                     0.099     0.099
| (inter-block routing)                                                                                    0.000     0.099
| (intra 'bram' routing)                                                                                   0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                       0.000     0.099
clock uncertainty                                                                                          0.000     0.099
cell setup time                                                                                           -0.500    -0.401
data required time                                                                                                  -0.401
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.401
data arrival time                                                                                                   -1.103
--------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                    -1.504


#Path 62
Startpoint: di[6].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[6].inpad[0] (.input at (5,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.884     0.983
| (intra 'bram' routing)                                                                                     0.000     0.983
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[6] (TDP36K at (24,1))                       0.000     0.983
data arrival time                                                                                                      0.983

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.983
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.384


#Path 63
Startpoint: di[5].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[5].inpad[0] (.input at (4,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.884     0.983
| (intra 'bram' routing)                                                                                     0.000     0.983
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[5] (TDP36K at (24,1))                       0.000     0.983
data arrival time                                                                                                      0.983

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.983
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.384


#Path 64
Startpoint: di[4].inpad[0] (.input at (4,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[4] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[4].inpad[0] (.input at (4,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.884     0.983
| (intra 'bram' routing)                                                                                     0.000     0.983
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[4] (TDP36K at (24,1))                       0.000     0.983
data arrival time                                                                                                      0.983

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.983
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.384


#Path 65
Startpoint: di[7].inpad[0] (.input at (5,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[7].inpad[0] (.input at (5,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.884     0.983
| (intra 'bram' routing)                                                                                     0.000     0.983
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[7] (TDP36K at (24,1))                       0.000     0.983
data arrival time                                                                                                      0.983

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.983
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.384


#Path 66
Startpoint: di[8].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[8].inpad[0] (.input at (6,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.884     0.983
| (intra 'bram' routing)                                                                                     0.000     0.983
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[8] (TDP36K at (24,1))                       0.000     0.983
data arrival time                                                                                                      0.983

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.983
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.384


#Path 67
Startpoint: di[9].inpad[0] (.input at (6,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[9].inpad[0] (.input at (6,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.884     0.983
| (intra 'bram' routing)                                                                                     0.000     0.983
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[9] (TDP36K at (24,1))                       0.000     0.983
data arrival time                                                                                                      0.983

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.983
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.384


#Path 68
Startpoint: di[10].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[10].inpad[0] (.input at (7,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.764     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[10] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 69
Startpoint: di[11].inpad[0] (.input at (7,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[11].inpad[0] (.input at (7,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.764     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[11] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 70
Startpoint: di[12].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[12].inpad[0] (.input at (8,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.764     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[12] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 71
Startpoint: di[13].inpad[0] (.input at (8,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[13].inpad[0] (.input at (8,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.764     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[13] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 72
Startpoint: di[14].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[14].inpad[0] (.input at (9,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.764     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[14] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 73
Startpoint: di[18].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[18].inpad[0] (.input at (11,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.764     0.863
| (intra 'bram' routing)                                                                                     0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[0] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                      0.863

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.863
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.264


#Path 74
Startpoint: di[19].inpad[0] (.input at (11,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[19].inpad[0] (.input at (11,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.764     0.863
| (intra 'bram' routing)                                                                                     0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[1] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                      0.863

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.863
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.264


#Path 75
Startpoint: di[15].inpad[0] (.input at (9,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[15].inpad[0] (.input at (9,0))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.764     0.863
| (intra 'bram' routing)                                                                                      0.000     0.863
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[15] (TDP36K at (24,1))                       0.000     0.863
data arrival time                                                                                                       0.863

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.863
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 76
Startpoint: di[21].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[21].inpad[0] (.input at (12,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.740     0.839
| (intra 'bram' routing)                                                                                     0.000     0.839
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[3] (TDP36K at (24,1))                       0.000     0.839
data arrival time                                                                                                      0.839

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.839
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.240


#Path 77
Startpoint: di[20].inpad[0] (.input at (12,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[20].inpad[0] (.input at (12,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.740     0.839
| (intra 'bram' routing)                                                                                     0.000     0.839
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[2] (TDP36K at (24,1))                       0.000     0.839
data arrival time                                                                                                      0.839

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.839
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.240


#Path 78
Startpoint: di[27].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[27].inpad[0] (.input at (15,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.644     0.743
| (intra 'bram' routing)                                                                                     0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[9] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                      0.743

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.743
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.144


#Path 79
Startpoint: di[26].inpad[0] (.input at (15,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[26].inpad[0] (.input at (15,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.644     0.743
| (intra 'bram' routing)                                                                                     0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[8] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                      0.743

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.743
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.144


#Path 80
Startpoint: di[25].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[25].inpad[0] (.input at (14,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.644     0.743
| (intra 'bram' routing)                                                                                     0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[7] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                      0.743

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.743
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.144


#Path 81
Startpoint: di[24].inpad[0] (.input at (14,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[24].inpad[0] (.input at (14,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.644     0.743
| (intra 'bram' routing)                                                                                     0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[6] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                      0.743

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.743
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.144


#Path 82
Startpoint: di[16].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[16].inpad[0] (.input at (10,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.644     0.743
| (intra 'bram' routing)                                                                                      0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[16] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                       0.743

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.743
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.144


#Path 83
Startpoint: di[17].inpad[0] (.input at (10,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[17].inpad[0] (.input at (10,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.644     0.743
| (intra 'bram' routing)                                                                                      0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B1_i[17] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                       0.743

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.743
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.144


#Path 84
Startpoint: di[23].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[23].inpad[0] (.input at (13,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.644     0.743
| (intra 'bram' routing)                                                                                     0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[5] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                      0.743

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.743
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.144


#Path 85
Startpoint: di[22].inpad[0] (.input at (13,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
di[22].inpad[0] (.input at (13,0))                                                                           0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.644     0.743
| (intra 'bram' routing)                                                                                     0.000     0.743
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[4] (TDP36K at (24,1))                       0.000     0.743
data arrival time                                                                                                      0.743

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.743
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.144


#Path 86
Startpoint: di[31].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[31].inpad[0] (.input at (17,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.524     0.623
| (intra 'bram' routing)                                                                                      0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[13] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                       0.623

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.623
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.024


#Path 87
Startpoint: di[28].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[28].inpad[0] (.input at (16,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.524     0.623
| (intra 'bram' routing)                                                                                      0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[10] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                       0.623

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.623
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.024


#Path 88
Startpoint: addr[0].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[0].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.524     0.623
| (intra 'bram' routing)                                                                                    0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[5] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                     0.623

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.623
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.024


#Path 89
Startpoint: addr[1].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[1].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.524     0.623
| (intra 'bram' routing)                                                                                    0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[6] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                     0.623

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.623
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.024


#Path 90
Startpoint: di[29].inpad[0] (.input at (16,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[29].inpad[0] (.input at (16,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.524     0.623
| (intra 'bram' routing)                                                                                      0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[11] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                       0.623

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.623
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.024


#Path 91
Startpoint: addr[1].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[1].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.524     0.623
| (intra 'bram' routing)                                                                                    0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[6] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                     0.623

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.623
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.024


#Path 92
Startpoint: addr[0].inpad[0] (.input at (18,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[0].inpad[0] (.input at (18,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.524     0.623
| (intra 'bram' routing)                                                                                    0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[5] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                     0.623

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.623
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -1.024


#Path 93
Startpoint: di[30].inpad[0] (.input at (17,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          0.000     0.000
di[30].inpad[0] (.input at (17,0))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.524     0.623
| (intra 'bram' routing)                                                                                      0.000     0.623
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].WDATA_B2_i[12] (TDP36K at (24,1))                       0.000     0.623
data arrival time                                                                                                       0.623

clock clk (rise edge)                                                                                         0.000     0.000
clock source latency                                                                                          0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                                0.000     0.000
| (intra 'io' routing)                                                                                        0.099     0.099
| (inter-block routing)                                                                                       0.000     0.099
| (intra 'bram' routing)                                                                                      0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                          0.000     0.099
clock uncertainty                                                                                             0.000     0.099
cell setup time                                                                                              -0.500    -0.401
data required time                                                                                                     -0.401
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.401
data arrival time                                                                                                      -0.623
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.024


#Path 94
Startpoint: addr[6].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[6].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.500     0.599
| (intra 'bram' routing)                                                                                     0.000     0.599
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[11] (TDP36K at (24,1))                       0.000     0.599
data arrival time                                                                                                      0.599

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.599
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.000


#Path 95
Startpoint: addr[7].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[7].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.500     0.599
| (intra 'bram' routing)                                                                                     0.000     0.599
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[12] (TDP36K at (24,1))                       0.000     0.599
data arrival time                                                                                                      0.599

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.599
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.000


#Path 96
Startpoint: addr[6].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[11] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[6].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.500     0.599
| (intra 'bram' routing)                                                                                     0.000     0.599
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[11] (TDP36K at (24,1))                       0.000     0.599
data arrival time                                                                                                      0.599

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.599
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.000


#Path 97
Startpoint: addr[7].inpad[0] (.input at (21,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[12] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[7].inpad[0] (.input at (21,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.500     0.599
| (intra 'bram' routing)                                                                                     0.000     0.599
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[12] (TDP36K at (24,1))                       0.000     0.599
data arrival time                                                                                                      0.599

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.599
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -1.000


#Path 98
Startpoint: addr[5].inpad[0] (.input at (20,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         0.000     0.000
addr[5].inpad[0] (.input at (20,0))                                                                          0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.404     0.503
| (intra 'bram' routing)                                                                                     0.000     0.503
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B2_i[10] (TDP36K at (24,1))                       0.000     0.503
data arrival time                                                                                                      0.503

clock clk (rise edge)                                                                                        0.000     0.000
clock source latency                                                                                         0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                               0.000     0.000
| (intra 'io' routing)                                                                                       0.099     0.099
| (inter-block routing)                                                                                      0.000     0.099
| (intra 'bram' routing)                                                                                     0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B2_i[0] (TDP36K at (24,1))                         0.000     0.099
clock uncertainty                                                                                            0.000     0.099
cell setup time                                                                                             -0.500    -0.401
data required time                                                                                                    -0.401
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.401
data arrival time                                                                                                     -0.503
----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                      -0.904


#Path 99
Startpoint: addr[3].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[3].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.404     0.503
| (intra 'bram' routing)                                                                                    0.000     0.503
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[8] (TDP36K at (24,1))                       0.000     0.503
data arrival time                                                                                                     0.503

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.503
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -0.904


#Path 100
Startpoint: addr[2].inpad[0] (.input at (19,0) clocked by clk)
Endpoint  : $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K at (24,1) clocked by clk)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        0.000     0.000
addr[2].inpad[0] (.input at (19,0))                                                                         0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.404     0.503
| (intra 'bram' routing)                                                                                    0.000     0.503
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].ADDR_B1_i[7] (TDP36K at (24,1))                       0.000     0.503
data arrival time                                                                                                     0.503

clock clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                        0.000     0.000
clk.inpad[0] (.input at (1,0))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                      0.099     0.099
| (inter-block routing)                                                                                     0.000     0.099
| (intra 'bram' routing)                                                                                    0.000     0.099
$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0].CLK_B1_i[0] (TDP36K at (24,1))                        0.000     0.099
clock uncertainty                                                                                           0.000     0.099
cell setup time                                                                                            -0.500    -0.401
data required time                                                                                                   -0.401
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                   -0.401
data arrival time                                                                                                    -0.503
---------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                     -0.904


#End of timing report
