Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  9 23:13:30 2022
| Host         : Teng-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_3_wrapper_control_sets_placed.rpt
| Design       : design_3_wrapper
| Device       : xczu3eg
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   578 |
|    Minimum number of control sets                        |   578 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   695 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   578 |
| >= 0 to < 4        |   139 |
| >= 4 to < 6        |    83 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    17 |
| >= 16              |   215 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             857 |          270 |
| No           | No                    | Yes                    |              84 |           23 |
| No           | Yes                   | No                     |             864 |          303 |
| Yes          | No                    | No                     |            3416 |          530 |
| Yes          | No                    | Yes                    |             120 |           23 |
| Yes          | Yes                   | No                     |            4928 |          921 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                               Set/Reset Signal                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                                            |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                             | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/storage_data[5]_i_1_n_0                                                |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                                      | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/mm2s_soft_reset_done0                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_RST_MODULE/soft_reset_clr                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter/is_zero_r_reg_0[0]                                                                                                                         | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_w1_M_AXIS_V_last_U/obuf_inst/E[0]                                                                                                                                                                                                             | design_3_i/mlp_HLS_0/inst/regslice_both_w1_M_AXIS_V_last_U/ibuf_inst/ireg[1]_i_1_n_4                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_w1_M_AXIS_V_last_U/obuf_inst/odata[0]_i_1__1_n_4                                                                                                                                                                                              | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                             | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                 |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_set                                                                                                                                                                               | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.act_rd_burst_i_1_n_0                                                                                                                |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_AW_DUAL.aw_active_reg                                                                                                                                                             | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0                                                                                                                            |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_NARROW_CNT.narrow_addr_int[1]_i_1_n_0                                                                                                                                    | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                             | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[1]_i_1_n_0                                                                                                                    |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                                   |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_rep[0].fifoaddr[1]_i_1__1_n_0                                                                                                                     | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                  | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RD_BURST_NORL.axi_rd_burst_i_1_n_0                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                               | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                2 |              2 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/arb_stall_r_reg_2[0]                                                                                                                                                                                                | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2_n_0                                                                                                                      | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/FSM_sequential_smpl_cs[1]_i_2__0_n_0                                                                                                                   | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[1]_i_1__0_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg[0]                                                                                                                                                |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__0_n_0                                                                                                          |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d[1]_i_1__1_n_0                                                                                                          |                2 |              2 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[1]_i_1__0_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              2 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[1]_i_1_n_0                                                                                                                                |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                               | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]    |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                 |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                         | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                           |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                              | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/ld_btt_cntr_reg10                                                      |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg_0[0]                                             |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                            |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                        | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd_full0      |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/phi_ln57_reg_3240                                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/phi_ln57_reg_324                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                       |                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                   | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                  | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              3 |         1.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                            | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                   | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                            | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              3 |         1.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                                  | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1__0_n_0                                                                                                                         | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                                 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                            | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__1_n_0                                                                                                                                                         | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                           | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                                                  |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_NS_fsm18_out                                                                                                                                                                                                                                             | design_3_i/mlp_HLS_0/inst/j4_0_reg_423                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/E[0]                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                3 |              3 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                          | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ap_CS_fsm_reg[39][0]                                                                                                                                                                                                | design_3_i/mlp_HLS_0/inst/ap_NS_fsm17_out                                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                  | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                               | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_0[0]                                                                                                                                                                   | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                                     | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/FSM_onehot_gen_axi.write_cs[2]_i_1_n_0                                                                                                                                                | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bready[1][0]                                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/i7_0_reg_4550                                                                                                                                                                                                                                               | design_3_i/mlp_HLS_0/inst/i7_0_reg_455                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                              | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                  | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                      | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/bvalid_cnt[2]_i_1_n_0                                                                                                                                                                          | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_sequential_GEN_WDATA_SM_NO_ECC_DUAL_REG_WREADY.wr_data_sm_cs[2]_i_1_n_0                                                                                                                    | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |              3 |         1.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                             |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[0][0]                                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |              3 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_axi_rready[1][0]                                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/s_axi_bready[0][0]                                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                           | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/wr_data_cap0                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/awvalid_d10                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rlast_sm_cs[2]_i_1_n_0                                                                                                                                        | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                          | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                   | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                  | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_1_n_0                                                                                                                            | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[43]_i_1__1_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                    |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[43]_i_1_n_0                                                                                                                                  | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[27]_i_1_n_0                                                                                                                                  | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                              |                3 |              4 |         1.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                           |                3 |              4 |         1.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[59]_i_1__2_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                    | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]_i_1_n_0                                                                                                                                  | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[27]_i_1__1_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                      | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__2_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                       | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                      |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[11]_i_1__2_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[11]_i_1__1_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[59]_i_1__0_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                    |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/axi_aresetn_d3                                                                                                                                        |                4 |              4 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1__2_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[59]_i_1__1_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/areset_d1                                                                                                    |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[51]_i_1__0_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |              4 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                        | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                               |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[11]_i_1__0_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[3]_i_1__0_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1__2_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[27]_i_1__0_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[19]_i_1__0_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1__0_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[43]_i_1__2_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                      | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[35]_i_1__2_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                             | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[27]_i_1__2_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]_i_1_n_0                                                                                                                                   | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[43]_i_1__0_n_0                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                        |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                          | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                        |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[51]_i_1_n_0                                                                                                                                  | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[19]_i_1_n_0                                                                                                                                  | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1_n_0                                                                                                                                   | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt[3]_i_1__2_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[11]_i_1_n_0                                                                                                                                  | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[51]_i_1__1_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                        |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[35]_i_1_n_0                                                                                                                                  | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[19]_i_1__1_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]_i_1__1_n_0                                                                                                                                | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[35]_i_1__1_n_0                                                                                                                               | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[3]_i_1__1_n_0                                                                                                                                | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |              5 |         1.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/E[0]                                                                                                                                                                                                                   | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              5 |         1.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                  | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                  | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                1 |              5 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/outputLayer_0_reg_434[31]_i_1_n_4                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/outputLayer_0_reg_434[25]_i_1_n_4                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                3 |              5 |         1.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                            |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                3 |              5 |         1.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/outputLayer_0_reg_434[31]_i_1_n_4                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/outputLayer_0_reg_434[29]_i_1_n_4                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                1 |              5 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |                4 |              6 |         1.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                              | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/aresetn_d_reg[1]_0                                                                                                                    |                3 |              6 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg[0]                                                                                                          | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                          | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/k6_0_reg_4440                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/aresetn_d_reg[0]_0                                                                                                                    |                3 |              6 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/E[0]                                                                                                                                                                                                                | design_3_i/mlp_HLS_0/inst/i_0_reg_335[5]_i_1_n_4                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state6                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state14                                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/k_0_reg_379                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_3_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_3_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg[0]                                                                                                              | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |              6 |         1.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg[0]                                                                                                          | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                5 |              7 |         1.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                         |                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state26                                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/k3_0_reg_412                                                                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_NS_fsm[4]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/ap_NS_fsm113_out                                                                                                                                                                                                   |                1 |              7 |         7.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                              |                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                                                          | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg_0[0]                                              |                3 |              7 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              7 |         1.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                              |                4 |              7 |         1.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |              7 |         7.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_NS_fsm[16]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                 |                                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              7 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                1 |              7 |         7.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                 | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state16                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              7 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/k6_0_reg_444                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                          | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                             |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                            |                3 |              8 |         2.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                            |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                    | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                           |                3 |              8 |         2.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                4 |              8 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/mlp_HLS_0/inst/mlp_HLS_fmul_32nsibs_U2/mlp_HLS_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/COND_DET_B/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/state_op[0]                                                        |                3 |              8 |         2.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                             |                3 |              8 |         2.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                               |                5 |              8 |         1.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                           | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                           |                1 |              8 |         8.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                               |                8 |              8 |         1.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                       |                                                                                                                                                                                                                                              |                1 |              9 |         9.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                   | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0] |                3 |              9 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                3 |              9 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                              | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              9 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                3 |              9 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                1 |             10 |        10.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                5 |             10 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                2 |             10 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                2 |             10 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/GEN_NARROW_EN.curr_narrow_burst_reg                                                                                                                                                | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/s_axi_wvalid_0                                                                                                                            |                4 |             10 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                4 |             10 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                      |                2 |             10 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             10 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                3 |             10 |         3.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                3 |             10 |         3.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                1 |             10 |        10.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                1 |             10 |        10.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             10 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             10 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/GEN_NO_RD_CMD_OPT.curr_fixed_burst_reg_reg                                                                                                                       |                                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                 | design_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state17                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                          |                5 |             11 |         2.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |                3 |             11 |         3.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                3 |             12 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/E[0]                                                                                                                                      | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_1[0]                                                                                                               | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             12 |         1.71 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                5 |             12 |         2.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                         | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             12 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                3 |             12 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                4 |             12 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                                           | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             12 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                      | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                4 |             12 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                3 |             12 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]            |                3 |             12 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                              |                2 |             12 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                3 |             12 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                    | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                8 |             13 |         1.62 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             13 |         2.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                    | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                7 |             13 |         1.86 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                              | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                       |                2 |             14 |         7.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                   |                                                                                                                                                                                                                                              |                5 |             14 |         2.80 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/GEN_AW_DUAL.aw_active_reg                                                                                                                                                             | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               10 |             14 |         1.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                |                                                                                                                                                                                                                                              |                3 |             14 |         4.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                         | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                5 |             14 |         2.80 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                              | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                3 |             14 |         4.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                6 |             14 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             15 |         1.88 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                      | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |             15 |         3.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |             15 |         3.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                4 |             15 |         3.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                                                                                                                  | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             15 |         1.88 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |               12 |             15 |         1.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                                                              |                3 |             15 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/mlp_HLS_0/inst/mlp_HLS_fadd_32nshbi_U1/mlp_HLS_ap_fadd_2_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                                |                4 |             15 |         3.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                    |                                                                                                                                                                                                                                              |                6 |             15 |         2.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             16 |         2.29 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                              | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                5 |             16 |         3.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_0                                                                                                                                 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                2 |             16 |         8.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_0                                                                                                                                 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                5 |             16 |         3.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                     |                                                                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                     |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                            |                                                                                                                                                                                                                                              |                1 |             16 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                              | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/wr_en                                                                                                                              | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                              |                8 |             17 |         2.12 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                4 |             17 |         4.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[16]_i_1_n_0                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                7 |             17 |         2.43 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[16]_i_1_n_0                                                                                                                                                       | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                4 |             17 |         4.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                6 |             18 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                6 |             18 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                6 |             18 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                3 |             18 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                          |                3 |             18 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                9 |             18 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                7 |             18 |         2.57 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                              |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                4 |             18 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                              |                6 |             18 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                              |                4 |             18 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                4 |             18 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                8 |             18 |         2.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                6 |             18 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                3 |             18 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                3 |             18 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                6 |             18 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                4 |             18 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                             | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                6 |             18 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                              | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |                5 |             18 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                              |                8 |             19 |         2.38 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                            |                                                                                                                                                                                                                                              |                6 |             19 |         3.17 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                              |                5 |             19 |         3.80 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/st_mr_bvalid[0]                                                                                                                                                                |                                                                                                                                                                                                                                              |               10 |             19 |         1.90 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state4                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                4 |             20 |         5.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_CS_fsm_state15                                                                                                                                                                                                                                           | design_3_i/mlp_HLS_0/inst/ap_NS_fsm115_out                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/mlp_HLS_0/inst/mlp_HLS_fmul_32nsibs_U2/mlp_HLS_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                                               |                5 |             22 |         4.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                              |                6 |             22 |         3.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/outputLayer_0_reg_434[31]_i_1_n_4                                                                                                                                                                                                                           |                                                                                                                                                                                                                                              |                5 |             22 |         4.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                              |                8 |             22 |         2.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                          | design_3_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                8 |             24 |         3.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                              | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                   |                7 |             24 |         3.43 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/scndry_out                                                                                                                                                                              |               12 |             25 |         2.08 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                          | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                6 |             25 |         4.17 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                    | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                5 |             26 |         5.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                4 |             26 |         6.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                    | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |                8 |             26 |         3.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld54_out                                                                                                                                                                           |                                                                                                                                                                                                                                              |               13 |             27 |         2.08 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awsize_pipe[2]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                              |               12 |             27 |         2.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                              |                8 |             28 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                              |                6 |             28 |         4.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                              |                3 |             28 |         9.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                8 |             28 |         3.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                              |                8 |             29 |         3.62 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                 |                                                                                                                                                                                                                                              |                3 |             29 |         9.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                      |                                                                                                                                                                                                                                              |                2 |             29 |        14.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                              |                6 |             29 |         4.83 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                          | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                8 |             31 |         3.88 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                       |                4 |             31 |         7.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/outputLayer_3_fu_1520                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/outputLayer_3_3_fu_1640                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/outputLayer_3_2_fu_1600                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/outputLayer_3_1_fu_1560                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/output_3_1_fu_172[31]_i_1_n_4                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/reg_4950                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               19 |             32 |         1.68 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               16 |             32 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               14 |             32 |         2.29 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               18 |             32 |         1.78 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                        |               15 |             32 |         2.13 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                  |                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                      |                                                                                                                                                                                                                                              |                6 |             32 |         5.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                      | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                               |                8 |             32 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                          | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                8 |             32 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                            |                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                |                                                                                                                                                                                                                                              |                4 |             32 |         8.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               15 |             32 |         2.13 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                                  |                                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               14 |             32 |         2.29 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               16 |             32 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn_0[0]                                                                        |               16 |             32 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                                   | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                     |                8 |             32 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                                 | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_NS_fsm[5]                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/ap_NS_fsm[17]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              |               15 |             32 |         2.13 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/output_3_fu_168[31]_i_1_n_4                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/output_3_2_fu_180[31]_i_1_n_4                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/output_3_3_fu_176[31]_i_1_n_4                                                                                                                                                                                                                               |                                                                                                                                                                                                                                              |                7 |             32 |         4.57 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                         |                9 |             33 |         3.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/ap_CS_fsm_reg[2][0]                                                                                                                                                                                                 | design_3_i/mlp_HLS_0/inst/regslice_both_S_AXIS_V_data_U/ibuf_inst/ireg[32]_i_1_n_4                                                                                                                                                           |                6 |             33 |         5.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_S_AXIS_V_data_U/obuf_inst/odata[32]_i_1__0_n_4                                                                                                                                                                                                | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                9 |             33 |         3.67 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_M_AXIS_V_data_U/obuf_inst/odata[31]_i_2_n_4                                                                                                                                                                                                   | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               17 |             33 |         1.94 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/mlp_HLS_0/inst/regslice_both_M_AXIS_V_data_U/obuf_inst/M_AXIS_TREADY_1[0]                                                                                                                                                                                                  | design_3_i/mlp_HLS_0/inst/regslice_both_M_AXIS_V_data_U/ibuf_inst/ireg[32]_i_1__0_n_4                                                                                                                                                        |               17 |             33 |         1.94 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                                    | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                            |                3 |             33 |        11.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                              |                6 |             33 |         5.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                              | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                     |               10 |             34 |         3.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                              |               15 |             35 |         2.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                  |               11 |             35 |         3.18 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/arb_stall_r_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |               10 |             36 |         3.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/arb_stall_r_reg_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                              |                9 |             36 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                             |                                                                                                                                                                                                                                              |               11 |             36 |         3.27 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                      |                9 |             36 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               13 |             37 |         2.85 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                              |               13 |             37 |         2.85 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               10 |             37 |         3.70 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                              |               14 |             37 |         2.64 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_0[0]                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                          |               10 |             37 |         3.70 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                              |                6 |             39 |         6.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                          |                8 |             39 |         4.88 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                6 |             39 |         6.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                              |                3 |             39 |        13.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                             |                                                                                                                                                                                                                                              |                3 |             40 |        13.33 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                              |                7 |             40 |         5.71 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                7 |             41 |         5.86 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                              |                8 |             41 |         5.12 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                             | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |                7 |             41 |         5.86 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                                                              |                7 |             41 |         5.86 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                     | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                        |                8 |             41 |         5.12 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                              | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                       |                8 |             42 |         5.25 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                             | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                4 |             42 |        10.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                              |               20 |             43 |         2.15 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                              |               21 |             43 |         2.05 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                4 |             43 |        10.75 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |               15 |             43 |         2.87 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                              |               22 |             47 |         2.14 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/aresetn_d                                                                                                                                                                       |               12 |             47 |         3.92 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                              |                3 |             48 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               20 |             49 |         2.45 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                            | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_btt_cntr0      |                9 |             52 |         5.78 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                              |                9 |             54 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               12 |             54 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                                                              |               12 |             54 |         4.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                              |                9 |             54 |         6.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               18 |             58 |         3.22 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                               | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/out                                                                                                                                                                          |               13 |             59 |         4.54 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                            | design_3_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/out                                                                                                                                                                          |               10 |             59 |         5.90 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                  | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               11 |             60 |         5.45 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                              | design_3_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                     |               11 |             60 |         5.45 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               20 |             68 |         3.40 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             69 |         8.62 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             76 |         9.50 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/grant_i_reg[1]_0                                                                                                   |                9 |             81 |         9.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             87 |        10.88 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                8 |             87 |        10.88 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                              |                6 |             96 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                            |               64 |            128 |         2.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               27 |            131 |         4.85 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                              |               27 |            131 |         4.85 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               14 |            141 |        10.07 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |            144 |         9.60 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                              |                                                                                                                                                                                                                                              |               23 |            145 |         6.30 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                              |               24 |            145 |         6.04 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                              |               58 |            148 |         2.55 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                              |               58 |            148 |         2.55 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                  |               18 |            148 |         8.22 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                              |               38 |            148 |         3.89 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                                       |                                                                                                                                                                                                                                              |               37 |            148 |         4.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               13 |            151 |        11.62 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                              |               15 |            154 |        10.27 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                              |               11 |            176 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_3_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                              |               12 |            192 |        16.00 |
|  design_3_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                              |              271 |            861 |         3.18 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


