--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml main_input_processor_8bits.twx main_input_processor_8bits.ncd
-o main_input_processor_8bits.twr main_input_processor_8bits.pcf -ucf
main_input_processor_8bits.ucf

Design file:              main_input_processor_8bits.ncd
Physical constraint file: main_input_processor_8bits.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock OSC_P123
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
SW0_P66       |    4.147(R)|      SLOW  |   -1.708(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
address_bus<0>|    5.467(R)|      SLOW  |   -0.500(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
address_bus<1>|    5.354(R)|      SLOW  |   -0.746(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<0>    |    1.747(R)|      SLOW  |   -0.043(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<1>    |    1.585(R)|      SLOW  |   -0.089(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<2>    |    2.226(R)|      SLOW  |    0.105(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<3>    |    1.594(R)|      SLOW  |   -0.074(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<4>    |    1.693(R)|      SLOW  |   -0.155(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<5>    |    1.740(R)|      SLOW  |   -0.319(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<6>    |    2.147(R)|      SLOW  |   -0.461(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
databus<7>    |    1.952(R)|      SLOW  |   -0.444(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
wr            |    5.139(R)|      SLOW  |   -0.602(R)|      SLOW  |OSC_P123_BUFGP    |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock OSC_P123 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
COMMON<0>   |         6.958(R)|      SLOW  |         3.560(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
COMMON<1>   |         6.883(R)|      SLOW  |         3.518(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
COMMON<2>   |         6.757(R)|      SLOW  |         3.414(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
COMMON<3>   |         7.524(R)|      SLOW  |         3.866(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<0>       |         6.869(R)|      SLOW  |         3.463(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<1>       |         7.267(R)|      SLOW  |         3.739(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<2>       |         7.267(R)|      SLOW  |         3.739(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<3>       |         7.299(R)|      SLOW  |         3.728(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<4>       |         7.295(R)|      SLOW  |         3.716(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<5>       |         8.496(R)|      SLOW  |         4.433(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<6>       |         8.532(R)|      SLOW  |         4.483(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GX<7>       |         8.703(R)|      SLOW  |         4.616(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<0>       |         7.735(R)|      SLOW  |         4.027(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<1>       |         7.735(R)|      SLOW  |         4.027(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<2>       |         7.728(R)|      SLOW  |         3.994(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<3>       |         7.739(R)|      SLOW  |         3.987(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<4>       |         8.203(R)|      SLOW  |         4.342(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<5>       |         8.172(R)|      SLOW  |         4.311(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<6>       |         8.058(R)|      SLOW  |         4.212(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
GY<7>       |         8.058(R)|      SLOW  |         4.212(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<0>      |         7.871(R)|      SLOW  |         4.129(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<1>      |         8.369(R)|      SLOW  |         4.421(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<2>      |         7.979(R)|      SLOW  |         4.160(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<3>      |         8.156(R)|      SLOW  |         4.283(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<4>      |         8.064(R)|      SLOW  |         4.287(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<5>      |         7.164(R)|      SLOW  |         3.684(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
SEG<6>      |         7.336(R)|      SLOW  |         3.761(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
isdx        |         8.859(R)|      SLOW  |         4.797(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
isdy        |         8.246(R)|      SLOW  |         4.430(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
xDir        |         8.422(R)|      SLOW  |         4.411(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
yDir        |         7.930(R)|      SLOW  |         4.221(R)|      FAST  |OSC_P123_BUFGP    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    7.322|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov  7 06:18:34 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 387 MB



