set_property SRC_FILE_INFO {cfile:/home/udagawa/projects/FPGA/Vivado/CNT2/CNT2.xdc rfile:../../../CNT2.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:2 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN L17   IOSTANDARD LVCMOS33 } [get_ports { CLK }]; #IO_L12P_T1_MRCC_14 Sch=gclk
set_property src_info {type:XDC file:1 line:5 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN M3    IOSTANDARD LVCMOS33 } [get_ports { CLK_OUT }]; #IO_L8N_T1_AD14N_35 Sch=pio[01]
