
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.724899                       # Number of seconds simulated
sim_ticks                                724898747000                       # Number of ticks simulated
final_tick                               724898747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 759851                       # Simulator instruction rate (inst/s)
host_op_rate                                  1323734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              358023184                       # Simulator tick rate (ticks/s)
host_mem_usage                                4634344                       # Number of bytes of host memory used
host_seconds                                  2024.73                       # Real time elapsed on the host
sim_insts                                  1538490769                       # Number of instructions simulated
sim_ops                                    2680197994                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        338240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       3206336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         21568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data        695552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        400704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         18368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data        397248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu4.data        400768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.inst         24768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu5.data       2866496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8378752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       338240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         5184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        18368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu4.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu5.inst        24768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        411648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2803008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2803008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          50099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          10868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           6261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data           6207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu4.data           6262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.inst            387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu5.data          44789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              130918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        43797                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              43797                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           466603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data          4423150                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            29753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data           959516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst             7151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data           552772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            25339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data           548005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.inst             4856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu4.data           552861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.inst            34168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu5.data          3954340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11558514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       466603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        29753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         7151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        25339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu4.inst         4856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu5.inst        34168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           567870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3866758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3866758                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3866758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          466603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data         4423150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           29753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data          959516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            7151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data          552772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           25339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data          548005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.inst            4856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu4.data          552861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.inst           34168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu5.data         3954340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             15425272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         278361119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           278361119040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 724898747000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         278361119040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           278361119040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 724898747000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                  139725156                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                   62783581                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         4162                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         4063                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                  406408126                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                         1179                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  497                       # Number of system calls
system.cpu0.numPwrStateTransitions                 50                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     15974072340                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   17792818261.945000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           24     96.00%     96.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::5e+10-1e+11            1      4.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       781500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  92680943000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             25                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   325546938500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 399351808500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      1449822706                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  319228456                       # Number of instructions committed
system.cpu0.committedOps                    563939419                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            503494099                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses              98266219                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                    6057670                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     16642241                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   503494099                       # number of integer instructions
system.cpu0.num_fp_insts                     98266219                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads         1149955625                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         382905441                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads            96117500                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes           85648325                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads           116533074                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          127117434                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    202466321                       # number of memory refs
system.cpu0.num_load_insts                  139684140                       # Number of load instructions
system.cpu0.num_store_insts                  62782181                       # Number of store instructions
system.cpu0.num_idle_cycles              798717506.466686                       # Number of idle cycles
system.cpu0.num_busy_cycles              651105199.533314                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.449093                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.550907                       # Percentage of idle cycles
system.cpu0.Branches                         36082419                       # Number of branches fetched
system.cpu0.op_class::No_OpClass               296914      0.05%      0.05% # Class of executed instruction
system.cpu0.op_class::IntAlu                287684405     51.01%     51.07% # Class of executed instruction
system.cpu0.op_class::IntMult                 3781946      0.67%     51.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                    49506      0.01%     51.75% # Class of executed instruction
system.cpu0.op_class::FloatAdd               29615313      5.25%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                   2816      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                   10190      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     57.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                 4994265      0.89%     57.88% # Class of executed instruction
system.cpu0.op_class::SimdCmp                      24      0.00%     57.88% # Class of executed instruction
system.cpu0.op_class::SimdCvt                   21832      0.00%     57.89% # Class of executed instruction
system.cpu0.op_class::SimdMisc                9887804      1.75%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdShift                  2942      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     59.64% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd            7631467      1.35%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     61.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt            9909432      1.76%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv               2273      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     62.75% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult           7580329      1.34%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt              1640      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     64.10% # Class of executed instruction
system.cpu0.op_class::MemRead               121419382     21.53%     85.63% # Class of executed instruction
system.cpu0.op_class::MemWrite               52770212      9.36%     94.99% # Class of executed instruction
system.cpu0.op_class::FloatMemRead           18264758      3.24%     98.22% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite          10011969      1.78%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 563939419                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          488.071930                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          202508737                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           297485                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           680.735960                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   488.071930                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.953265                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.953265                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          159                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        405314959                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       405314959                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.cpu0.data    139459959                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      139459959                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.cpu0.data     62633084                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      62633084                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data       117932                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       117932                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::.cpu0.data    202093043                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       202093043                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    202210975                       # number of overall hits
system.cpu0.dcache.overall_hits::total      202210975                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       134335                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       134335                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.cpu0.data       150497                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       150497                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        12930                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        12930                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::.cpu0.data       284832                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        284832                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       297762                       # number of overall misses
system.cpu0.dcache.overall_misses::total       297762                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    139594294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    139594294                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     62783581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     62783581                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data       130862                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       130862                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.cpu0.data    202377875                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    202377875                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    202508737                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    202508737                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.000962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000962                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.002397                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002397                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.098806                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.098806                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.001407                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001407                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.001470                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001470                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       276159                       # number of writebacks
system.cpu0.dcache.writebacks::total           276159                       # number of writebacks
system.cpu0.dcache.replacements                295116                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.780378                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          406408126                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            23496                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17296.906963                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.780378                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999571                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999571                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        812839748                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       812839748                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.cpu0.inst    406384630                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      406384630                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.cpu0.inst    406384630                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       406384630                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    406384630                       # number of overall hits
system.cpu0.icache.overall_hits::total      406384630                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23496                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23496                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.cpu0.inst        23496                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23496                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23496                       # number of overall misses
system.cpu0.icache.overall_misses::total        23496                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    406408126                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    406408126                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.cpu0.inst    406408126                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    406408126                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    406408126                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    406408126                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000058                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000058                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000058                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000058                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000058                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        22984                       # number of writebacks
system.cpu0.icache.writebacks::total            22984                       # number of writebacks
system.cpu0.icache.replacements                 22984                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                  116228880                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                   49977818                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                        26674                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         1343                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                  373514814                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                           83                       # TLB misses on write requests
system.cpu1.numPwrStateTransitions                270                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3193963218.518518                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28435662535.124172                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          133     98.52%     98.52% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.74%     99.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      0.74%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         3500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 317628411000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            135                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   293713712500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 431185034500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                      1449375495                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  280911001                       # Number of instructions committed
system.cpu1.committedOps                    489489954                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            405803100                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses             128855925                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                   10874519                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      8582377                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   405803100                       # number of integer instructions
system.cpu1.num_fp_insts                    128855925                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads          923378014                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         298311254                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads           120273513                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          116315449                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads            59303744                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           83428516                       # number of times the CC registers were written
system.cpu1.num_mem_refs                    165614779                       # number of memory refs
system.cpu1.num_load_insts                  115643753                       # Number of load instructions
system.cpu1.num_store_insts                  49971026                       # Number of store instructions
system.cpu1.num_idle_cycles              867454094.766294                       # Number of idle cycles
system.cpu1.num_busy_cycles              581921400.233706                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.401498                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.598502                       # Percentage of idle cycles
system.cpu1.Branches                         25784216                       # Number of branches fetched
system.cpu1.op_class::No_OpClass               138712      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                235107759     48.03%     48.06% # Class of executed instruction
system.cpu1.op_class::IntMult                 2665466      0.54%     48.60% # Class of executed instruction
system.cpu1.op_class::IntDiv                     2646      0.00%     48.60% # Class of executed instruction
system.cpu1.op_class::FloatAdd               43262771      8.84%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     32      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAdd                     426      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     57.44% # Class of executed instruction
system.cpu1.op_class::SimdAlu                 1664581      0.34%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdCvt                     168      0.00%     57.78% # Class of executed instruction
system.cpu1.op_class::SimdMisc                9248641      1.89%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdShift                   198      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     59.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd           10909918      2.23%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     61.90% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt            9600734      1.96%     63.86% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv             138396      0.03%     63.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.89% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult          11101819      2.27%     66.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.16% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt             32908      0.01%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     66.17% # Class of executed instruction
system.cpu1.op_class::MemRead                89132256     18.21%     84.38% # Class of executed instruction
system.cpu1.op_class::MemWrite               39096055      7.99%     92.36% # Class of executed instruction
system.cpu1.op_class::FloatMemRead           26511497      5.42%     97.78% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite          10874971      2.22%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 489489954                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          448.505143                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          166206698                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           264207                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           629.077572                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle       2455833500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   448.505143                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.875987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.875987                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        332677603                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       332677603                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.cpu1.data    115927189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      115927189                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.cpu1.data     49945318                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      49945318                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data        68923                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        68923                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::.cpu1.data    165872507                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       165872507                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    165941430                       # number of overall hits
system.cpu1.dcache.overall_hits::total      165941430                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       232715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       232715                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.cpu1.data        32500                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        32500                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           53                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::.cpu1.data       265215                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        265215                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       265268                       # number of overall misses
system.cpu1.dcache.overall_misses::total       265268                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    116159904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    116159904                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     49977818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     49977818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        68976                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        68976                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.cpu1.data    166137722                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    166137722                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    166206698                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    166206698                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.002003                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.002003                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.000650                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000650                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.000768                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.000768                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.001596                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001596                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.001596                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001596                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       140482                       # number of writebacks
system.cpu1.dcache.writebacks::total           140482                       # number of writebacks
system.cpu1.dcache.replacements                261665                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          373.233298                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          373514814                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            53722                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          6952.734708                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle       2455829500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   373.233298                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.728971                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.728971                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        747083350                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       747083350                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.cpu1.inst    373461092                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      373461092                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.cpu1.inst    373461092                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       373461092                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    373461092                       # number of overall hits
system.cpu1.icache.overall_hits::total      373461092                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        53722                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        53722                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.cpu1.inst        53722                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         53722                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        53722                       # number of overall misses
system.cpu1.icache.overall_misses::total        53722                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    373514814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    373514814                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.cpu1.inst    373514814                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    373514814                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    373514814                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    373514814                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000144                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000144                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        53215                       # number of writebacks
system.cpu1.icache.writebacks::total            53215                       # number of writebacks
system.cpu1.icache.replacements                 53215                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                  115809754                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                   49654243                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                        25983                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                          701                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                  372349518                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                           79                       # TLB misses on write requests
system.cpu2.numPwrStateTransitions                286                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3022034437.062937                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   27632957116.381973                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          141     98.60%     98.60% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.70%     99.30% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::3e+11-3.5e+11            1      0.70%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 317628018000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            143                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   292747822500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 432150924500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                      1449375387                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  279944422                       # Number of instructions committed
system.cpu2.committedOps                    487752828                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            404528329                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses             128097114                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                   10660383                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      8605638                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   404528329                       # number of integer instructions
system.cpu2.num_fp_insts                    128097114                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads          920359113                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         297999242                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads           120039425                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes          115606948                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_cc_register_reads            59443671                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           83503682                       # number of times the CC registers were written
system.cpu2.num_mem_refs                    164885470                       # number of memory refs
system.cpu2.num_load_insts                  115238195                       # Number of load instructions
system.cpu2.num_store_insts                  49647275                       # Number of store instructions
system.cpu2.num_idle_cycles              869389282.517306                       # Number of idle cycles
system.cpu2.num_busy_cycles              579986104.482693                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.400163                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.599837                       # Percentage of idle cycles
system.cpu2.Branches                         25675099                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                  704      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                234278314     48.03%     48.03% # Class of executed instruction
system.cpu2.op_class::IntMult                 2778581      0.57%     48.60% # Class of executed instruction
system.cpu2.op_class::IntDiv                     2530      0.00%     48.60% # Class of executed instruction
system.cpu2.op_class::FloatAdd               43054173      8.83%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatCvt                     16      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAdd                     400      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     57.43% # Class of executed instruction
system.cpu2.op_class::SimdAlu                 1704503      0.35%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdCvt                     116      0.00%     57.78% # Class of executed instruction
system.cpu2.op_class::SimdMisc                9283419      1.90%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdShift                   191      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd           10887906      2.23%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.91% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt            9637111      1.98%     63.89% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv             135664      0.03%     63.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult          11070778      2.27%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt             32952      0.01%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     66.19% # Class of executed instruction
system.cpu2.op_class::MemRead                89178479     18.28%     84.48% # Class of executed instruction
system.cpu2.op_class::MemWrite               38827889      7.96%     92.44% # Class of executed instruction
system.cpu2.op_class::FloatMemRead           26059716      5.34%     97.78% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite          10819386      2.22%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 487752828                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          456.075078                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          165463997                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           258995                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           638.869465                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle       2457811000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   456.075078                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.890772                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890772                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        331186989                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       331186989                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.cpu2.data    115575292                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      115575292                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.cpu2.data     49628252                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      49628252                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.cpu2.data    165203544                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       165203544                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    165203544                       # number of overall hits
system.cpu2.dcache.overall_hits::total      165203544                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       234462                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       234462                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.cpu2.data        25991                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        25991                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.cpu2.data       260453                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        260453                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       260453                       # number of overall misses
system.cpu2.dcache.overall_misses::total       260453                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115809754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115809754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     49654243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     49654243                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.cpu2.data    165463997                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    165463997                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    165463997                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    165463997                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.002025                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.002025                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000523                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000523                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.001574                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001574                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.001574                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001574                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       119711                       # number of writebacks
system.cpu2.dcache.writebacks::total           119711                       # number of writebacks
system.cpu2.dcache.replacements                256508                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          367.596059                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          372349518                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            52519                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7089.805937                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle       2457807000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   367.596059                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.717961                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.717961                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        744751555                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       744751555                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.cpu2.inst    372296999                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      372296999                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.cpu2.inst    372296999                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       372296999                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst    372296999                       # number of overall hits
system.cpu2.icache.overall_hits::total      372296999                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        52519                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        52519                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.cpu2.inst        52519                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         52519                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        52519                       # number of overall misses
system.cpu2.icache.overall_misses::total        52519                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst    372349518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    372349518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.cpu2.inst    372349518                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    372349518                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst    372349518                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    372349518                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000141                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000141                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        52011                       # number of writebacks
system.cpu2.icache.writebacks::total            52011                       # number of writebacks
system.cpu2.icache.replacements                 52011                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                  115576789                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                   49545756                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                        26080                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                          553                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                  371421941                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                           69                       # TLB misses on write requests
system.cpu3.numPwrStateTransitions                288                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3005369739.583333                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27536883732.112656                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          142     98.61%     98.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.69%     99.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.69%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 317628280000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            144                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   292125504500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 432773242500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                      1449375667                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  279265176                       # Number of instructions committed
system.cpu3.committedOps                    486752865                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            403580166                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses             127994962                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                   10623485                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts      8566993                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   403580166                       # number of integer instructions
system.cpu3.num_fp_insts                    127994962                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads          918162636                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         297242240                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads           119827643                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes          115541390                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_cc_register_reads            59089556                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           83237222                       # number of times the CC registers were written
system.cpu3.num_mem_refs                    164542763                       # number of memory refs
system.cpu3.num_load_insts                  115003596                       # Number of load instructions
system.cpu3.num_store_insts                  49539167                       # Number of store instructions
system.cpu3.num_idle_cycles              870637418.262569                       # Number of idle cycles
system.cpu3.num_busy_cycles              578738248.737431                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.399302                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.600698                       # Percentage of idle cycles
system.cpu3.Branches                         25592044                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                  659      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                233659058     48.00%     48.00% # Class of executed instruction
system.cpu3.op_class::IntMult                 2749284      0.56%     48.57% # Class of executed instruction
system.cpu3.op_class::IntDiv                     2522      0.00%     48.57% # Class of executed instruction
system.cpu3.op_class::FloatAdd               43094173      8.85%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     57.42% # Class of executed instruction
system.cpu3.op_class::SimdAlu                 1673820      0.34%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     57.77% # Class of executed instruction
system.cpu3.op_class::SimdMisc                9292583      1.91%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd           10867319      2.23%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt            9635679      1.98%     63.89% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv             134376      0.03%     63.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult          11068965      2.27%     66.19% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt             31664      0.01%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     66.20% # Class of executed instruction
system.cpu3.op_class::MemRead                88989187     18.28%     84.48% # Class of executed instruction
system.cpu3.op_class::MemWrite               38735165      7.96%     92.44% # Class of executed instruction
system.cpu3.op_class::FloatMemRead           26014409      5.34%     97.78% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite          10804002      2.22%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 486752865                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          441.952649                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          165122545                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           252292                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           654.489817                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle       2459780000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data   441.952649                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.863189                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.863189                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        330497382                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       330497382                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.cpu3.data    115348767                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      115348767                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.cpu3.data     49520381                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      49520381                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.cpu3.data    164869148                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       164869148                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data    164869148                       # number of overall hits
system.cpu3.dcache.overall_hits::total      164869148                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       228022                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       228022                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.cpu3.data        25375                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        25375                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.cpu3.data       253397                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        253397                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       253397                       # number of overall misses
system.cpu3.dcache.overall_misses::total       253397                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115576789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115576789                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.cpu3.data     49545756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     49545756                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.cpu3.data    165122545                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    165122545                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    165122545                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    165122545                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.001973                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.001973                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.000512                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000512                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.001535                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.001535                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.001535                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.001535                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       144479                       # number of writebacks
system.cpu3.dcache.writebacks::total           144479                       # number of writebacks
system.cpu3.dcache.replacements                249415                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          347.670951                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          371421941                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            52332                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7097.415367                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle       2459776000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   347.670951                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.679045                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.679045                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          431                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        742896214                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       742896214                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.cpu3.inst    371369609                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      371369609                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.cpu3.inst    371369609                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       371369609                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst    371369609                       # number of overall hits
system.cpu3.icache.overall_hits::total      371369609                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        52332                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        52332                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.cpu3.inst        52332                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         52332                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        52332                       # number of overall misses
system.cpu3.icache.overall_misses::total        52332                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::.cpu3.inst    371421941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    371421941                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.cpu3.inst    371421941                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    371421941                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst    371421941                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    371421941                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000141                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000141                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000141                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        51829                       # number of writebacks
system.cpu3.icache.writebacks::total            51829                       # number of writebacks
system.cpu3.icache.replacements                 51829                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                  117116423                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                   50311646                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                        26404                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                          702                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                  376740336                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                           71                       # TLB misses on write requests
system.cpu4.numPwrStateTransitions                326                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples          163                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    2630129644.171779                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   25891508514.333607                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10          161     98.77%     98.77% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::5e+10-1e+11            1      0.61%     99.39% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::3e+11-3.5e+11            1      0.61%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 317628149000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total            163                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   296187615000                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 428711132000                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                      1449375551                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  283241600                       # Number of instructions committed
system.cpu4.committedOps                    493531061                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            409227989                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses             129722917                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                   10863437                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts      8667554                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   409227989                       # number of integer instructions
system.cpu4.num_fp_insts                    129722917                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads          931125389                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         301324072                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads           121551686                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes          117085041                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_cc_register_reads            59947782                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes           84303180                       # number of times the CC registers were written
system.cpu4.num_mem_refs                    166837525                       # number of memory refs
system.cpu4.num_load_insts                  116532991                       # Number of load instructions
system.cpu4.num_store_insts                  50304534                       # Number of store instructions
system.cpu4.num_idle_cycles              862519509.851217                       # Number of idle cycles
system.cpu4.num_busy_cycles              586856041.148783                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.404903                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.595097                       # Percentage of idle cycles
system.cpu4.Branches                         25970426                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                  654      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                237062357     48.03%     48.03% # Class of executed instruction
system.cpu4.op_class::IntMult                 2788770      0.57%     48.60% # Class of executed instruction
system.cpu4.op_class::IntDiv                     2480      0.00%     48.60% # Class of executed instruction
system.cpu4.op_class::FloatAdd               43601844      8.83%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAdd                     374      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     57.43% # Class of executed instruction
system.cpu4.op_class::SimdAlu                 1713740      0.35%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdCvt                      64      0.00%     57.78% # Class of executed instruction
system.cpu4.op_class::SimdMisc                9375699      1.90%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdShift                   186      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     59.68% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd           11025013      2.23%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     61.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt            9736232      1.97%     63.89% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv             138422      0.03%     63.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     63.92% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult          11214125      2.27%     66.19% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     66.19% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt             33576      0.01%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdAes                       0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdAesMix                    0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash                  0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha1Hash2                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash                0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdSha256Hash2               0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma2                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::SimdShaSigma3                 0      0.00%     66.20% # Class of executed instruction
system.cpu4.op_class::MemRead                90118277     18.26%     84.46% # Class of executed instruction
system.cpu4.op_class::MemWrite               39358327      7.97%     92.43% # Class of executed instruction
system.cpu4.op_class::FloatMemRead           26414714      5.35%     97.78% # Class of executed instruction
system.cpu4.op_class::FloatMemWrite          10946207      2.22%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 493531061                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          442.467518                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          167428069                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           257430                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           650.382896                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle       2461749000                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu4.data   442.467518                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu4.data     0.864194                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.864194                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          448                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        335113568                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       335113568                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::.cpu4.data    116883670                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      116883670                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::.cpu4.data     50285562                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      50285562                       # number of WriteReq hits
system.cpu4.dcache.demand_hits::.cpu4.data    167169232                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       167169232                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu4.data    167169232                       # number of overall hits
system.cpu4.dcache.overall_hits::total      167169232                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::.cpu4.data       232753                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       232753                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::.cpu4.data        26084                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        26084                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::.cpu4.data       258837                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        258837                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu4.data       258837                       # number of overall misses
system.cpu4.dcache.overall_misses::total       258837                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::.cpu4.data    117116423                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    117116423                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.cpu4.data     50311646                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     50311646                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::.cpu4.data    167428069                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    167428069                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu4.data    167428069                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    167428069                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::.cpu4.data     0.001987                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.001987                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.cpu4.data     0.000518                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000518                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::.cpu4.data     0.001546                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.001546                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu4.data     0.001546                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.001546                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks       118567                       # number of writebacks
system.cpu4.dcache.writebacks::total           118567                       # number of writebacks
system.cpu4.dcache.replacements                254881                       # number of replacements
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          348.226607                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          376740336                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            53570                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          7032.673810                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle       2461745000                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu4.inst   348.226607                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu4.inst     0.680130                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.680130                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           72                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        753534242                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       753534242                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::.cpu4.inst    376686766                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      376686766                       # number of ReadReq hits
system.cpu4.icache.demand_hits::.cpu4.inst    376686766                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       376686766                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu4.inst    376686766                       # number of overall hits
system.cpu4.icache.overall_hits::total      376686766                       # number of overall hits
system.cpu4.icache.ReadReq_misses::.cpu4.inst        53570                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        53570                       # number of ReadReq misses
system.cpu4.icache.demand_misses::.cpu4.inst        53570                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         53570                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu4.inst        53570                       # number of overall misses
system.cpu4.icache.overall_misses::total        53570                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::.cpu4.inst    376740336                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    376740336                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::.cpu4.inst    376740336                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    376740336                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu4.inst    376740336                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    376740336                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::.cpu4.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000142                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::.cpu4.inst     0.000142                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000142                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu4.inst     0.000142                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000142                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks        53066                       # number of writebacks
system.cpu4.icache.writebacks::total            53066                       # number of writebacks
system.cpu4.icache.replacements                 53066                       # number of replacements
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                   40469760                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                   20371753                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                         1094                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                         1210                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                  122584551                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                          127                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::ON   724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                       192571223                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                   95900114                       # Number of instructions committed
system.cpu5.committedOps                    158731867                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            158560389                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                382166                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                    2574729                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts      6343367                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   158560389                       # number of integer instructions
system.cpu5.num_fp_insts                       382166                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads          373098542                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         125224073                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads               69634                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes             320068                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_cc_register_reads            62709425                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes           38133692                       # number of times the CC registers were written
system.cpu5.num_mem_refs                     60801732                       # number of memory refs
system.cpu5.num_load_insts                   40430414                       # Number of load instructions
system.cpu5.num_store_insts                  20371318                       # Number of store instructions
system.cpu5.num_idle_cycles              167947454.259157                       # Number of idle cycles
system.cpu5.num_busy_cycles              24623768.740843                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.127868                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.872132                       # Percentage of idle cycles
system.cpu5.Branches                         12665650                       # Number of branches fetched
system.cpu5.op_class::No_OpClass               137670      0.09%      0.09% # Class of executed instruction
system.cpu5.op_class::IntAlu                 97771748     61.60%     61.68% # Class of executed instruction
system.cpu5.op_class::IntMult                   17499      0.01%     61.69% # Class of executed instruction
system.cpu5.op_class::IntDiv                      108      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatAdd                     81      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatCvt                    112      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAdd                     684      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdAlu                     623      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdCvt                     748      0.00%     61.69% # Class of executed instruction
system.cpu5.op_class::SimdMisc                    590      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShift                   272      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdAes                       0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdAesMix                    0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash                  0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha1Hash2                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash                0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdSha256Hash2               0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma2                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::SimdShaSigma3                 0      0.00%     61.70% # Class of executed instruction
system.cpu5.op_class::MemRead                40113485     25.27%     86.97% # Class of executed instruction
system.cpu5.op_class::MemWrite               20309714     12.79%     99.76% # Class of executed instruction
system.cpu5.op_class::FloatMemRead             316929      0.20%     99.96% # Class of executed instruction
system.cpu5.op_class::FloatMemWrite             61604      0.04%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 158731867                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse          472.848018                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           60841513                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           130712                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           465.462337                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle       3577463500                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu5.data   472.848018                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu5.data     0.923531                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.923531                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        121813738                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       121813738                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::.cpu5.data     40324405                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       40324405                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::.cpu5.data     20318683                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      20318683                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::.cpu5.data        67683                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total        67683                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::.cpu5.data     60643088                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        60643088                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu5.data     60710771                       # number of overall hits
system.cpu5.dcache.overall_hits::total       60710771                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::.cpu5.data        76827                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        76827                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::.cpu5.data        53070                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        53070                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::.cpu5.data          845                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          845                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::.cpu5.data       129897                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        129897                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu5.data       130742                       # number of overall misses
system.cpu5.dcache.overall_misses::total       130742                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::.cpu5.data     40401232                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     40401232                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.cpu5.data     20371753                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     20371753                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::.cpu5.data        68528                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total        68528                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::.cpu5.data     60772985                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     60772985                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu5.data     60841513                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     60841513                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::.cpu5.data     0.001902                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.001902                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.cpu5.data     0.002605                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.002605                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::.cpu5.data     0.012331                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.012331                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::.cpu5.data     0.002137                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.002137                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu5.data     0.002149                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.002149                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks        99359                       # number of writebacks
system.cpu5.dcache.writebacks::total            99359                       # number of writebacks
system.cpu5.dcache.replacements                130186                       # number of replacements
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          498.186861                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          122584551                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             9324                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         13147.206242                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle       3577459500                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu5.inst   498.186861                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu5.inst     0.973021                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.973021                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        245178426                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       245178426                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::.cpu5.inst    122575227                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      122575227                       # number of ReadReq hits
system.cpu5.icache.demand_hits::.cpu5.inst    122575227                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       122575227                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu5.inst    122575227                       # number of overall hits
system.cpu5.icache.overall_hits::total      122575227                       # number of overall hits
system.cpu5.icache.ReadReq_misses::.cpu5.inst         9324                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         9324                       # number of ReadReq misses
system.cpu5.icache.demand_misses::.cpu5.inst         9324                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          9324                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu5.inst         9324                       # number of overall misses
system.cpu5.icache.overall_misses::total         9324                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::.cpu5.inst    122584551                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    122584551                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::.cpu5.inst    122584551                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    122584551                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu5.inst    122584551                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    122584551                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::.cpu5.inst     0.000076                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000076                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::.cpu5.inst     0.000076                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000076                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu5.inst     0.000076                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000076                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::.writebacks         8820                       # number of writebacks
system.cpu5.icache.writebacks::total             8820                       # number of writebacks
system.cpu5.icache.replacements                  8820                       # number of replacements
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 61943.372737                       # Cycle average of tags in use
system.l2.tags.total_refs                     2513880                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131136                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.170022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     129.110282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     1822.041449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     9490.978672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      208.782484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     8009.411725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst       27.879051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     4624.375879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst      181.050351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     4617.127926                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.inst       26.059536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu4.data     4638.344169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.inst      237.532698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu5.data    27930.678516                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.027802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.144821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.122214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.070562                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.002763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.070452                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.inst       0.000398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu4.data       0.070776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.inst       0.003624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu5.data       0.426188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.945181                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        54066                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  40353248                       # Number of tag accesses
system.l2.tags.data_accesses                 40353248                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       898757                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           898757                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        75258                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            75258                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.cpu0.data              82                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             103                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             197                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu4.data             329                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu5.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1071                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.cpu0.data           109106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            19970                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            17415                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            17254                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu4.data            17604                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu5.data            24187                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205536                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu0.inst         18211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         53385                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         52438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         52045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu4.inst         53515                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu5.inst          8937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             238531                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu0.data       137199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       139994                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       124170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       149586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu4.data       124665                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu5.data        61203                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            736817                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu0.inst               18211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              246305                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               53385                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              159964                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               52438                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              141585                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               52045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              166840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.inst               53515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu4.data              142269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.inst                8937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu5.data               85390                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1180884                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              18211                       # number of overall hits
system.l2.overall_hits::.cpu0.data             246305                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              53385                       # number of overall hits
system.l2.overall_hits::.cpu1.data             159964                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              52438                       # number of overall hits
system.l2.overall_hits::.cpu2.data             141585                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              52045                       # number of overall hits
system.l2.overall_hits::.cpu3.data             166840                       # number of overall hits
system.l2.overall_hits::.cpu4.inst              53515                       # number of overall hits
system.l2.overall_hits::.cpu4.data             142269                       # number of overall hits
system.l2.overall_hits::.cpu5.inst               8937                       # number of overall hits
system.l2.overall_hits::.cpu5.data              85390                       # number of overall hits
system.l2.overall_hits::total                 1180884                       # number of overall hits
system.l2.ReadExReq_misses::.cpu0.data          40340                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          10772                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           6202                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           6100                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu4.data           6187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu5.data          28849                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98450                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu0.inst         5285                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu4.inst           55                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu5.inst          387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6432                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu0.data         9759                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data           96                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu4.data           75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu5.data        15940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           26036                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu0.inst              5285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             50099                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             10868                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                81                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              6261                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data              6207                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.inst                55                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu4.data              6262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.inst               387                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu5.data             44789                       # number of demand (read+write) misses
system.l2.demand_misses::total                 130918                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5285                       # number of overall misses
system.l2.overall_misses::.cpu0.data            50099                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              337                       # number of overall misses
system.l2.overall_misses::.cpu1.data            10868                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               81                       # number of overall misses
system.l2.overall_misses::.cpu2.data             6261                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              287                       # number of overall misses
system.l2.overall_misses::.cpu3.data             6207                       # number of overall misses
system.l2.overall_misses::.cpu4.inst               55                       # number of overall misses
system.l2.overall_misses::.cpu4.data             6262                       # number of overall misses
system.l2.overall_misses::.cpu5.inst              387                       # number of overall misses
system.l2.overall_misses::.cpu5.data            44789                       # number of overall misses
system.l2.overall_misses::total                130918                       # number of overall misses
system.l2.WritebackDirty_accesses::.writebacks       898757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       898757                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        75258                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        75258                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          357                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          197                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu4.data          329                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1071                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu0.data       149446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        30742                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        23617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        23354                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu4.data        23791                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu5.data        53036                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu0.inst        23496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        53722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        52519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        52332                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu4.inst        53570                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu5.inst         9324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         244963                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data       146958                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       140090                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       124229                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu4.data       124740                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu5.data        77143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        762853                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu0.inst           23496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          296404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           53722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          170832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           52519                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          147846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           52332                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          173047                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.inst           53570                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu4.data          148531                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.inst            9324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu5.data          130179                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1311802                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          23496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         296404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          53722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         170832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          52519                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         147846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          52332                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         173047                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.inst          53570                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu4.data         148531                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.inst           9324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu5.data         130179                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1311802                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu0.data     0.269930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.350400                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.262607                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.261197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu4.data     0.260056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu5.data     0.543951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.323864                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.224932                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.006273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.001542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.005484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu4.inst     0.001027                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu5.inst     0.041506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026257                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.066407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.000685                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.000475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.000715                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu4.data     0.000601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu5.data     0.206629                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034130                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu0.inst       0.224932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.169023                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.006273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.063618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.001542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.042348                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.005484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.035869                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.inst       0.001027                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu4.data       0.042160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.inst       0.041506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu5.data       0.344057                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.099800                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.224932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.169023                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.006273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.063618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.001542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.042348                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.005484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.035869                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.inst      0.001027                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu4.data      0.042160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.inst      0.041506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu5.data      0.344057                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.099800                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43797                       # number of writebacks
system.l2.writebacks::total                     43797                       # number of writebacks
system.l2.replacements                          65600                       # number of replacements
system.membus.snoop_filter.tot_requests        201114                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        70466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32468                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43797                       # Transaction distribution
system.membus.trans_dist::CleanEvict            20800                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4267                       # Transaction distribution
system.membus.trans_dist::ReadExReq             99782                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98450                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32468                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       332032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       332032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 332032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11181760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11181760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11181760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            136517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  136517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              136517                       # Request fanout histogram
system.tol2bus.snoop_filter.tot_requests      3401118                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1367163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       974589                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1021                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          952                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           69                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 724898747000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1397905                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       898757                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       241925                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          549014                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            5338                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5338                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           308179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          308179                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        244963                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1152942                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        69976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       890640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       160659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       792201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       157049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       777414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       156493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       756209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side       160206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side       772555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        27468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side       391670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5112540                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2974720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     36713216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6843968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     25900096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6689920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     24237184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6666304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     25393344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      6824704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side     24063808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1161216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     14724544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              182193024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65600                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2803008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1777022                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.670967                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.051522                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1123984     63.25%     63.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 317364     17.86%     81.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 173655      9.77%     90.88% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 122206      6.88%     97.76% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  38034      2.14%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1779      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1777022                       # Request fanout histogram

---------- End Simulation Statistics   ----------
