

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 15:46:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        1_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.135 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259|  2.590 us|  2.590 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |      257|      257|         6|          4|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     398|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     304|    -|
|Register         |        -|     -|     217|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|     217|     742|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   6|  0|  40|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_324_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln14_fu_333_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln15_fu_417_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln18_2_fu_600_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_3_fu_604_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_5_fu_608_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_6_fu_614_p2      |         +|   0|  0|  32|          32|          32|
    |add_ln18_7_fu_406_p2      |         +|   0|  0|  12|           5|           4|
    |add_ln18_8_fu_475_p2      |         +|   0|  0|  13|           6|           5|
    |add_ln18_9_fu_543_p2      |         +|   0|  0|  13|           6|           6|
    |add_ln18_fu_486_p2        |         +|   0|  0|  39|          32|          32|
    |add_ln20_fu_553_p2        |         +|   0|  0|  13|           6|           6|
    |grp_fu_277_p2             |         +|   0|  0|  39|          32|          32|
    |ap_condition_242          |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_318_p2       |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln15_fu_343_p2       |      icmp|   0|  0|   9|           4|           5|
    |or_ln14_1_fu_438_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln14_2_fu_449_p2       |        or|   0|  0|   6|           6|           2|
    |or_ln14_3_fu_499_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_4_fu_510_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_5_fu_558_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_6_fu_568_p2       |        or|   0|  0|   6|           6|           3|
    |or_ln14_fu_386_p2         |        or|   0|  0|   6|           6|           1|
    |grp_fu_255_p3             |    select|   0|  0|   6|           1|           6|
    |grp_fu_260_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln14_15_fu_521_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln14_16_fu_526_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln14_1_fu_369_p3   |    select|   0|  0|   4|           1|           4|
    |select_ln14_fu_351_p3     |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln18_fu_586_p2        |       xor|   0|  0|   5|           4|           5|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 398|         295|         283|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |A_address0                            |  26|          5|    6|         30|
    |A_address1                            |  26|          5|    6|         30|
    |B_address0                            |  26|          5|    6|         30|
    |B_address1                            |  26|          5|    6|         30|
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |grp_fu_255_p0                         |  14|          3|    1|          3|
    |grp_fu_255_p1                         |  14|          3|    6|         18|
    |grp_fu_255_p2                         |  14|          3|    6|         18|
    |grp_fu_260_p0                         |  14|          3|    1|          3|
    |grp_fu_260_p1                         |  14|          3|    6|         18|
    |grp_fu_260_p2                         |  14|          3|    6|         18|
    |i_fu_88                               |   9|          2|    4|          8|
    |indvar_flatten_fu_92                  |   9|          2|    7|         14|
    |j_fu_84                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 304|         63|   85|        271|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln18_1_reg_777           |  32|   0|   32|          0|
    |add_ln18_6_reg_812           |  32|   0|   32|          0|
    |add_ln18_reg_737             |  32|   0|   32|          0|
    |add_ln20_reg_772             |   6|   0|    6|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_88                      |   4|   0|    4|          0|
    |icmp_ln14_reg_653            |   1|   0|    1|          0|
    |icmp_ln15_reg_657            |   1|   0|    1|          0|
    |indvar_flatten_fu_92         |   7|   0|    7|          0|
    |j_fu_84                      |   4|   0|    4|          0|
    |mul_ln18_4_reg_802           |  32|   0|   32|          0|
    |mul_ln18_5_reg_807           |  32|   0|   32|          0|
    |select_ln14_15_reg_752       |   3|   0|    6|          3|
    |select_ln14_16_reg_757       |   3|   0|    6|          3|
    |select_ln14_reg_665          |   4|   0|    4|          0|
    |tmp_17_cast_reg_722          |   4|   0|    5|          1|
    |tmp_8_cast_reg_673           |   3|   0|    6|          3|
    |tmp_cast_reg_645             |   3|   0|    6|          3|
    |trunc_ln20_reg_681           |   3|   0|    3|          0|
    |zext_ln18_7_reg_716          |   4|   0|    6|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 217|   0|  232|         15|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|            mm|  return value|
|A_address0   |  out|    6|   ap_memory|             A|         array|
|A_ce0        |  out|    1|   ap_memory|             A|         array|
|A_q0         |   in|   32|   ap_memory|             A|         array|
|A_address1   |  out|    6|   ap_memory|             A|         array|
|A_ce1        |  out|    1|   ap_memory|             A|         array|
|A_q1         |   in|   32|   ap_memory|             A|         array|
|B_address0   |  out|    6|   ap_memory|             B|         array|
|B_ce0        |  out|    1|   ap_memory|             B|         array|
|B_q0         |   in|   32|   ap_memory|             B|         array|
|B_address1   |  out|    6|   ap_memory|             B|         array|
|B_ce1        |  out|    1|   ap_memory|             B|         array|
|B_q1         |   in|   32|   ap_memory|             B|         array|
|AB_address0  |  out|    6|   ap_memory|            AB|         array|
|AB_ce0       |  out|    1|   ap_memory|            AB|         array|
|AB_we0       |  out|    1|   ap_memory|            AB|         array|
|AB_d0        |  out|   32|   ap_memory|            AB|         array|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.13>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [gemm.cc:12]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln14 = store i7 0, i7 %indvar_flatten" [gemm.cc:14]   --->   Operation 19 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln14 = store i4 0, i4 %i" [gemm.cc:14]   --->   Operation 20 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln14 = store i4 0, i4 %j" [gemm.cc:14]   --->   Operation 21 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln14 = br void %product" [gemm.cc:14]   --->   Operation 22 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [gemm.cc:18]   --->   Operation 23 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [gemm.cc:14]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i4 %i_1" [gemm.cc:18]   --->   Operation 25 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln18, i3 0" [gemm.cc:18]   --->   Operation 26 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.81ns)   --->   "%icmp_ln14 = icmp_eq  i7 %indvar_flatten_load, i7 64" [gemm.cc:14]   --->   Operation 28 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.77ns)   --->   "%add_ln14_1 = add i7 %indvar_flatten_load, i7 1" [gemm.cc:14]   --->   Operation 29 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.inc22, void %for.end24" [gemm.cc:14]   --->   Operation 30 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [gemm.cc:15]   --->   Operation 31 'load' 'j_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln14 = add i4 %i_1, i4 1" [gemm.cc:14]   --->   Operation 32 'add' 'add_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i4 %add_ln14" [gemm.cc:14]   --->   Operation 33 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%icmp_ln15 = icmp_eq  i4 %j_load, i4 8" [gemm.cc:15]   --->   Operation 34 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %icmp_ln15, i4 0, i4 %j_load" [gemm.cc:14]   --->   Operation 35 'select' 'select_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln14, i3 0" [gemm.cc:18]   --->   Operation 36 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln14_1 = select i1 %icmp_ln15, i4 %add_ln14, i4 %i_1" [gemm.cc:14]   --->   Operation 37 'select' 'select_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i4 %select_ln14_1" [gemm.cc:20]   --->   Operation 38 'trunc' 'trunc_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%select_ln14_2 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 39 'select' 'select_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i6 %select_ln14_2" [gemm.cc:14]   --->   Operation 40 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln14" [gemm.cc:18]   --->   Operation 41 'getelementptr' 'A_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%A_load = load i6 %A_addr" [gemm.cc:14]   --->   Operation 42 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%select_ln14_10 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 43 'select' 'select_ln14_10' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln14 = or i6 %select_ln14_10, i6 1" [gemm.cc:14]   --->   Operation 44 'or' 'or_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i6 %or_ln14" [gemm.cc:18]   --->   Operation 45 'zext' 'zext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18" [gemm.cc:18]   --->   Operation 46 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%A_load_1 = load i6 %A_addr_1" [gemm.cc:14]   --->   Operation 47 'load' 'A_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln14" [gemm.cc:14]   --->   Operation 48 'zext' 'j_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i4 %select_ln14" [gemm.cc:18]   --->   Operation 49 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %j_cast" [gemm.cc:18]   --->   Operation 50 'getelementptr' 'B_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%add_ln18_7 = add i5 %zext_ln18_8, i5 8" [gemm.cc:18]   --->   Operation 51 'add' 'add_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i5 %add_ln18_7" [gemm.cc:18]   --->   Operation 52 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln18_9" [gemm.cc:18]   --->   Operation 53 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.23ns)   --->   "%B_load = load i6 %B_addr" [gemm.cc:18]   --->   Operation 54 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%B_load_1 = load i6 %B_addr_1" [gemm.cc:18]   --->   Operation 55 'load' 'B_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%add_ln15 = add i4 %select_ln14, i4 1" [gemm.cc:15]   --->   Operation 56 'add' 'add_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln15 = store i7 %add_ln14_1, i7 %indvar_flatten" [gemm.cc:15]   --->   Operation 57 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln15 = store i4 %select_ln14_1, i4 %i" [gemm.cc:15]   --->   Operation 58 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln15 = store i4 %add_ln15, i4 %j" [gemm.cc:15]   --->   Operation 59 'store' 'store_ln15' <Predicate = (!icmp_ln14)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 60 [1/2] (1.23ns)   --->   "%A_load = load i6 %A_addr" [gemm.cc:14]   --->   Operation 60 'load' 'A_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/2] (1.23ns)   --->   "%A_load_1 = load i6 %A_addr_1" [gemm.cc:14]   --->   Operation 61 'load' 'A_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 62 [1/1] (0.38ns)   --->   "%select_ln14_11 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 62 'select' 'select_ln14_11' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln14_1 = or i6 %select_ln14_11, i6 2" [gemm.cc:14]   --->   Operation 63 'or' 'or_ln14_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i6 %or_ln14_1" [gemm.cc:18]   --->   Operation 64 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_1" [gemm.cc:18]   --->   Operation 65 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%A_load_2 = load i6 %A_addr_2" [gemm.cc:14]   --->   Operation 66 'load' 'A_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%select_ln14_12 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 67 'select' 'select_ln14_12' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln14_2 = or i6 %select_ln14_12, i6 3" [gemm.cc:14]   --->   Operation 68 'or' 'or_ln14_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i6 %or_ln14_2" [gemm.cc:18]   --->   Operation 69 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2" [gemm.cc:18]   --->   Operation 70 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%A_load_3 = load i6 %A_addr_3" [gemm.cc:14]   --->   Operation 71 'load' 'A_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i4 %select_ln14" [gemm.cc:18]   --->   Operation 72 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_17_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 1, i4 %select_ln14" [gemm.cc:18]   --->   Operation 73 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i5 %tmp_17_cast" [gemm.cc:18]   --->   Operation 74 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln18_10" [gemm.cc:18]   --->   Operation 75 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln18_8 = add i6 %zext_ln18_7, i6 24" [gemm.cc:18]   --->   Operation 76 'add' 'add_ln18_8' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i6 %add_ln18_8" [gemm.cc:18]   --->   Operation 77 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln18_11" [gemm.cc:18]   --->   Operation 78 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%B_load = load i6 %B_addr" [gemm.cc:18]   --->   Operation 79 'load' 'B_load' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/1] (3.42ns)   --->   "%mul_ln18 = mul i32 %B_load, i32 %A_load" [gemm.cc:18]   --->   Operation 80 'mul' 'mul_ln18' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%B_load_1 = load i6 %B_addr_1" [gemm.cc:18]   --->   Operation 81 'load' 'B_load_1' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [1/1] (3.42ns)   --->   "%mul_ln18_1 = mul i32 %B_load_1, i32 %A_load_1" [gemm.cc:18]   --->   Operation 82 'mul' 'mul_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%B_load_2 = load i6 %B_addr_2" [gemm.cc:18]   --->   Operation 83 'load' 'B_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%B_load_3 = load i6 %B_addr_3" [gemm.cc:18]   --->   Operation 84 'load' 'B_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 85 [1/1] (1.01ns)   --->   "%add_ln18 = add i32 %mul_ln18_1, i32 %mul_ln18" [gemm.cc:18]   --->   Operation 85 'add' 'add_ln18' <Predicate = (!icmp_ln14)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [gemm.cc:23]   --->   Operation 157 'ret' 'ret_ln23' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.67>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln20, i3 0" [gemm.cc:20]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (1.23ns)   --->   "%A_load_2 = load i6 %A_addr_2" [gemm.cc:14]   --->   Operation 87 'load' 'A_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 88 [1/2] (1.23ns)   --->   "%A_load_3 = load i6 %A_addr_3" [gemm.cc:14]   --->   Operation 88 'load' 'A_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 89 [1/1] (0.38ns)   --->   "%select_ln14_13 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 89 'select' 'select_ln14_13' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln14_3 = or i6 %select_ln14_13, i6 4" [gemm.cc:14]   --->   Operation 90 'or' 'or_ln14_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i6 %or_ln14_3" [gemm.cc:18]   --->   Operation 91 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3" [gemm.cc:18]   --->   Operation 92 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.23ns)   --->   "%A_load_4 = load i6 %A_addr_4" [gemm.cc:14]   --->   Operation 93 'load' 'A_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 94 [1/1] (0.38ns)   --->   "%select_ln14_14 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 94 'select' 'select_ln14_14' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln14_4 = or i6 %select_ln14_14, i6 5" [gemm.cc:14]   --->   Operation 95 'or' 'or_ln14_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i6 %or_ln14_4" [gemm.cc:18]   --->   Operation 96 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4" [gemm.cc:18]   --->   Operation 97 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 98 [2/2] (1.23ns)   --->   "%A_load_5 = load i6 %A_addr_5" [gemm.cc:14]   --->   Operation 98 'load' 'A_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 99 [1/1] (0.38ns)   --->   "%select_ln14_15 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 99 'select' 'select_ln14_15' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.38ns)   --->   "%select_ln14_16 = select i1 %icmp_ln15, i6 %tmp_8_cast, i6 %tmp_cast" [gemm.cc:14]   --->   Operation 100 'select' 'select_ln14_16' <Predicate = (!icmp_ln14)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_18_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 2, i4 %select_ln14" [gemm.cc:18]   --->   Operation 101 'bitconcatenate' 'tmp_18_cast' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i6 %tmp_18_cast" [gemm.cc:18]   --->   Operation 102 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln18_12" [gemm.cc:18]   --->   Operation 103 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.78ns)   --->   "%add_ln18_9 = add i6 %zext_ln18_7, i6 40" [gemm.cc:18]   --->   Operation 104 'add' 'add_ln18_9' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i6 %add_ln18_9" [gemm.cc:18]   --->   Operation 105 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln18_13" [gemm.cc:18]   --->   Operation 106 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln20 = add i6 %tmp_s, i6 %zext_ln18_7" [gemm.cc:20]   --->   Operation 107 'add' 'add_ln20' <Predicate = (!icmp_ln14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%B_load_2 = load i6 %B_addr_2" [gemm.cc:18]   --->   Operation 108 'load' 'B_load_2' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 109 [1/1] (3.42ns)   --->   "%mul_ln18_2 = mul i32 %B_load_2, i32 %A_load_2" [gemm.cc:18]   --->   Operation 109 'mul' 'mul_ln18_2' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%B_load_3 = load i6 %B_addr_3" [gemm.cc:18]   --->   Operation 110 'load' 'B_load_3' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 111 [1/1] (3.42ns)   --->   "%mul_ln18_3 = mul i32 %B_load_3, i32 %A_load_3" [gemm.cc:18]   --->   Operation 111 'mul' 'mul_ln18_3' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [2/2] (1.23ns)   --->   "%B_load_4 = load i6 %B_addr_4" [gemm.cc:18]   --->   Operation 112 'load' 'B_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 113 [2/2] (1.23ns)   --->   "%B_load_5 = load i6 %B_addr_5" [gemm.cc:18]   --->   Operation 113 'load' 'B_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 114 [1/1] (1.01ns)   --->   "%add_ln18_1 = add i32 %mul_ln18_2, i32 %mul_ln18_3" [gemm.cc:18]   --->   Operation 114 'add' 'add_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.65>
ST_4 : Operation 115 [1/2] (1.23ns)   --->   "%A_load_4 = load i6 %A_addr_4" [gemm.cc:14]   --->   Operation 115 'load' 'A_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 116 [1/2] (1.23ns)   --->   "%A_load_5 = load i6 %A_addr_5" [gemm.cc:14]   --->   Operation 116 'load' 'A_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln14_5 = or i6 %select_ln14_15, i6 6" [gemm.cc:14]   --->   Operation 117 'or' 'or_ln14_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i6 %or_ln14_5" [gemm.cc:18]   --->   Operation 118 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5" [gemm.cc:18]   --->   Operation 119 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (1.23ns)   --->   "%A_load_6 = load i6 %A_addr_6" [gemm.cc:14]   --->   Operation 120 'load' 'A_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%or_ln14_6 = or i6 %select_ln14_16, i6 7" [gemm.cc:14]   --->   Operation 121 'or' 'or_ln14_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i6 %or_ln14_6" [gemm.cc:18]   --->   Operation 122 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6" [gemm.cc:18]   --->   Operation 123 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (1.23ns)   --->   "%A_load_7 = load i6 %A_addr_7" [gemm.cc:14]   --->   Operation 124 'load' 'A_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i5 %tmp_17_cast" [gemm.cc:18]   --->   Operation 125 'sext' 'sext_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i6 %sext_ln18" [gemm.cc:18]   --->   Operation 126 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln18_14" [gemm.cc:18]   --->   Operation 127 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.35ns)   --->   "%xor_ln18 = xor i4 %select_ln14, i4 8" [gemm.cc:18]   --->   Operation 128 'xor' 'xor_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i4 %xor_ln18" [gemm.cc:18]   --->   Operation 129 'sext' 'sext_ln18_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i6 %sext_ln18_1" [gemm.cc:18]   --->   Operation 130 'zext' 'zext_ln18_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln18_15" [gemm.cc:18]   --->   Operation 131 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 132 [1/2] (1.23ns)   --->   "%B_load_4 = load i6 %B_addr_4" [gemm.cc:18]   --->   Operation 132 'load' 'B_load_4' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 133 [1/1] (3.42ns)   --->   "%mul_ln18_4 = mul i32 %B_load_4, i32 %A_load_4" [gemm.cc:18]   --->   Operation 133 'mul' 'mul_ln18_4' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/2] (1.23ns)   --->   "%B_load_5 = load i6 %B_addr_5" [gemm.cc:18]   --->   Operation 134 'load' 'B_load_5' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 135 [1/1] (3.42ns)   --->   "%mul_ln18_5 = mul i32 %B_load_5, i32 %A_load_5" [gemm.cc:18]   --->   Operation 135 'mul' 'mul_ln18_5' <Predicate = (!icmp_ln14)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [2/2] (1.23ns)   --->   "%B_load_6 = load i6 %B_addr_6" [gemm.cc:18]   --->   Operation 136 'load' 'B_load_6' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 137 [2/2] (1.23ns)   --->   "%B_load_7 = load i6 %B_addr_7" [gemm.cc:18]   --->   Operation 137 'load' 'B_load_7' <Predicate = (!icmp_ln14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 138 [1/2] (1.23ns)   --->   "%A_load_6 = load i6 %A_addr_6" [gemm.cc:14]   --->   Operation 138 'load' 'A_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 139 [1/2] (1.23ns)   --->   "%A_load_7 = load i6 %A_addr_7" [gemm.cc:14]   --->   Operation 139 'load' 'A_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 140 [1/2] (1.23ns)   --->   "%B_load_6 = load i6 %B_addr_6" [gemm.cc:18]   --->   Operation 140 'load' 'B_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 141 [1/1] (3.42ns)   --->   "%mul_ln18_6 = mul i32 %B_load_6, i32 %A_load_6" [gemm.cc:18]   --->   Operation 141 'mul' 'mul_ln18_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/2] (1.23ns)   --->   "%B_load_7 = load i6 %B_addr_7" [gemm.cc:18]   --->   Operation 142 'load' 'B_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 143 [1/1] (3.42ns)   --->   "%mul_ln18_7 = mul i32 %B_load_7, i32 %A_load_7" [gemm.cc:18]   --->   Operation 143 'mul' 'mul_ln18_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_2 = add i32 %add_ln18_1, i32 %add_ln18" [gemm.cc:18]   --->   Operation 144 'add' 'add_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_3 = add i32 %mul_ln18_4, i32 %mul_ln18_5" [gemm.cc:18]   --->   Operation 145 'add' 'add_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln18_4 = add i32 %mul_ln18_6, i32 %mul_ln18_7" [gemm.cc:18]   --->   Operation 146 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_5 = add i32 %add_ln18_4, i32 %add_ln18_3" [gemm.cc:18]   --->   Operation 147 'add' 'add_ln18_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 148 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_6 = add i32 %add_ln18_5, i32 %add_ln18_2" [gemm.cc:18]   --->   Operation 148 'add' 'add_ln18_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 150 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 151 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i6 %add_ln20" [gemm.cc:20]   --->   Operation 152 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln20" [gemm.cc:20]   --->   Operation 153 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [gemm.cc:16]   --->   Operation 154 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln20 = store i32 %add_ln18_6, i6 %AB_addr" [gemm.cc:20]   --->   Operation 155 'store' 'store_ln20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln15 = br void %product" [gemm.cc:15]   --->   Operation 156 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0100000]
i                   (alloca           ) [ 0100000]
indvar_flatten      (alloca           ) [ 0100000]
spectopmodule_ln12  (spectopmodule    ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
specinterface_ln0   (specinterface    ) [ 0000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000]
store_ln14          (store            ) [ 0000000]
store_ln14          (store            ) [ 0000000]
store_ln14          (store            ) [ 0000000]
br_ln14             (br               ) [ 0000000]
i_1                 (load             ) [ 0000000]
indvar_flatten_load (load             ) [ 0000000]
trunc_ln18          (trunc            ) [ 0000000]
tmp_cast            (bitconcatenate   ) [ 0011000]
specpipeline_ln0    (specpipeline     ) [ 0000000]
icmp_ln14           (icmp             ) [ 0111100]
add_ln14_1          (add              ) [ 0000000]
br_ln14             (br               ) [ 0000000]
j_load              (load             ) [ 0000000]
add_ln14            (add              ) [ 0000000]
trunc_ln14          (trunc            ) [ 0000000]
icmp_ln15           (icmp             ) [ 0011000]
select_ln14         (select           ) [ 0011100]
tmp_8_cast          (bitconcatenate   ) [ 0011000]
select_ln14_1       (select           ) [ 0000000]
trunc_ln20          (trunc            ) [ 0011000]
select_ln14_2       (select           ) [ 0000000]
zext_ln14           (zext             ) [ 0000000]
A_addr              (getelementptr    ) [ 0010000]
select_ln14_10      (select           ) [ 0000000]
or_ln14             (or               ) [ 0000000]
zext_ln18           (zext             ) [ 0000000]
A_addr_1            (getelementptr    ) [ 0010000]
j_cast              (zext             ) [ 0000000]
zext_ln18_8         (zext             ) [ 0000000]
B_addr              (getelementptr    ) [ 0010000]
add_ln18_7          (add              ) [ 0000000]
zext_ln18_9         (zext             ) [ 0000000]
B_addr_1            (getelementptr    ) [ 0010000]
add_ln15            (add              ) [ 0000000]
store_ln15          (store            ) [ 0000000]
store_ln15          (store            ) [ 0000000]
store_ln15          (store            ) [ 0000000]
A_load              (load             ) [ 0000000]
A_load_1            (load             ) [ 0000000]
select_ln14_11      (select           ) [ 0000000]
or_ln14_1           (or               ) [ 0000000]
zext_ln18_1         (zext             ) [ 0000000]
A_addr_2            (getelementptr    ) [ 0001000]
select_ln14_12      (select           ) [ 0000000]
or_ln14_2           (or               ) [ 0000000]
zext_ln18_2         (zext             ) [ 0000000]
A_addr_3            (getelementptr    ) [ 0001000]
zext_ln18_7         (zext             ) [ 0001000]
tmp_17_cast         (bitconcatenate   ) [ 0001100]
zext_ln18_10        (zext             ) [ 0000000]
B_addr_2            (getelementptr    ) [ 0001000]
add_ln18_8          (add              ) [ 0000000]
zext_ln18_11        (zext             ) [ 0000000]
B_addr_3            (getelementptr    ) [ 0001000]
B_load              (load             ) [ 0000000]
mul_ln18            (mul              ) [ 0000000]
B_load_1            (load             ) [ 0000000]
mul_ln18_1          (mul              ) [ 0000000]
add_ln18            (add              ) [ 0101110]
tmp_s               (bitconcatenate   ) [ 0000000]
A_load_2            (load             ) [ 0000000]
A_load_3            (load             ) [ 0000000]
select_ln14_13      (select           ) [ 0000000]
or_ln14_3           (or               ) [ 0000000]
zext_ln18_3         (zext             ) [ 0000000]
A_addr_4            (getelementptr    ) [ 0000100]
select_ln14_14      (select           ) [ 0000000]
or_ln14_4           (or               ) [ 0000000]
zext_ln18_4         (zext             ) [ 0000000]
A_addr_5            (getelementptr    ) [ 0000100]
select_ln14_15      (select           ) [ 0000100]
select_ln14_16      (select           ) [ 0000100]
tmp_18_cast         (bitconcatenate   ) [ 0000000]
zext_ln18_12        (zext             ) [ 0000000]
B_addr_4            (getelementptr    ) [ 0000100]
add_ln18_9          (add              ) [ 0000000]
zext_ln18_13        (zext             ) [ 0000000]
B_addr_5            (getelementptr    ) [ 0000100]
add_ln20            (add              ) [ 0110111]
B_load_2            (load             ) [ 0000000]
mul_ln18_2          (mul              ) [ 0000000]
B_load_3            (load             ) [ 0000000]
mul_ln18_3          (mul              ) [ 0000000]
add_ln18_1          (add              ) [ 0100110]
A_load_4            (load             ) [ 0000000]
A_load_5            (load             ) [ 0000000]
or_ln14_5           (or               ) [ 0000000]
zext_ln18_5         (zext             ) [ 0000000]
A_addr_6            (getelementptr    ) [ 0100010]
or_ln14_6           (or               ) [ 0000000]
zext_ln18_6         (zext             ) [ 0000000]
A_addr_7            (getelementptr    ) [ 0100010]
sext_ln18           (sext             ) [ 0000000]
zext_ln18_14        (zext             ) [ 0000000]
B_addr_6            (getelementptr    ) [ 0100010]
xor_ln18            (xor              ) [ 0000000]
sext_ln18_1         (sext             ) [ 0000000]
zext_ln18_15        (zext             ) [ 0000000]
B_addr_7            (getelementptr    ) [ 0100010]
B_load_4            (load             ) [ 0000000]
mul_ln18_4          (mul              ) [ 0100010]
B_load_5            (load             ) [ 0000000]
mul_ln18_5          (mul              ) [ 0100010]
A_load_6            (load             ) [ 0000000]
A_load_7            (load             ) [ 0000000]
B_load_6            (load             ) [ 0000000]
mul_ln18_6          (mul              ) [ 0000000]
B_load_7            (load             ) [ 0000000]
mul_ln18_7          (mul              ) [ 0000000]
add_ln18_2          (add              ) [ 0000000]
add_ln18_3          (add              ) [ 0000000]
add_ln18_4          (add              ) [ 0000000]
add_ln18_5          (add              ) [ 0000000]
add_ln18_6          (add              ) [ 0010001]
specloopname_ln0    (specloopname     ) [ 0000000]
empty               (speclooptripcount) [ 0000000]
specpipeline_ln0    (specpipeline     ) [ 0000000]
zext_ln20           (zext             ) [ 0000000]
AB_addr             (getelementptr    ) [ 0000000]
specloopname_ln16   (specloopname     ) [ 0000000]
store_ln20          (store            ) [ 0000000]
br_ln15             (br               ) [ 0000000]
ret_ln23            (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="A_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_1/1 A_load_2/2 A_load_3/2 A_load_4/3 A_load_5/3 A_load_6/4 A_load_7/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="A_addr_1_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="B_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="B_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
<pin id="143" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 B_load_1/1 B_load_2/2 B_load_3/2 B_load_4/3 B_load_5/3 B_load_6/4 B_load_7/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="A_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="6" slack="0"/>
<pin id="150" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="A_addr_3_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="B_addr_2_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="B_addr_3_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="A_addr_4_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="A_addr_5_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="6" slack="0"/>
<pin id="190" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B_addr_4_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="B_addr_5_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_5/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="A_addr_6_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="A_addr_7_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="B_addr_6_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_6/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="B_addr_7_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="6" slack="0"/>
<pin id="237" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_7/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="AB_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/6 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln20_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="1"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/1 select_ln14_11/2 select_ln14_13/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="6" slack="0"/>
<pin id="263" dir="0" index="2" bw="6" slack="0"/>
<pin id="264" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_10/1 select_ln14_12/2 select_ln14_14/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18/2 mul_ln18_2/3 mul_ln18_4/4 mul_ln18_6/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln18_1/2 mul_ln18_3/3 mul_ln18_5/4 mul_ln18_7/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 add_ln18_4/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln14_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="7" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln14_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="4" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln14_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="4" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="i_1_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="indvar_flatten_load_load_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln18_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="4" slack="0"/>
<pin id="306" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="icmp_ln14_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln14_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln14_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="trunc_ln14_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="4" slack="0"/>
<pin id="341" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln15_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="4" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="select_ln14_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="0" index="2" bw="4" slack="0"/>
<pin id="355" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_8_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="6" slack="0"/>
<pin id="361" dir="0" index="1" bw="3" slack="0"/>
<pin id="362" dir="0" index="2" bw="1" slack="0"/>
<pin id="363" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8_cast/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln14_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="4" slack="0"/>
<pin id="372" dir="0" index="2" bw="4" slack="0"/>
<pin id="373" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln20_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="zext_ln14_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln14_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="0"/>
<pin id="388" dir="0" index="1" bw="6" slack="0"/>
<pin id="389" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln18_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="j_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln18_8_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_8/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln18_7_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="0"/>
<pin id="408" dir="0" index="1" bw="5" slack="0"/>
<pin id="409" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_7/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln18_9_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_9/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln15_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln15_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln15_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="0"/>
<pin id="430" dir="0" index="1" bw="4" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln15_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln14_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln18_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="0"/>
<pin id="446" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln14_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_2/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln18_2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="6" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln18_7_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_7/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_17_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="1"/>
<pin id="467" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln18_10_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_10/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="add_ln18_8_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="6" slack="0"/>
<pin id="478" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_8/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln18_11_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="6" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_11/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="add_ln18_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_s_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="0" index="1" bw="3" slack="2"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="or_ln14_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="6" slack="0"/>
<pin id="501" dir="0" index="1" bw="6" slack="0"/>
<pin id="502" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_3/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln18_3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln14_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="6" slack="0"/>
<pin id="512" dir="0" index="1" bw="6" slack="0"/>
<pin id="513" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_4/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln18_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_4/3 "/>
</bind>
</comp>

<comp id="521" class="1004" name="select_ln14_15_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="2"/>
<pin id="523" dir="0" index="1" bw="6" slack="2"/>
<pin id="524" dir="0" index="2" bw="6" slack="2"/>
<pin id="525" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_15/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln14_16_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="0" index="1" bw="6" slack="2"/>
<pin id="529" dir="0" index="2" bw="6" slack="2"/>
<pin id="530" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_16/3 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_18_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="6" slack="0"/>
<pin id="533" dir="0" index="1" bw="2" slack="0"/>
<pin id="534" dir="0" index="2" bw="4" slack="2"/>
<pin id="535" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18_cast/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln18_12_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="6" slack="0"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_12/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_ln18_9_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="4" slack="1"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_9/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln18_13_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="6" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_13/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln20_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="0" index="1" bw="4" slack="1"/>
<pin id="556" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln14_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="6" slack="1"/>
<pin id="560" dir="0" index="1" bw="6" slack="0"/>
<pin id="561" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_5/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln18_5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="6" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_5/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="or_ln14_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="0" index="1" bw="6" slack="0"/>
<pin id="571" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_6/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="zext_ln18_6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="6" slack="0"/>
<pin id="575" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_6/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln18_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="5" slack="2"/>
<pin id="580" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln18_14_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_14/4 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln18_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="3"/>
<pin id="588" dir="0" index="1" bw="4" slack="0"/>
<pin id="589" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/4 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln18_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18_1/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln18_15_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_15/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln18_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="2"/>
<pin id="602" dir="0" index="1" bw="32" slack="3"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/5 "/>
</bind>
</comp>

<comp id="604" class="1004" name="add_ln18_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/5 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln18_5_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_5/5 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln18_6_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_6/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln20_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="3"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/6 "/>
</bind>
</comp>

<comp id="624" class="1005" name="j_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="0"/>
<pin id="626" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="631" class="1005" name="i_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="0"/>
<pin id="633" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="638" class="1005" name="indvar_flatten_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="0"/>
<pin id="640" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_cast_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="1"/>
<pin id="647" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln14_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="657" class="1005" name="icmp_ln15_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="665" class="1005" name="select_ln14_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="4" slack="1"/>
<pin id="667" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14 "/>
</bind>
</comp>

<comp id="673" class="1005" name="tmp_8_cast_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="1"/>
<pin id="675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_cast "/>
</bind>
</comp>

<comp id="681" class="1005" name="trunc_ln20_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="3" slack="2"/>
<pin id="683" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="686" class="1005" name="A_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="6" slack="1"/>
<pin id="688" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="A_addr_1_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="6" slack="1"/>
<pin id="693" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="696" class="1005" name="B_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="6" slack="1"/>
<pin id="698" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="B_addr_1_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="1"/>
<pin id="703" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="706" class="1005" name="A_addr_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="1"/>
<pin id="708" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="A_addr_3_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="1"/>
<pin id="713" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="716" class="1005" name="zext_ln18_7_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="1"/>
<pin id="718" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18_7 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_17_cast_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="2"/>
<pin id="724" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17_cast "/>
</bind>
</comp>

<comp id="727" class="1005" name="B_addr_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="1"/>
<pin id="729" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="B_addr_3_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="1"/>
<pin id="734" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="737" class="1005" name="add_ln18_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="3"/>
<pin id="739" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="742" class="1005" name="A_addr_4_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="6" slack="1"/>
<pin id="744" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="747" class="1005" name="A_addr_5_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="6" slack="1"/>
<pin id="749" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="752" class="1005" name="select_ln14_15_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="1"/>
<pin id="754" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_15 "/>
</bind>
</comp>

<comp id="757" class="1005" name="select_ln14_16_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="1"/>
<pin id="759" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln14_16 "/>
</bind>
</comp>

<comp id="762" class="1005" name="B_addr_4_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="6" slack="1"/>
<pin id="764" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="767" class="1005" name="B_addr_5_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="6" slack="1"/>
<pin id="769" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_5 "/>
</bind>
</comp>

<comp id="772" class="1005" name="add_ln20_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="3"/>
<pin id="774" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="777" class="1005" name="add_ln18_1_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="2"/>
<pin id="779" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="782" class="1005" name="A_addr_6_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="6" slack="1"/>
<pin id="784" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="787" class="1005" name="A_addr_7_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="6" slack="1"/>
<pin id="789" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="792" class="1005" name="B_addr_6_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="1"/>
<pin id="794" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_6 "/>
</bind>
</comp>

<comp id="797" class="1005" name="B_addr_7_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="6" slack="1"/>
<pin id="799" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_7 "/>
</bind>
</comp>

<comp id="802" class="1005" name="mul_ln18_4_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="1"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_4 "/>
</bind>
</comp>

<comp id="807" class="1005" name="mul_ln18_5_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="1"/>
<pin id="809" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln18_5 "/>
</bind>
</comp>

<comp id="812" class="1005" name="add_ln18_6_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="1"/>
<pin id="814" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="44" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="44" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="121" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="145"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="2" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="162" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="177"><net_src comp="169" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="178" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="44" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="199"><net_src comp="2" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="44" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="194" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="215"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="44" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="44" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="231"><net_src comp="2" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="241"><net_src comp="233" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="269"><net_src comp="135" pin="7"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="103" pin="7"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="135" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="103" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="265" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="26" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="307"><net_src comp="298" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="28" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="316"><net_src comp="308" pin="3"/><net_sink comp="255" pin=2"/></net>

<net id="317"><net_src comp="308" pin="3"/><net_sink comp="260" pin=2"/></net>

<net id="322"><net_src comp="301" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="36" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="301" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="38" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="337"><net_src comp="298" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="40" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="330" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="42" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="349"><net_src comp="343" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="350"><net_src comp="343" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="356"><net_src comp="343" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="26" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="330" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="364"><net_src comp="28" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="339" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="359" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="368"><net_src comp="359" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="374"><net_src comp="343" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="333" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="298" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="255" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="390"><net_src comp="260" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="400"><net_src comp="351" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="405"><net_src comp="351" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="421"><net_src comp="351" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="40" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="324" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="432"><net_src comp="369" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="417" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="255" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="447"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="453"><net_src comp="260" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="52" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="479"><net_src comp="460" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="58" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="490"><net_src comp="271" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="265" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="497"><net_src comp="28" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="255" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="60" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="514"><net_src comp="260" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="536"><net_src comp="64" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="547"><net_src comp="68" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="557"><net_src comp="492" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="70" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="572"><net_src comp="72" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="584"><net_src comp="578" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="590"><net_src comp="42" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="594"><net_src comp="586" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="612"><net_src comp="277" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="604" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="619"><net_src comp="600" pin="2"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="620" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="627"><net_src comp="84" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="634"><net_src comp="88" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="637"><net_src comp="631" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="641"><net_src comp="92" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="644"><net_src comp="638" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="648"><net_src comp="308" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="651"><net_src comp="645" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="652"><net_src comp="645" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="656"><net_src comp="318" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="343" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="668"><net_src comp="351" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="670"><net_src comp="665" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="671"><net_src comp="665" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="676"><net_src comp="359" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="684"><net_src comp="377" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="689"><net_src comp="96" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="694"><net_src comp="113" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="699"><net_src comp="121" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="704"><net_src comp="128" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="709"><net_src comp="146" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="714"><net_src comp="154" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="719"><net_src comp="460" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="725"><net_src comp="463" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="730"><net_src comp="162" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="735"><net_src comp="169" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="740"><net_src comp="486" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="745"><net_src comp="178" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="750"><net_src comp="186" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="755"><net_src comp="521" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="760"><net_src comp="526" pin="3"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="765"><net_src comp="194" pin="3"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="770"><net_src comp="201" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="775"><net_src comp="553" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="780"><net_src comp="277" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="785"><net_src comp="210" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="790"><net_src comp="218" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="795"><net_src comp="226" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="800"><net_src comp="233" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="805"><net_src comp="265" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="810"><net_src comp="271" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="815"><net_src comp="614" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="249" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {6 }
 - Input state : 
	Port: mm : A | {1 2 3 4 5 }
	Port: mm : B | {1 2 3 4 5 }
  - Chain level:
	State 1
		store_ln14 : 1
		store_ln14 : 1
		store_ln14 : 1
		i_1 : 1
		indvar_flatten_load : 1
		trunc_ln18 : 2
		tmp_cast : 3
		icmp_ln14 : 2
		add_ln14_1 : 2
		br_ln14 : 3
		j_load : 1
		add_ln14 : 2
		trunc_ln14 : 3
		icmp_ln15 : 2
		select_ln14 : 3
		tmp_8_cast : 4
		select_ln14_1 : 3
		trunc_ln20 : 4
		select_ln14_2 : 5
		zext_ln14 : 6
		A_addr : 7
		A_load : 8
		select_ln14_10 : 5
		or_ln14 : 6
		zext_ln18 : 6
		A_addr_1 : 7
		A_load_1 : 8
		j_cast : 4
		zext_ln18_8 : 4
		B_addr : 5
		add_ln18_7 : 5
		zext_ln18_9 : 6
		B_addr_1 : 7
		B_load : 6
		B_load_1 : 8
		add_ln15 : 4
		store_ln15 : 3
		store_ln15 : 4
		store_ln15 : 5
	State 2
		or_ln14_1 : 1
		zext_ln18_1 : 1
		A_addr_2 : 2
		A_load_2 : 3
		or_ln14_2 : 1
		zext_ln18_2 : 1
		A_addr_3 : 2
		A_load_3 : 3
		zext_ln18_10 : 1
		B_addr_2 : 2
		add_ln18_8 : 1
		zext_ln18_11 : 2
		B_addr_3 : 3
		mul_ln18 : 1
		mul_ln18_1 : 1
		B_load_2 : 3
		B_load_3 : 4
		add_ln18 : 2
	State 3
		or_ln14_3 : 1
		zext_ln18_3 : 1
		A_addr_4 : 2
		A_load_4 : 3
		or_ln14_4 : 1
		zext_ln18_4 : 1
		A_addr_5 : 2
		A_load_5 : 3
		zext_ln18_12 : 1
		B_addr_4 : 2
		zext_ln18_13 : 1
		B_addr_5 : 2
		add_ln20 : 1
		mul_ln18_2 : 1
		mul_ln18_3 : 1
		B_load_4 : 3
		B_load_5 : 3
		add_ln18_1 : 2
	State 4
		A_addr_6 : 1
		A_load_6 : 2
		A_addr_7 : 1
		A_load_7 : 2
		zext_ln18_14 : 1
		B_addr_6 : 2
		zext_ln18_15 : 1
		B_addr_7 : 2
		mul_ln18_4 : 1
		mul_ln18_5 : 1
		B_load_6 : 3
		B_load_7 : 3
	State 5
		mul_ln18_6 : 1
		mul_ln18_7 : 1
		add_ln18_4 : 2
		add_ln18_5 : 3
		add_ln18_6 : 4
	State 6
		AB_addr : 1
		store_ln20 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_277      |    0    |    0    |    39   |
|          |   add_ln14_1_fu_324   |    0    |    0    |    14   |
|          |    add_ln14_fu_333    |    0    |    0    |    12   |
|          |   add_ln18_7_fu_406   |    0    |    0    |    12   |
|          |    add_ln15_fu_417    |    0    |    0    |    12   |
|          |   add_ln18_8_fu_475   |    0    |    0    |    13   |
|    add   |    add_ln18_fu_486    |    0    |    0    |    39   |
|          |   add_ln18_9_fu_543   |    0    |    0    |    13   |
|          |    add_ln20_fu_553    |    0    |    0    |    13   |
|          |   add_ln18_2_fu_600   |    0    |    0    |    32   |
|          |   add_ln18_3_fu_604   |    0    |    0    |    32   |
|          |   add_ln18_5_fu_608   |    0    |    0    |    32   |
|          |   add_ln18_6_fu_614   |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_265      |    3    |    0    |    20   |
|          |       grp_fu_271      |    3    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_255      |    0    |    0    |    6    |
|          |       grp_fu_260      |    0    |    0    |    6    |
|  select  |   select_ln14_fu_351  |    0    |    0    |    4    |
|          |  select_ln14_1_fu_369 |    0    |    0    |    4    |
|          | select_ln14_15_fu_521 |    0    |    0    |    6    |
|          | select_ln14_16_fu_526 |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln14_fu_318   |    0    |    0    |    10   |
|          |    icmp_ln15_fu_343   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|    xor   |    xor_ln18_fu_586    |    0    |    0    |    4    |
|----------|-----------------------|---------|---------|---------|
|          |   trunc_ln18_fu_304   |    0    |    0    |    0    |
|   trunc  |   trunc_ln14_fu_339   |    0    |    0    |    0    |
|          |   trunc_ln20_fu_377   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    tmp_cast_fu_308    |    0    |    0    |    0    |
|          |   tmp_8_cast_fu_359   |    0    |    0    |    0    |
|bitconcatenate|   tmp_17_cast_fu_463  |    0    |    0    |    0    |
|          |      tmp_s_fu_492     |    0    |    0    |    0    |
|          |   tmp_18_cast_fu_531  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    zext_ln14_fu_381   |    0    |    0    |    0    |
|          |    zext_ln18_fu_392   |    0    |    0    |    0    |
|          |     j_cast_fu_397     |    0    |    0    |    0    |
|          |   zext_ln18_8_fu_402  |    0    |    0    |    0    |
|          |   zext_ln18_9_fu_412  |    0    |    0    |    0    |
|          |   zext_ln18_1_fu_444  |    0    |    0    |    0    |
|          |   zext_ln18_2_fu_455  |    0    |    0    |    0    |
|          |   zext_ln18_7_fu_460  |    0    |    0    |    0    |
|          |  zext_ln18_10_fu_470  |    0    |    0    |    0    |
|   zext   |  zext_ln18_11_fu_481  |    0    |    0    |    0    |
|          |   zext_ln18_3_fu_505  |    0    |    0    |    0    |
|          |   zext_ln18_4_fu_516  |    0    |    0    |    0    |
|          |  zext_ln18_12_fu_538  |    0    |    0    |    0    |
|          |  zext_ln18_13_fu_548  |    0    |    0    |    0    |
|          |   zext_ln18_5_fu_563  |    0    |    0    |    0    |
|          |   zext_ln18_6_fu_573  |    0    |    0    |    0    |
|          |  zext_ln18_14_fu_581  |    0    |    0    |    0    |
|          |  zext_ln18_15_fu_595  |    0    |    0    |    0    |
|          |    zext_ln20_fu_620   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |     or_ln14_fu_386    |    0    |    0    |    0    |
|          |    or_ln14_1_fu_438   |    0    |    0    |    0    |
|          |    or_ln14_2_fu_449   |    0    |    0    |    0    |
|    or    |    or_ln14_3_fu_499   |    0    |    0    |    0    |
|          |    or_ln14_4_fu_510   |    0    |    0    |    0    |
|          |    or_ln14_5_fu_558   |    0    |    0    |    0    |
|          |    or_ln14_6_fu_568   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln18_fu_578   |    0    |    0    |    0    |
|          |   sext_ln18_1_fu_591  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    6    |    0    |   390   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_691   |    6   |
|   A_addr_2_reg_706   |    6   |
|   A_addr_3_reg_711   |    6   |
|   A_addr_4_reg_742   |    6   |
|   A_addr_5_reg_747   |    6   |
|   A_addr_6_reg_782   |    6   |
|   A_addr_7_reg_787   |    6   |
|    A_addr_reg_686    |    6   |
|   B_addr_1_reg_701   |    6   |
|   B_addr_2_reg_727   |    6   |
|   B_addr_3_reg_732   |    6   |
|   B_addr_4_reg_762   |    6   |
|   B_addr_5_reg_767   |    6   |
|   B_addr_6_reg_792   |    6   |
|   B_addr_7_reg_797   |    6   |
|    B_addr_reg_696    |    6   |
|  add_ln18_1_reg_777  |   32   |
|  add_ln18_6_reg_812  |   32   |
|   add_ln18_reg_737   |   32   |
|   add_ln20_reg_772   |    6   |
|       i_reg_631      |    4   |
|   icmp_ln14_reg_653  |    1   |
|   icmp_ln15_reg_657  |    1   |
|indvar_flatten_reg_638|    7   |
|       j_reg_624      |    4   |
|  mul_ln18_4_reg_802  |   32   |
|  mul_ln18_5_reg_807  |   32   |
|select_ln14_15_reg_752|    6   |
|select_ln14_16_reg_757|    6   |
|  select_ln14_reg_665 |    4   |
|  tmp_17_cast_reg_722 |    5   |
|  tmp_8_cast_reg_673  |    6   |
|   tmp_cast_reg_645   |    6   |
|  trunc_ln20_reg_681  |    3   |
|  zext_ln18_7_reg_716 |    6   |
+----------------------+--------+
|         Total        |   321  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   8  |   6  |   48   ||    43   |
| grp_access_fu_103 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_135 |  p0  |   8  |   6  |   48   ||    43   |
| grp_access_fu_135 |  p2  |   8  |   0  |    0   ||    43   |
|     grp_fu_255    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_255    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_255    |  p2  |   2  |   6  |   12   ||    9    |
|     grp_fu_260    |  p0  |   2  |   1  |    2   ||    9    |
|     grp_fu_260    |  p1  |   2  |   6  |   12   ||    9    |
|     grp_fu_260    |  p2  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   148  ||  5.446  ||   226   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   390  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   226  |
|  Register |    -   |    -   |   321  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   321  |   616  |
+-----------+--------+--------+--------+--------+
