<html><body><samp><pre>
<!@TC:0>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\firas\dropbox\board-design\board-design-git\lattice fpga works\tensor_i22\test\blinker.vhd:28:3:28:5:@W:MT529:@XP_MSG">blinker.vhd(28)</a><!@TM:0> | Found inferred clock counter|CLK_27mhz which controls 33 sequential elements including counter_1[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

</pre></samp></body></html>
