Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "opb2plb_bridge_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/opb2plb_bridge_0_wrapper.ngc"

---- Source Options
Top Module Name                    : opb2plb_bridge_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge_pkg.vhd" in Library opb2plb_bridge_v1_00_c.
Package <opb2plb_bridge_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge_pkg.vhd" Line 134. In the function bufdepth, not all control paths contain a return statement.
Package body <opb2plb_bridge_pkg> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v1_00_b.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/common_types_pkg.vhd" Line 171. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_sm.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <plb_sm> compiled.
Entity <plb_sm> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_sm.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <opb_sm> compiled.
Entity <opb_sm> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <opb_intfc> compiled.
Entity <opb_intfc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <plb_intfc> compiled.
Entity <plb_intfc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <dcr_intfc> compiled.
Entity <dcr_intfc> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <regs> compiled.
Entity <regs> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/wrbuffer.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <wrbuffer> compiled.
Entity <wrbuffer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/rdbuffer.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <rdbuffer> compiled.
Entity <rdbuffer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" in Library opb2plb_bridge_v1_00_c.
Entity <opb2plb_bridge> compiled.
Entity <opb2plb_bridge> (Architecture <imp>) compiled.
Compiling vhdl file "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/opb2plb_bridge_0_wrapper.vhd" in Library work.
Entity <opb2plb_bridge_0_wrapper> compiled.
Entity <opb2plb_bridge_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <opb2plb_bridge_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb2plb_bridge> in library <opb2plb_bridge_v1_00_c> (architecture <imp>) with generics.
	C_ABORT_DLY_CNT = 10
	C_DCR_AWIDTH = 10
	C_DCR_BASEADDR = "1111111111"
	C_DCR_DWIDTH = 32
	C_DCR_HIGHADDR = "0000000000"
	C_FAMILY = "virtex2p"
	C_IRQ_ACTIVE = '1'
	C_NUM_ADDR_RNG = 2
	C_OPB_AWIDTH = 32
	C_OPB_BASEADDR = "11111111111111111111111111111111"
	C_OPB_DWIDTH = 32
	C_OPB_HIGHADDR = "00000000000000000000000000000000"
	C_OPB_REG_INTFC = 0
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_PRIORITY = 0
	C_RD_PREFETCH_CNT = 8
	C_RNG0_BASEADDR = "00000000000000000000000000000000"
	C_RNG0_BURST = 0
	C_RNG0_HIGHADDR = "00111111111111111111111111111111"
	C_RNG0_LINE = 0
	C_RNG0_PREFETCH = 0
	C_RNG1_BASEADDR = "11111111111111100000000000000000"
	C_RNG1_BURST = 0
	C_RNG1_HIGHADDR = "11111111111111111111111111111111"
	C_RNG1_LINE = 0
	C_RNG1_PREFETCH = 0
	C_RNG2_BASEADDR = "11111111111111111111111111111111"
	C_RNG2_BURST = 0
	C_RNG2_HIGHADDR = "00000000000000000000000000000000"
	C_RNG2_LINE = 0
	C_RNG2_PREFETCH = 0
	C_RNG3_BASEADDR = "11111111111111111111111111111111"
	C_RNG3_BURST = 0
	C_RNG3_HIGHADDR = "00000000000000000000000000000000"
	C_RNG3_LINE = 0
	C_RNG3_PREFETCH = 0
	C_SAME_CLKS = 0
	C_SWR_COUNT = 2
	C_WR_CACHELINE_SIZE = 8

Analyzing hierarchy for entity <opb_intfc> in library <opb2plb_bridge_v1_00_c> (architecture <imp>) with generics.
	C_ABORT_DLY_CNT = 10
	C_AWIDTH = 32
	C_BASEADDR0 = "00000000000000000000000000000000"
	C_BASEADDR1 = "11111111111111100000000000000000"
	C_BASEADDR2 = "11111111111111111111111111111111"
	C_BASEADDR3 = "11111111111111111111111111111111"
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HIGHADDR0 = "00111111111111111111111111111111"
	C_HIGHADDR1 = "11111111111111111111111111111111"
	C_HIGHADDR2 = "00000000000000000000000000000000"
	C_HIGHADDR3 = "00000000000000000000000000000000"
	C_NUM_ADDR_RNG = 2
	C_PLB_DWIDTH = 64
	C_RD_PREFETCH_CNT = 8
	C_REG_ACCESS = false
	C_REG_BASEADDR = "11111111111111111111111111111111"
	C_REG_HIGHADDR = "00000000000000000000000000000000"
	C_RNG0_BURST = 0
	C_RNG0_LINE = 0
	C_RNG0_PREFETCH = 0
	C_RNG1_BURST = 0
	C_RNG1_LINE = 0
	C_RNG1_PREFETCH = 0
	C_RNG2_BURST = 0
	C_RNG2_LINE = 0
	C_RNG2_PREFETCH = 0
	C_RNG3_BURST = 0
	C_RNG3_LINE = 0
	C_RNG3_PREFETCH = 0
	C_WR_CACHELINE_SIZE = 8
	C_WR_CNT_WIDTH = 5

Analyzing hierarchy for entity <plb_intfc> in library <opb2plb_bridge_v1_00_c> (architecture <imp>) with generics.
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_OPB_DWIDTH = 32
	C_PRIORITY = 0
	C_RD_PREFETCH_CNT = 8
	C_WR_BUF_WIDTH = 72
	C_WR_CACHELINE_SIZE = 8
	C_WR_CNT_WIDTH = 5

Analyzing hierarchy for entity <dcr_intfc> in library <opb2plb_bridge_v1_00_c> (architecture <imp>) with generics.
	C_AWIDTH = 10
	C_BASEADDR = "1111111111"
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "0000000000"

Analyzing hierarchy for entity <regs> in library <opb2plb_bridge_v1_00_c> (architecture <imp>) with generics.
	C_BE_WIDTH = 8
	C_IRQ_ACTIVE = '1'
	C_OPB_DWIDTH = 32
	C_SWR_COUNT = 2

Analyzing hierarchy for entity <opb_sm> in library <opb2plb_bridge_v1_00_c> (architecture <imp>).

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 15
	C_AW = 32
	C_BAR = "11111111111111100000000000000000"

Analyzing hierarchy for entity <plb_sm> in library <opb2plb_bridge_v1_00_c> (architecture <imp>) with generics.
	C_DWIDTH = 64
	C_RD_PREFETCH_CNT = 8

Analyzing hierarchy for entity <pselect> in library <proc_common_v1_00_b> (architecture <imp>) with generics.
	C_AB = 0
	C_AW = 10
	C_BAR = "1111111111"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <opb2plb_bridge_0_wrapper> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "IPTYPE".
WARNING:Xst:37 - Unknown property "HDL".
WARNING:Xst:37 - Unknown property "CORE_STATE".
WARNING:Xst:37 - Unknown property "IMP_NETLIST".
WARNING:Xst:37 - Unknown property "STYLE".
WARNING:Xst:37 - Unknown property "TOP".
    Set property "syn_maxfan = 10000" for signal <OPB_Clk> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <PLB_Clk> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <OPB_Rst> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <PLB_Rst> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "CORE_STATE".
WARNING:Xst:37 - Unknown property "HDL".
WARNING:Xst:37 - Unknown property "IMP_NETLIST".
WARNING:Xst:37 - Unknown property "IP_GROUP".
WARNING:Xst:37 - Unknown property "IPTYPE".
WARNING:Xst:37 - Unknown property "STYLE".
WARNING:Xst:37 - Unknown property "TOP".
    Set user-defined property "X_CORE_INFO =  opb2plb_bridge_v1_00_c" for unit <opb2plb_bridge>.
Entity <opb2plb_bridge_0_wrapper> analyzed. Unit <opb2plb_bridge_0_wrapper> generated.

Analyzing generic Entity <opb2plb_bridge> in library <opb2plb_bridge_v1_00_c> (Architecture <imp>).
	C_ABORT_DLY_CNT = 10
	C_DCR_AWIDTH = 10
	C_DCR_BASEADDR = "1111111111"
	C_DCR_DWIDTH = 32
	C_DCR_HIGHADDR = "0000000000"
	C_FAMILY = "virtex2p"
	C_IRQ_ACTIVE = '1'
	C_NUM_ADDR_RNG = 2
	C_OPB_AWIDTH = 32
	C_OPB_BASEADDR = "11111111111111111111111111111111"
	C_OPB_DWIDTH = 32
	C_OPB_HIGHADDR = "00000000000000000000000000000000"
	C_OPB_REG_INTFC = 0
	C_PLB_AWIDTH = 32
	C_PLB_DWIDTH = 64
	C_PLB_PRIORITY = 0
	C_RD_PREFETCH_CNT = 8
	C_RNG0_BASEADDR = "00000000000000000000000000000000"
	C_RNG0_BURST = 0
	C_RNG0_HIGHADDR = "00111111111111111111111111111111"
	C_RNG0_LINE = 0
	C_RNG0_PREFETCH = 0
	C_RNG1_BASEADDR = "11111111111111100000000000000000"
	C_RNG1_BURST = 0
	C_RNG1_HIGHADDR = "11111111111111111111111111111111"
	C_RNG1_LINE = 0
	C_RNG1_PREFETCH = 0
	C_RNG2_BASEADDR = "11111111111111111111111111111111"
	C_RNG2_BURST = 0
	C_RNG2_HIGHADDR = "00000000000000000000000000000000"
	C_RNG2_LINE = 0
	C_RNG2_PREFETCH = 0
	C_RNG3_BASEADDR = "11111111111111111111111111111111"
	C_RNG3_BURST = 0
	C_RNG3_HIGHADDR = "00000000000000000000000000000000"
	C_RNG3_LINE = 0
	C_RNG3_PREFETCH = 0
	C_SAME_CLKS = 0
	C_SWR_COUNT = 2
	C_WR_CACHELINE_SIZE = 8
    Set property "syn_maxfan = 10000" for signal <OPB_Clk> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <PLB_Clk> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <OPB_Rst> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
    Set property "syn_maxfan = 10000" for signal <PLB_Rst> in unit <opb2plb_bridge>.
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:37 - Unknown property "SIGIS".
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 631: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 640: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 649: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 671: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 680: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 700: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 709: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 729: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 738: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 758: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 767: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 787: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd" line 796: Instantiating black box module <fdr>.
Entity <opb2plb_bridge> analyzed. Unit <opb2plb_bridge> generated.

Analyzing generic Entity <opb_intfc> in library <opb2plb_bridge_v1_00_c> (Architecture <imp>).
	C_ABORT_DLY_CNT = 10
	C_AWIDTH = 32
	C_BASEADDR0 = "00000000000000000000000000000000"
	C_BASEADDR1 = "11111111111111100000000000000000"
	C_BASEADDR2 = "11111111111111111111111111111111"
	C_BASEADDR3 = "11111111111111111111111111111111"
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HIGHADDR0 = "00111111111111111111111111111111"
	C_HIGHADDR1 = "11111111111111111111111111111111"
	C_HIGHADDR2 = "00000000000000000000000000000000"
	C_HIGHADDR3 = "00000000000000000000000000000000"
	C_NUM_ADDR_RNG = 2
	C_PLB_DWIDTH = 64
	C_RD_PREFETCH_CNT = 8
	C_REG_ACCESS = false
	C_REG_BASEADDR = "11111111111111111111111111111111"
	C_REG_HIGHADDR = "00000000000000000000000000000000"
	C_RNG0_BURST = 0
	C_RNG0_LINE = 0
	C_RNG0_PREFETCH = 0
	C_RNG1_BURST = 0
	C_RNG1_LINE = 0
	C_RNG1_PREFETCH = 0
	C_RNG2_BURST = 0
	C_RNG2_LINE = 0
	C_RNG2_PREFETCH = 0
	C_RNG3_BURST = 0
	C_RNG3_LINE = 0
	C_RNG3_PREFETCH = 0
	C_WR_CACHELINE_SIZE = 8
	C_WR_CNT_WIDTH = 5
WARNING:Xst:753 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 870: Unconnected output port 'SM_wr_cntr_clr' of component 'opb_sm'.
    Set property "fsm_encoding = one-hot" for unit <opb_sm>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 915: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 924: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 936: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 946: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 955: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 967: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 967: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 967: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 967: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 980: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 980: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 980: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 980: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 993: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1005: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1014: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1023: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1032: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1041: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1050: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1062: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1076: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1088: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1099: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1112: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1112: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1112: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1112: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1123: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1136: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd" line 1145: Instantiating black box module <fdr>.
Entity <opb_intfc> analyzed. Unit <opb_intfc> generated.

Analyzing Entity <opb_sm> in library <opb2plb_bridge_v1_00_c> (Architecture <imp>).
    Set property "signal_encoding = user" for signal <cur_st>.
    Set property "signal_encoding = user" for signal <next_st>.
Entity <opb_sm> analyzed. Unit <opb_sm> generated.

Analyzing generic Entity <pselect.1> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 2
	C_AW = 32
	C_BAR = "00000000000000000000000000000000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.1> analyzed. Unit <pselect.1> generated.

Analyzing generic Entity <pselect.2> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 15
	C_AW = 32
	C_BAR = "11111111111111100000000000000000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd" line 195: Instantiating black box module <MUXCY>.
Entity <pselect.2> analyzed. Unit <pselect.2> generated.

Analyzing generic Entity <plb_intfc> in library <opb2plb_bridge_v1_00_c> (Architecture <imp>).
	C_AWIDTH = 32
	C_DWIDTH = 64
	C_OPB_DWIDTH = 32
	C_PRIORITY = 0
	C_RD_PREFETCH_CNT = 8
	C_WR_BUF_WIDTH = 72
	C_WR_CACHELINE_SIZE = 8
	C_WR_CNT_WIDTH = 5
WARNING:Xst:790 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 690: Index value(s) does not match array range, simulation mismatch.
    Set property "fsm_encoding = one-hot" for unit <plb_sm>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 859: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 868: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 877: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 890: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 890: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 903: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 913: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 922: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 934: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 934: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 934: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 934: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 944: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 953: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 962: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 971: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 983: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 983: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 996: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 996: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1008: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1020: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1020: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1031: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1043: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1054: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1066: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1080: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1080: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1080: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1080: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1091: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1101: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1114: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1131: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1145: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1159: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1172: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1186: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1199: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1208: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1218: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd" line 1228: Instantiating black box module <fdre>.
Entity <plb_intfc> analyzed. Unit <plb_intfc> generated.

Analyzing generic Entity <plb_sm> in library <opb2plb_bridge_v1_00_c> (Architecture <imp>).
	C_DWIDTH = 64
	C_RD_PREFETCH_CNT = 8
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_sm.vhd" line 292: Instantiating black box module <LUT4>.
    Set user-defined property "INIT =  FF80" for instance <LD_PLB_WRD_LUT> in unit <plb_sm>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_sm.vhd" line 307: Instantiating black box module <LUT3>.
    Set user-defined property "INIT =  F8" for instance <ADR_SUM_LUT> in unit <plb_sm>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_sm.vhd" line 321: Instantiating black box module <LUT3>.
    Set user-defined property "INIT =  F8" for instance <LD_OPB_REGS_LUT> in unit <plb_sm>.
Entity <plb_sm> analyzed. Unit <plb_sm> generated.

Analyzing generic Entity <dcr_intfc> in library <opb2plb_bridge_v1_00_c> (Architecture <imp>).
	C_AWIDTH = 10
	C_BASEADDR = "1111111111"
	C_DWIDTH = 32
	C_FAMILY = "virtex2p"
	C_HIGHADDR = "0000000000"
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 174: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 203: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 216: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 226: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 235: Instantiating black box module <fdr>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd" line 244: Instantiating black box module <fdr>.
Entity <dcr_intfc> analyzed. Unit <dcr_intfc> generated.

Analyzing generic Entity <pselect.3> in library <proc_common_v1_00_b> (Architecture <imp>).
	C_AB = 0
	C_AW = 10
	C_BAR = "1111111111"
Entity <pselect.3> analyzed. Unit <pselect.3> generated.

Analyzing generic Entity <regs> in library <opb2plb_bridge_v1_00_c> (Architecture <imp>).
	C_BE_WIDTH = 8
	C_IRQ_ACTIVE = '1'
	C_OPB_DWIDTH = 32
	C_SWR_COUNT = 2
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 354: Instantiating black box module <fdrs>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 364: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 377: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 391: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 402: Instantiating black box module <fdre>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 412: Instantiating black box module <fdse>.
WARNING:Xst:2211 - "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd" line 422: Instantiating black box module <fdre>.
Entity <regs> analyzed. Unit <regs> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <burstable_rng> in unit <opb_intfc> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <prefetchable_rng> in unit <opb_intfc> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <opb_sm>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_sm.vhd".
INFO:Xst:1799 - State line_read_2 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_9 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_10 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_6 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_3 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_8 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_1 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_5 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_10 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_4 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_11 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_2 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_1 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_3 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_8 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_4 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_5 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_6 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State write_burst_7 is never reached in FSM <cur_st>.
    Found finite state machine <FSM_0> for signal <cur_st>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 49                                             |
    | Inputs             | 15                                             |
    | Outputs            | 15                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | one-hot                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <opb_sm> synthesized.


Synthesizing Unit <pselect_3>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A> is never used.
WARNING:Xst:1780 - Signal <lut_out> is never used or assigned.
Unit <pselect_3> synthesized.


Synthesizing Unit <dcr_intfc>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/dcr_intfc.vhd".
Unit <dcr_intfc> synthesized.


Synthesizing Unit <regs>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/regs.vhd".
WARNING:Xst:647 - Input <Wr_data<4:31>> is never used.
    Found finite state machine <FSM_1> for signal <pls_cur_st>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 1                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | brg_reset (positive)                           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <rst_cur_st>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 8-bit down counter for signal <rst_cntr>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <regs> synthesized.


Synthesizing Unit <pselect_1>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<2:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<1>> is never used or assigned.
Unit <pselect_1> synthesized.


Synthesizing Unit <pselect_2>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd".
WARNING:Xst:647 - Input <A<15:31>> is never used.
WARNING:Xst:1780 - Signal <lut_out<4>> is never used or assigned.
Unit <pselect_2> synthesized.


Synthesizing Unit <plb_sm>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_sm.vhd".
WARNING:Xst:647 - Input <PLB_err> is never used.
WARNING:Xst:647 - Input <WrBTerm_r> is never used.
WARNING:Xst:1780 - Signal <debug> is never used or assigned.
INFO:Xst:1799 - State sngl_read_9 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_9 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_10 is never reached in FSM <cur_st>.
INFO:Xst:1799 - State line_read_12 is never reached in FSM <cur_st>.
    Found finite state machine <FSM_3> for signal <cur_st>.
    -----------------------------------------------------------------------
    | States             | 64                                             |
    | Transitions        | 161                                            |
    | Inputs             | 20                                             |
    | Outputs            | 55                                             |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | one-hot                                        |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <drain_in_prog>.
    Found 6-bit down accumulator for signal <wd_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Accumulator(s).
	inferred   1 D-type flip-flop(s).
Unit <plb_sm> synthesized.


Synthesizing Unit <opb_intfc>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb_intfc.vhd".
WARNING:Xst:647 - Input <Rd_data> is never used.
WARNING:Xst:646 - Signal <opb_sm_wd_sel> is assigned but never used.
WARNING:Xst:646 - Signal <sel_r> is assigned but never used.
WARNING:Xst:1780 - Signal <valid_reg_access_dly> is never used or assigned.
WARNING:Xst:1780 - Signal <valid_reg_access_dly_rst> is never used or assigned.
WARNING:Xst:646 - Signal <reg_data> is assigned but never used.
WARNING:Xst:646 - Signal <xfer_ack_dly> is assigned but never used.
WARNING:Xst:646 - Signal <wr_cl_full> is assigned but never used.
WARNING:Xst:646 - Signal <abus_r<0:24>> is assigned but never used.
WARNING:Xst:646 - Signal <rng_n_selected> is assigned but never used.
WARNING:Xst:1780 - Signal <reg_xferack_dly> is never used or assigned.
WARNING:Xst:646 - Signal <be_r_dly> is assigned but never used.
WARNING:Xst:646 - Signal <opb_sm_ld_plb_data> is assigned but never used.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 4-bit down counter for signal <dly_cntr>.
    Found 5-bit comparator greatequal for signal <in_rbuf$cmp_ge0000> created at line 628.
    Found 5-bit comparator lessequal for signal <in_rbuf$cmp_le0000> created at line 628.
    Found 1-bit register for signal <rng_preselected_ff>.
    Found 5-bit up counter for signal <seq_cntr>.
    Found 1-bit register for signal <wr_brst_full>.
    Found 5-bit register for signal <wr_cntr>.
    Found 5-bit adder for signal <wr_cntr_nxt$addsub0000> created at line 679.
    Summary:
	inferred   2 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <opb_intfc> synthesized.


Synthesizing Unit <plb_intfc>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/plb_intfc.vhd".
WARNING:Xst:1780 - Signal <debug> is never used or assigned.
WARNING:Xst:646 - Signal <rdwdaddr_r<0>> is assigned but never used.
WARNING:Xst:646 - Signal <reqpri_r> is assigned but never used.
WARNING:Xst:646 - Signal <plb_data_dly1> is assigned but never used.
WARNING:Xst:646 - Signal <start_dly> is assigned but never used.
WARNING:Xst:646 - Signal <adr_ov> is assigned but never used.
WARNING:Xst:646 - Signal <hi_pri> is assigned but never used.
WARNING:Xst:646 - Signal <rdbterm_r> is assigned but never used.
WARNING:Xst:646 - Signal <ssize_r> is assigned but never used.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst - Property "use_dsp48" is not applicable for this technology.
    Found 16x4-bit ROM for signal <$mux0000> created at line 690.
    Found 33-bit adder for signal <adr_sum>.
    Found 5-bit comparator greater for signal <allow_burst$cmp_gt0000> created at line 709.
    Found 5-bit register for signal <burst_cntr>.
    Found 5-bit subtractor for signal <burst_cntr$addsub0000>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <plb_intfc> synthesized.


Synthesizing Unit <opb2plb_bridge>.
    Related source file is "C:/Xilinx91i/EDK/hw/XilinxProcessorIPLib/pcores/opb2plb_bridge_v1_00_c/hdl/vhdl/opb2plb_bridge.vhd".
WARNING:Xst:646 - Signal <opb_regs_addr> is assigned but never used.
WARNING:Xst:646 - Signal <opb_rdbuf_addr> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_rd_adr> is assigned but never used.
WARNING:Xst:646 - Signal <opb_regs_rd_en> is assigned but never used.
WARNING:Xst:1780 - Signal <plb_hi_addr> is never used or assigned.
WARNING:Xst:646 - Signal <plb_rdbuf_addr> is assigned but never used.
WARNING:Xst:646 - Signal <opb_regs_wr_en> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_wr_adr> is assigned but never used.
WARNING:Xst:646 - Signal <wrbuf_burst> is assigned but never used.
WARNING:Xst:1780 - Signal <wrbuf_wr_be> is never used or assigned.
WARNING:Xst:646 - Signal <opb_regs_wr_data> is assigned but never used.
    Found 64-bit register for signal <rdbuf>.
    Found 64-bit register for signal <rdbuf_dly>.
    Found 36-bit register for signal <wrbuf>.
    Summary:
	inferred 164 D-type flip-flop(s).
Unit <opb2plb_bridge> synthesized.


Synthesizing Unit <opb2plb_bridge_0_wrapper>.
    Related source file is "D:/Put_Your_Temp_Files_Here/space_invaders/Lab8CleanBuild/hdl/opb2plb_bridge_0_wrapper.vhd".
Unit <opb2plb_bridge_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 33-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 3
 4-bit down counter                                    : 1
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Accumulators                                         : 1
 6-bit down accumulator                                : 1
# Registers                                            : 7
 1-bit register                                        : 2
 36-bit register                                       : 1
 5-bit register                                        : 2
 64-bit register                                       : 2
# Comparators                                          : 3
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Optimizing FSM <opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st> on signal <cur_st[1:64]> with one-hot encoding.
------------------------------------------------------------------------------------
 State          | Encoding
------------------------------------------------------------------------------------
 idle           | 0000000000000000000000000000000000000000000000000000000000000001
 sngl_read_1    | 0000000000000000000000000000000000000000000000000000000000000010
 sngl_read_2    | 0000000000000000000000000000000000000000000000000000000010000000
 sngl_read_3    | 0000000000000000000000000000000000000000000000000000010000000000
 sngl_read_4    | 0000000000000000000000000000000000000000000000000000001000000000
 sngl_read_5    | 0000000000000000000000000000000000000000000000000000000100000000
 sngl_read_6    | 0000000000000000000000000000000000000000000000000001000000000000
 sngl_read_7    | 0000000000000000000000000000000000000000000000000100000000000000
 sngl_read_8    | 0000000000000000000000000000000000000000000000000010000000000000
 sngl_read_9    | unreached
 sngl_read_10   | 0000000000000000000000000000000000000000000000001000000000000000
 sngl_read_11   | 0000000000000000000000000000000000000000000000000000100000000000
 line_read_1    | 0000000000000000000000000000000000000000000000000000000000001000
 line_read_2    | 0000000000000000000000000000000000000000000000010000000000000000
 line_read_3    | 0000000000000000000000000000000000000000000010000000000000000000
 line_read_4    | 0000000000000000000000000000000000000000000001000000000000000000
 line_read_5    | 0000000000000000000000000000000000000000000000100000000000000000
 line_read_6    | 0000000000000000000000000000000000000000001000000000000000000000
 line_read_7    | 0000000000000000000000000000000000000000100000000000000000000000
 line_read_8    | 0000000000000000000000000000000000000001000000000000000000000000
 line_read_9    | unreached
 line_read_10   | unreached
 line_read_11   | 0000000000000000000000000000000000000000010000000000000000000000
 line_read_12   | unreached
 line_read_13   | 0000000000000000000000000000000000000010000000000000000000000000
 line_read_14   | 0000000000000000000000000000000000000100000000000000000000000000
 line_read_15   | 0000000000000000000000000000000000000000000100000000000000000000
 sngl_write_1   | 0000000000000000000000000000000000000000000000000000000000000100
 sngl_write_2   | 0000000000000000000000000000000000001000000000000000000000000000
 sngl_write_3   | 0000000000000000000000000000001000000000000000000000000000000000
 sngl_write_5   | 0000000000000000000000000000000100000000000000000000000000000000
 sngl_write_6   | 0000000000000000000000000000010000000000000000000000000000000000
 sngl_write_7   | 0000000000000000000000000000000010000000000000000000000000000000
 sngl_write_9   | 0000000000000000000000000000100000000000000000000000000000000000
 sngl_write_10  | 0000000000000000000000000000000000100000000000000000000000000000
 write_burst_1  | 0000000000000000000000000000000000000000000000000000000000010000
 write_burst_2  | 0000000001000000000000000000000000000000000000000000000000000000
 write_burst_3  | 0000000000100000000000000000000000000000000000000000000000000000
 write_burst_5  | 0000000000001000000000000000000000000000000000000000000000000000
 write_burst_6  | 0001000000000000000000000000000000000000000000000000000000000000
 write_burst_7  | 0000010000000000000000000000000000000000000000000000000000000000
 write_burst_8  | 0000100000000000000000000000000000000000000000000000000000000000
 write_burst_9  | 0000000000000100000000000000000000000000000000000000000000000000
 write_burst_10 | 0000000100000000000000000000000000000000000000000000000000000000
 write_burst_11 | 0000000000000010000000000000000000000000000000000000000000000000
 write_burst_12 | 0000000010000000000000000000000000000000000000000000000000000000
 write_burst_13 | 0000001000000000000000000000000000000000000000000000000000000000
 write_burst_14 | 0000000000010000000000000000000000000000000000000000000000000000
 write_burst_15 | 0010000000000000000000000000000000000000000000000000000000000000
 write_burst_16 | 0100000000000000000000000000000000000000000000000000000000000000
 write_burst_17 | 1000000000000000000000000000000000000000000000000000000000000000
 line_write_1   | 0000000000000000000000000000000000000000000000000000000000100000
 line_write_2   | 0000000000000000000000000001000000000000000000000000000000000000
 line_write_3   | 0000000000000000000000000010000000000000000000000000000000000000
 line_write_4   | 0000000000000000000000010000000000000000000000000000000000000000
 line_write_5   | 0000000000000000000000100000000000000000000000000000000000000000
 line_write_6   | 0000000000000000000000001000000000000000000000000000000000000000
 line_write_7   | 0000000000000000000001000000000000000000000000000000000000000000
 line_write_8   | 0000000000000000000010000000000000000000000000000000000000000000
 line_write_9   | 0000000000000000000100000000000000000000000000000000000000000000
 line_write_10  | 0000000000000000000000000100000000000000000000000000000000000000
 line_write_11  | 0000000000000000001000000000000000000000000000000000000000000000
 drain_wrbuf_1  | 0000000000000000000000000000000000000000000000000000000001000000
 drain_wrbuf_2  | 0000000000000000000000000000000001000000000000000000000000000000
 drain_wrbuf_3  | 0000000000000000000000000000000000010000000000000000000000000000
 drain_wrbuf_4  | 0000000000000000010000000000000000000000000000000000000000000000
 drain_wrbuf_5  | 0000000000000000100000000000000000000000000000000000000000000000
 drain_wrbuf_6  | 0000000000000001000000000000000000000000000000000000000000000000
------------------------------------------------------------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <opb2plb_bridge_0/REGS_I/rst_cur_st> on signal <rst_cur_st[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 100   | 01
 010   | 11
 001   | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <opb2plb_bridge_0/REGS_I/pls_cur_st> on signal <pls_cur_st[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 100   | 01
 001   | 11
 010   | 10
-------------------
Optimizing FSM <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st> on signal <cur_st[1:19]> with one-hot encoding.
---------------------------------------
 State          | Encoding
---------------------------------------
 idle           | 0000000000000000001
 retry_1        | 0000000000000000010
 retry_2        | 0000000000000010000
 retry_3        | 0000000000000100000
 sngl_read_1    | 0000000000000000100
 sngl_read_2    | 0000000000100000000
 sngl_read_3    | 0000000000010000000
 sngl_read_4    | 0000000100000000000
 sngl_read_5    | 0000000001000000000
 sngl_read_8    | 0000000010000000000
 sngl_read_9    | 0000001000000000000
 sngl_read_10   | 0000000000001000000
 line_read_1    | unreached
 line_read_2    | unreached
 line_read_3    | unreached
 line_read_4    | unreached
 line_read_5    | unreached
 line_read_6    | unreached
 line_read_8    | unreached
 line_read_9    | unreached
 line_read_10   | unreached
 line_read_11   | unreached
 sngl_write_1   | 0000000000000001000
 sngl_write_2   | 0000010000000000000
 sngl_write_3   | 0000100000000000000
 sngl_write_4   | 0010000000000000000
 sngl_write_5   | 0001000000000000000
 sngl_write_6   | 0100000000000000000
 sngl_write_7   | 1000000000000000000
 write_burst_1  | unreached
 write_burst_2  | unreached
 write_burst_3  | unreached
 write_burst_4  | unreached
 write_burst_5  | unreached
 write_burst_6  | unreached
 write_burst_7  | unreached
 write_burst_8  | unreached
 write_burst_10 | unreached
---------------------------------------
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# ROMs                                                 : 1
 16x4-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 3
 4-bit down counter                                    : 1
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Accumulators                                         : 1
 6-bit down accumulator                                : 1
# Registers                                            : 892
 Flip-Flops                                            : 892
# Comparators                                          : 3
 5-bit comparator greatequal                           : 1
 5-bit comparator greater                              : 1
 5-bit comparator lessequal                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <wd_count_0> (without init value) has a constant value of 0 in block <plb_sm>.
WARNING:Xst:1710 - FF/Latch  <seq_cntr_4> (without init value) has a constant value of 0 in block <opb_intfc>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <seq_cntr_3> (without init value) has a constant value of 0 in block <opb_intfc>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <seq_cntr_2> (without init value) has a constant value of 0 in block <opb_intfc>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <seq_cntr_1> (without init value) has a constant value of 0 in block <opb_intfc>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <seq_cntr_0> (without init value) has a constant value of 0 in block <opb_intfc>.

Optimizing unit <opb2plb_bridge_0_wrapper> ...

Optimizing unit <dcr_intfc> ...

Optimizing unit <regs> ...

Optimizing unit <plb_sm> ...

Optimizing unit <opb_intfc> ...

Optimizing unit <plb_intfc> ...

Optimizing unit <opb2plb_bridge> ...
WARNING:Xst:1293 - FF/Latch  <opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd58> has a constant value of 0 in block <opb2plb_bridge_0_wrapper>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd59> has a constant value of 0 in block <opb2plb_bridge_0_wrapper>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd60> has a constant value of 0 in block <opb2plb_bridge_0_wrapper>.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch  <opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd15> has a constant value of 0 in block <opb2plb_bridge_0_wrapper>.
WARNING:Xst:1293 - FF/Latch  <opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd28> has a constant value of 0 in block <opb2plb_bridge_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd5> in Unit <opb2plb_bridge_0_wrapper> is equivalent to the following FF/Latch : <opb2plb_bridge_0/OPB_INTFC_I/WR_EN_DLY_REG_I> 
INFO:Xst:2260 - The FF/Latch <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[0].PRIORITY_REG_I> in Unit <opb2plb_bridge_0_wrapper> is equivalent to the following 2 FFs/Latches : <opb2plb_bridge_0/PLB_INTFC_I/PRIORITY_REG_GEN[1].PRIORITY_REG_I> <opb2plb_bridge_0/PLB_INTFC_I/SIZE_REG_GEN[1].SIZE_REG_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 904
 Flip-Flops                                            : 904

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/opb2plb_bridge_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 398

Cell Usage :
# BELS                             : 605
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 29
#      LUT2                        : 69
#      LUT2_D                      : 2
#      LUT3                        : 111
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 251
#      LUT4_D                      : 8
#      LUT4_L                      : 7
#      MUXCY                       : 47
#      MUXF5                       : 25
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 904
#      FDR                         : 406
#      FDRE                        : 468
#      FDRS                        : 20
#      FDRSE                       : 2
#      FDS                         : 2
#      FDSE                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                     581  out of  13696     4%  
 Number of Slice Flip Flops:           904  out of  27392     3%  
 Number of 4 input LUTs:               494  out of  27392     1%  
 Number of IOs:                        398
 Number of bonded IOBs:                  0  out of    556     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                    | Load  |
-----------------------------------+----------------------------------------------------------+-------+
PLB_Clk                            | NONE(opb2plb_bridge_0/PLB_INTFC_I/WRDACK_REG_I)          | 540   |
OPB_Clk                            | NONE(opb2plb_bridge_0/REGS_I/BEAR_REG_GEN[13].BEAR_REG_I)| 364   |
-----------------------------------+----------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 6.436ns (Maximum Frequency: 155.386MHz)
   Minimum input arrival time before clock: 4.451ns
   Maximum output required time after clock: 1.452ns
   Maximum combinational path delay: 0.373ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLB_Clk'
  Clock period: 6.436ns (frequency: 155.386MHz)
  Total number of paths / destination ports: 32661 / 887
-------------------------------------------------------------------------
Delay:               6.436ns (Levels of Logic = 8)
  Source:            opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd3 (FF)
  Destination:       opb2plb_bridge_0/PLB_INTFC_I/ADR_REG_GEN[0].ADR_REG_I (FF)
  Source Clock:      PLB_Clk rising
  Destination Clock: PLB_Clk rising

  Data Path: opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd3 to opb2plb_bridge_0/PLB_INTFC_I/ADR_REG_GEN[0].ADR_REG_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             6   0.370   0.581  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd3 (opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd3)
     LUT4:I0->O            3   0.275   0.533  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_Out424 (opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_Out42_map2)
     LUT3:I0->O           17   0.275   0.605  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_Out4220 (opb2plb_bridge_0/PLB_INTFC_I/plb_sm_wr_burst_trans)
     LUT4:I2->O           19   0.275   0.616  opb2plb_bridge_0/PLB_INTFC_I/wrbuf_empty38 (opb2plb_bridge_0/PLB_INTFC_I/wrbuf_empty)
     LUT4_D:I2->LO         1   0.275   0.118  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/cur_st_FFd8-In11 (N1084)
     LUT4:I2->O            2   0.275   0.396  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM1_adr_sum36 (opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM1_adr_sum_map12)
     LUT3_L:I2->LO         1   0.275   0.118  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM1_adr_sum42 (opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM1_adr_sum)
     LUT3:I2->O           32   0.275   0.689  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/ADR_SUM_LUT (opb2plb_bridge_0/PLB_INTFC_I/plb_sm_adr_sum)
     LUT3:I2->O            1   0.275   0.000  opb2plb_bridge_0/PLB_INTFC_I/adr_i<31>1 (opb2plb_bridge_0/PLB_INTFC_I/adr_i<31>)
     FDRE:D                    0.208          opb2plb_bridge_0/PLB_INTFC_I/ADR_REG_GEN[31].ADR_REG_I
    ----------------------------------------
    Total                      6.436ns (2.778ns logic, 3.658ns route)
                                       (43.2% logic, 56.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 5.346ns (frequency: 187.050MHz)
  Total number of paths / destination ports: 1809 / 680
-------------------------------------------------------------------------
Delay:               5.346ns (Levels of Logic = 6)
  Source:            opb2plb_bridge_0/REGS_I/rst_cur_st_FFd1 (FF)
  Destination:       opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17 (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: opb2plb_bridge_0/REGS_I/rst_cur_st_FFd1 to opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             15   0.370   0.661  opb2plb_bridge_0/REGS_I/rst_cur_st_FFd1 (opb2plb_bridge_0/REGS_I/rst_cur_st_FFd1)
     LUT4:I3->O          311   0.275   1.106  opb2plb_bridge_0/REGS_I/brg_reset1 (opb2plb_bridge_0/reset)
     LUT4_L:I3->LO         1   0.275   0.138  opb2plb_bridge_0/OPB_INTFC_I/opb_output_rst_SW0 (N519)
     LUT4:I3->O           39   0.275   0.699  opb2plb_bridge_0/OPB_INTFC_I/opb_output_rst (opb2plb_bridge_0/OPB_INTFC_I/opb_output_rst)
     LUT4_D:I2->O          2   0.275   0.396  opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In11 (opb2plb_bridge_0/OPB_INTFC_I/N1)
     LUT3_L:I2->LO         1   0.275   0.118  opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In5 (opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In_map2)
     LUT3:I2->O            1   0.275   0.000  opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In21 (opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In)
     FDR:D                     0.208          opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17
    ----------------------------------------
    Total                      5.346ns (2.228ns logic, 3.118ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLB_Clk'
  Total number of paths / destination ports: 3429 / 857
-------------------------------------------------------------------------
Offset:              4.176ns (Levels of Logic = 5)
  Source:            PLB_WrBTerm (PAD)
  Destination:       opb2plb_bridge_0/PLB_INTFC_I/WRDBUS_REG_GEN[0].WRDBUS_REG_I (FF)
  Destination Clock: PLB_Clk rising

  Data Path: PLB_WrBTerm to opb2plb_bridge_0/PLB_INTFC_I/WRDBUS_REG_GEN[0].WRDBUS_REG_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.275   0.369  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM_hold63_SW0_SW0 (N1026)
     LUT4:I3->O            1   0.275   0.430  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM_hold63_SW0 (N998)
     LUT4:I1->O            1   0.275   0.000  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM_hold63_F (N1041)
     MUXF5:I0->O           3   0.303   0.435  opb2plb_bridge_0/PLB_INTFC_I/PLB_SM_I/SM_hold63 (opb2plb_bridge_0/PLB_INTFC_I/plb_sm_hold)
     LUT4:I3->O          170   0.275   0.867  opb2plb_bridge_0/PLB_INTFC_I/dphs_reset40 (opb2plb_bridge_0/PLB_INTFC_I/dphs_reset)
     FDRE:R                    0.536          opb2plb_bridge_0/PLB_INTFC_I/WRDBUS_REG_GEN[0].WRDBUS_REG_I
    ----------------------------------------
    Total                      4.176ns (2.075ns logic, 2.101ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 973 / 532
-------------------------------------------------------------------------
Offset:              4.451ns (Levels of Logic = 6)
  Source:            OPB_Rst (PAD)
  Destination:       opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17 (FF)
  Destination Clock: OPB_Clk rising

  Data Path: OPB_Rst to opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O          311   0.275   1.106  opb2plb_bridge_0/REGS_I/brg_reset1 (opb2plb_bridge_0/reset)
     LUT4_L:I3->LO         1   0.275   0.138  opb2plb_bridge_0/OPB_INTFC_I/opb_output_rst_SW0 (N519)
     LUT4:I3->O           39   0.275   0.699  opb2plb_bridge_0/OPB_INTFC_I/opb_output_rst (opb2plb_bridge_0/OPB_INTFC_I/opb_output_rst)
     LUT4_D:I2->O          2   0.275   0.396  opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In11 (opb2plb_bridge_0/OPB_INTFC_I/N1)
     LUT3_L:I2->LO         1   0.275   0.118  opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In5 (opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In_map2)
     LUT3:I2->O            1   0.275   0.000  opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In21 (opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17-In)
     FDR:D                     0.208          opb2plb_bridge_0/OPB_INTFC_I/OPB_SM_I/cur_st_FFd17
    ----------------------------------------
    Total                      4.451ns (1.994ns logic, 2.457ns route)
                                       (44.8% logic, 55.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLB_Clk'
  Total number of paths / destination ports: 115 / 115
-------------------------------------------------------------------------
Offset:              0.370ns (Levels of Logic = 0)
  Source:            opb2plb_bridge_0/PLB_INTFC_I/WRBURST_REG_I (FF)
  Destination:       BGI_wrBurst (PAD)
  Source Clock:      PLB_Clk rising

  Data Path: opb2plb_bridge_0/PLB_INTFC_I/WRBURST_REG_I to BGI_wrBurst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.370   0.000  opb2plb_bridge_0/PLB_INTFC_I/WRBURST_REG_I (BGI_wrBurst)
    ----------------------------------------
    Total                      0.370ns (0.370ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 138 / 70
-------------------------------------------------------------------------
Offset:              1.452ns (Levels of Logic = 1)
  Source:            opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ACK_I (FF)
  Destination:       BGI_dcr_DBus<0> (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ACK_I to BGI_dcr_DBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             32   0.370   0.807  opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/ACK_I (BGI_ack)
     LUT4:I0->O            0   0.275   0.000  opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DBusOut<9>1 (BGI_dcr_DBus<9>)
    ----------------------------------------
    Total                      1.452ns (0.645ns logic, 0.807ns route)
                                       (44.4% logic, 55.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Delay:               0.373ns (Levels of Logic = 1)
  Source:            DCR_DBus<0> (PAD)
  Destination:       BGI_dcr_DBus<0> (PAD)

  Data Path: DCR_DBus<0> to BGI_dcr_DBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I1->O            0   0.275   0.000  opb2plb_bridge_0/DCR_INTFC_GEN.DCR_INTFC_I/DBusOut<0>1 (BGI_dcr_DBus<0>)
    ----------------------------------------
    Total                      0.373ns (0.373ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 18.61 / 18.70 s | Elapsed : 19.00 / 19.00 s
 
--> 

Total memory usage is 236584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  724 (   0 filtered)
Number of infos    :   29 (   0 filtered)

