#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\work\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\work\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\work\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\work\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\work\iverilog\lib\ivl\va_math.vpi";
S_000001a72c8ba040 .scope module, "tb_sync_ram" "tb_sync_ram" 2 3;
 .timescale -12 -12;
P_000001a72c86af10 .param/l "ADDR_WIDTH" 0 2 7, +C4<00000000000000000000000000001100>;
P_000001a72c86af48 .param/l "DATA_WIDTH" 0 2 8, +C4<00000000000000000000000001000000>;
P_000001a72c86af80 .param/l "DEPTH" 0 2 9, +C4<00000000000000000000010000000000>;
P_000001a72c86afb8 .param/str "FILE_PATH" 0 2 10, "F:/project/Frodo/sim/RAM/data/A.hex";
P_000001a72c86aff0 .param/l "PERIOD" 0 2 6, +C4<00000000000000000000000000001010>;
v000001a72c9150c0_0 .var "addr", 11 0;
v000001a72c915200_0 .var "clk", 0 0;
v000001a72c9157a0_0 .net "data_0", 15 0, L_000001a72c914f80;  1 drivers
v000001a72c915160_0 .net "data_1", 15 0, L_000001a72c914bc0;  1 drivers
v000001a72c914e40_0 .net "data_2", 15 0, L_000001a72c915020;  1 drivers
v000001a72c914ee0_0 .net "data_3", 15 0, L_000001a72c915340;  1 drivers
v000001a72c915980_0 .var "din", 63 0;
v000001a72c914d00_0 .net "dout", 63 0, v000001a72c8835b0_0;  1 drivers
v000001a72c914b20_0 .var "rd_en", 0 0;
v000001a72c915a20_0 .var "rstn", 0 0;
v000001a72c9152a0_0 .var "wr_en", 0 0;
L_000001a72c914f80 .part v000001a72c8835b0_0, 0, 16;
L_000001a72c914bc0 .part v000001a72c8835b0_0, 16, 16;
L_000001a72c915020 .part v000001a72c8835b0_0, 32, 16;
L_000001a72c915340 .part v000001a72c8835b0_0, 48, 16;
S_000001a72c8ba1d0 .scope module, "u_sync_ram" "sync_ram" 2 52, 3 1 0, S_000001a72c8ba040;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 1 "rd_en";
    .port_info 4 /INPUT 12 "addr";
    .port_info 5 /INPUT 64 "din";
    .port_info 6 /OUTPUT 64 "dout";
P_000001a72c8ba360 .param/l "ADDR_WIDTH" 0 3 2, +C4<00000000000000000000000000001100>;
P_000001a72c8ba398 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000001000000>;
P_000001a72c8ba3d0 .param/l "DEPTH" 0 3 4, +C4<00000000000000000000010000000000>;
P_000001a72c8ba408 .param/str "LOAD_FILE_PATH" 0 3 5, "F:/project/Frodo/sim/RAM/data/B.hex";
P_000001a72c8ba440 .param/str "STORE_FILE_PATH" 0 3 6, "ram.txt";
P_000001a72c8ba478 .param/l "TIME" 0 3 7, +C4<00000000000000000000001111101000>;
v000001a72c883330_0 .net "addr", 11 0, v000001a72c9150c0_0;  1 drivers
v000001a72c883480_0 .net "clk", 0 0, v000001a72c915200_0;  1 drivers
v000001a72c883140_0 .net "din", 63 0, v000001a72c915980_0;  1 drivers
v000001a72c8835b0_0 .var "dout", 63 0;
v000001a72c86bb90_0 .var/i "i", 31 0;
v000001a72c8ab300 .array "ram", 1023 0, 63 0;
v000001a72c914850_0 .var/i "ram_file", 31 0;
v000001a72c9148f0_0 .net "rd_en", 0 0, v000001a72c914b20_0;  1 drivers
v000001a72c914990_0 .net "rstn", 0 0, v000001a72c915a20_0;  1 drivers
v000001a72c914a30_0 .net "wr_en", 0 0, v000001a72c9152a0_0;  1 drivers
E_000001a72c8a8210 .event posedge, v000001a72c883480_0;
E_000001a72c8a8550/0 .event negedge, v000001a72c914990_0;
E_000001a72c8a8550/1 .event posedge, v000001a72c883480_0;
E_000001a72c8a8550 .event/or E_000001a72c8a8550/0, E_000001a72c8a8550/1;
    .scope S_000001a72c8ba1d0;
T_0 ;
    %vpi_call 3 23 "$readmemh", P_000001a72c8ba408, v000001a72c8ab300 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001a72c8ba1d0;
T_1 ;
    %wait E_000001a72c8a8550;
    %load/vec4 v000001a72c914990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v000001a72c8835b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a72c9148f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v000001a72c883330_0;
    %load/vec4a v000001a72c8ab300, 4;
    %assign/vec4 v000001a72c8835b0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a72c8ba1d0;
T_2 ;
    %wait E_000001a72c8a8210;
    %load/vec4 v000001a72c914a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001a72c883140_0;
    %ix/getv 3, v000001a72c883330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a72c8ab300, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a72c8ba1d0;
T_3 ;
    %vpi_func 3 48 "$fopen" 32, P_000001a72c8ba440, "w" {0 0 0};
    %store/vec4 v000001a72c914850_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a72c86bb90_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001a72c86bb90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.1, 5;
    %vpi_call 3 53 "$fwrite", v000001a72c914850_0, "%h\012", &A<v000001a72c8ab300, v000001a72c86bb90_0 > {0 0 0};
    %load/vec4 v000001a72c86bb90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a72c86bb90_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 3 56 "$fclose", v000001a72c914850_0 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000001a72c8ba040;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a72c915200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a72c915a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a72c9152a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a72c914b20_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001a72c9150c0_0, 0, 12;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v000001a72c915980_0, 0, 64;
    %end;
    .thread T_4;
    .scope S_000001a72c8ba040;
T_5 ;
    %wait E_000001a72c8a8550;
    %load/vec4 v000001a72c915a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001a72c9150c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001a72c914b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001a72c9150c0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001a72c9150c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001a72c8ba040;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001a72c915200_0;
    %inv;
    %store/vec4 v000001a72c915200_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001a72c8ba040;
T_7 ;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a72c915a20_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_000001a72c8ba040;
T_8 ;
    %vpi_call 2 65 "$dumpfile", "ram.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a72c8ba040 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a72c915200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a72c915a20_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a72c914b20_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_sync_ram.v";
    "./../RAM/sync_ram.v";
