entity rec_sec_din_mealy_2 is
    Port ( iClk : in  STD_LOGIC;
           iINIT : in  STD_LOGIC;
           iData : in  STD_LOGIC;
           oRec  : out  STD_LOGIC);
end rec_sec_din_mealy_2;

architecture Behavioral of rec_sec_din_mealy_2 is
	type tStare is (S0, S1, S2, S3);
	signal saStareUrmatoare, saStarePrezenta: tStare;--stari Gray/Johnson(00,01,11,10)
begin
	saStareUrmatoare <= S1 when  saStarePrezenta=S0 and iData='0' else
								S0 when  saStarePrezenta=S0 and iData='1' else
								S1 when  saStarePrezenta=S1 and iData='0' else
								S2 when  saStarePrezenta=S1 and iData='1' else
								S1 when  saStarePrezenta=S2 and iData='0' else
								S3 when  saStarePrezenta=S2 and iData='1' else
								S1 when  saStarePrezenta=S3 and iData='0' else
								S0;
	saStarePrezenta <= S0 when iINIT='1' else
							saStareUrmatoare when rising_edge(iClk);
	oRec <= '1' when saStarePrezenta =S3 and iData='1' else
				'0';


end Behavioral;

