-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (9 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (9 downto 0);
    res_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_0_ap_vld : OUT STD_LOGIC;
    res_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_1_ap_vld : OUT STD_LOGIC;
    res_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_2_ap_vld : OUT STD_LOGIC;
    res_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_3_ap_vld : OUT STD_LOGIC;
    res_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_4_ap_vld : OUT STD_LOGIC;
    res_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_5_ap_vld : OUT STD_LOGIC;
    res_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_6_ap_vld : OUT STD_LOGIC;
    res_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_7_ap_vld : OUT STD_LOGIC;
    res_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_8_ap_vld : OUT STD_LOGIC;
    res_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_9_ap_vld : OUT STD_LOGIC;
    res_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_10_ap_vld : OUT STD_LOGIC;
    res_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_11_ap_vld : OUT STD_LOGIC;
    res_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_12_ap_vld : OUT STD_LOGIC;
    res_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_13_ap_vld : OUT STD_LOGIC;
    res_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_14_ap_vld : OUT STD_LOGIC;
    res_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_15_ap_vld : OUT STD_LOGIC;
    res_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_16_ap_vld : OUT STD_LOGIC;
    res_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_17_ap_vld : OUT STD_LOGIC;
    res_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_18_ap_vld : OUT STD_LOGIC;
    res_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_19_ap_vld : OUT STD_LOGIC;
    res_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_20_ap_vld : OUT STD_LOGIC;
    res_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_21_ap_vld : OUT STD_LOGIC;
    res_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_22_ap_vld : OUT STD_LOGIC;
    res_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_23_ap_vld : OUT STD_LOGIC );
end;


architecture behav of alveo_hls4ml_conv_1d_latency_cl_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv12_C00 : STD_LOGIC_VECTOR (11 downto 0) := "110000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_i_part_21_phi_fu_618_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal do_init_reg_392 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_part_21_reg_615 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_part_21_reg_615_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read16_phi_reg_629 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read117_phi_reg_642 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read218_phi_reg_655 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read319_phi_reg_668 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read420_phi_reg_681 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read521_phi_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read622_phi_reg_707 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read723_phi_reg_720 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read824_phi_reg_733 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read925_phi_reg_746 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read1026_phi_reg_759 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read1127_phi_reg_772 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read1228_phi_reg_785 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read1329_phi_reg_798 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read1430_phi_reg_811 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_read1531_phi_reg_824 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln818_73_reg_1654 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln818_80_reg_1659 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln813_67_fu_1469_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_67_reg_1664 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_69_fu_1475_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_69_reg_1669 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_70_fu_1481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_70_reg_1674 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_73_fu_1487_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_73_reg_1679 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_74_fu_1493_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_74_reg_1684 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_76_fu_1499_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_76_reg_1689 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_77_fu_1505_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_77_reg_1694 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_part_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_part_reg_1699 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln813_72_fu_1562_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln813_72_reg_1704 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln813_80_fu_1610_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln813_80_reg_1709 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_do_init_phi_fu_395_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_p_read16_phi_phi_fu_633_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read16_phi_reg_629 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read117_phi_phi_fu_646_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read117_phi_reg_642 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read218_phi_phi_fu_659_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read218_phi_reg_655 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read319_phi_phi_fu_672_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read319_phi_reg_668 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read420_phi_phi_fu_685_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read420_phi_reg_681 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read521_phi_phi_fu_698_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read521_phi_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read622_phi_phi_fu_711_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read622_phi_reg_707 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read723_phi_phi_fu_724_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read723_phi_reg_720 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read824_phi_phi_fu_737_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read824_phi_reg_733 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read925_phi_phi_fu_750_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read925_phi_reg_746 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read1026_phi_phi_fu_763_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read1127_phi_phi_fu_776_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read1228_phi_phi_fu_789_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read1329_phi_phi_fu_802_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read1430_phi_phi_fu_815_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_p_read1531_phi_phi_fu_828_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln813_81_fu_1622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln105_fu_837_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_845_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_fu_853_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_fu_857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_863_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_1_fu_877_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_s_fu_885_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_52_fu_893_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_115_fu_897_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_s_fu_903_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_2_fu_917_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_43_fu_925_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_53_fu_933_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_116_fu_937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln105_3_fu_953_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_44_fu_961_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_54_fu_969_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_117_fu_973_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_74_fu_979_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_4_fu_993_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_45_fu_1001_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_55_fu_1009_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_118_fu_1013_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_75_fu_1019_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_5_fu_1033_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_46_fu_1041_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_56_fu_1049_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_119_fu_1053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_76_fu_1059_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_6_fu_1073_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_47_fu_1081_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_57_fu_1089_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_120_fu_1093_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_77_fu_1099_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_7_fu_1113_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_48_fu_1121_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_58_fu_1129_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_121_fu_1133_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_78_fu_1139_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_8_fu_1153_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_49_fu_1161_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_59_fu_1169_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_122_fu_1173_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_79_fu_1179_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_9_fu_1193_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_50_fu_1201_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_60_fu_1209_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_123_fu_1213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln105_10_fu_1229_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_51_fu_1237_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_61_fu_1245_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_124_fu_1249_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_81_fu_1255_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_11_fu_1269_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_52_fu_1277_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_62_fu_1285_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_125_fu_1289_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_82_fu_1295_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_12_fu_1309_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_53_fu_1317_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_63_fu_1325_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_126_fu_1329_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_83_fu_1335_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_13_fu_1349_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_54_fu_1357_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_64_fu_1365_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_127_fu_1369_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_84_fu_1375_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_14_fu_1389_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_55_fu_1397_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_65_fu_1405_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_128_fu_1409_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_85_fu_1415_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln105_15_fu_1429_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1273_56_fu_1437_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln1273_66_fu_1445_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal r_V_129_fu_1449_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln818_86_fu_1455_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln70_46_fu_913_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_48_fu_989_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_49_fu_1029_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_52_fu_1149_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_53_fu_1189_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_50_fu_1069_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_51_fu_1109_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln813_fu_1465_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_58_fu_1385_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_59_fu_1425_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_56_fu_1305_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_57_fu_1345_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_55_fu_1265_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_fu_873_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln70_47_fu_1517_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln813_fu_1523_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln813_49_fu_1533_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_48_fu_1529_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln813_68_fu_1536_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_52_fu_1549_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_51_fu_1546_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln813_71_fu_1552_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_53_fu_1558_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln813_50_fu_1542_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln813_56_fu_1571_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_55_fu_1568_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln813_75_fu_1574_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_59_fu_1587_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln70_54_fu_1520_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln813_78_fu_1590_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln813_60_fu_1596_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln813_58_fu_1584_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln813_79_fu_1600_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln813_61_fu_1606_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln813_57_fu_1580_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln813_62_fu_1619_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln813_54_fu_1616_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_208 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component alveo_hls4ml_flow_control_loop_pipe_no_ap_cont IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_no_ap_cont_U : component alveo_hls4ml_flow_control_loop_pipe_no_ap_cont
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    do_init_reg_392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_0))) then 
                do_init_reg_392 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_1)))) then 
                do_init_reg_392 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    i_part_21_reg_615_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_0))) then 
                i_part_21_reg_615 <= i_part_reg_1699;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_1)))) then 
                i_part_21_reg_615 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    p_read1026_phi_reg_759_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read1026_phi_reg_759 <= p_read1026_phi_reg_759;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read1026_phi_reg_759 <= p_read10;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read1026_phi_reg_759 <= ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759;
                end if;
            end if; 
        end if;
    end process;

    p_read1127_phi_reg_772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read1127_phi_reg_772 <= p_read1127_phi_reg_772;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read1127_phi_reg_772 <= p_read11;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read1127_phi_reg_772 <= ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772;
                end if;
            end if; 
        end if;
    end process;

    p_read117_phi_reg_642_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read117_phi_reg_642 <= p_read117_phi_reg_642;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read117_phi_reg_642 <= p_read1;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read117_phi_reg_642 <= ap_phi_reg_pp0_iter0_p_read117_phi_reg_642;
                end if;
            end if; 
        end if;
    end process;

    p_read1228_phi_reg_785_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read1228_phi_reg_785 <= p_read1228_phi_reg_785;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read1228_phi_reg_785 <= p_read12;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read1228_phi_reg_785 <= ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785;
                end if;
            end if; 
        end if;
    end process;

    p_read1329_phi_reg_798_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read1329_phi_reg_798 <= p_read1329_phi_reg_798;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read1329_phi_reg_798 <= p_read13;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read1329_phi_reg_798 <= ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798;
                end if;
            end if; 
        end if;
    end process;

    p_read1430_phi_reg_811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read1430_phi_reg_811 <= p_read1430_phi_reg_811;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read1430_phi_reg_811 <= p_read14;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read1430_phi_reg_811 <= ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811;
                end if;
            end if; 
        end if;
    end process;

    p_read1531_phi_reg_824_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read1531_phi_reg_824 <= p_read1531_phi_reg_824;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read1531_phi_reg_824 <= p_read15;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read1531_phi_reg_824 <= ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824;
                end if;
            end if; 
        end if;
    end process;

    p_read16_phi_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read16_phi_reg_629 <= p_read16_phi_reg_629;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read16_phi_reg_629 <= p_read;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read16_phi_reg_629 <= ap_phi_reg_pp0_iter0_p_read16_phi_reg_629;
                end if;
            end if; 
        end if;
    end process;

    p_read218_phi_reg_655_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read218_phi_reg_655 <= p_read218_phi_reg_655;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read218_phi_reg_655 <= p_read2;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read218_phi_reg_655 <= ap_phi_reg_pp0_iter0_p_read218_phi_reg_655;
                end if;
            end if; 
        end if;
    end process;

    p_read319_phi_reg_668_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read319_phi_reg_668 <= p_read319_phi_reg_668;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read319_phi_reg_668 <= p_read3;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read319_phi_reg_668 <= ap_phi_reg_pp0_iter0_p_read319_phi_reg_668;
                end if;
            end if; 
        end if;
    end process;

    p_read420_phi_reg_681_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read420_phi_reg_681 <= p_read420_phi_reg_681;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read420_phi_reg_681 <= p_read4;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read420_phi_reg_681 <= ap_phi_reg_pp0_iter0_p_read420_phi_reg_681;
                end if;
            end if; 
        end if;
    end process;

    p_read521_phi_reg_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read521_phi_reg_694 <= p_read521_phi_reg_694;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read521_phi_reg_694 <= p_read5;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read521_phi_reg_694 <= ap_phi_reg_pp0_iter0_p_read521_phi_reg_694;
                end if;
            end if; 
        end if;
    end process;

    p_read622_phi_reg_707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read622_phi_reg_707 <= p_read622_phi_reg_707;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read622_phi_reg_707 <= p_read6;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read622_phi_reg_707 <= ap_phi_reg_pp0_iter0_p_read622_phi_reg_707;
                end if;
            end if; 
        end if;
    end process;

    p_read723_phi_reg_720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read723_phi_reg_720 <= p_read723_phi_reg_720;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read723_phi_reg_720 <= p_read7;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read723_phi_reg_720 <= ap_phi_reg_pp0_iter0_p_read723_phi_reg_720;
                end if;
            end if; 
        end if;
    end process;

    p_read824_phi_reg_733_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read824_phi_reg_733 <= p_read824_phi_reg_733;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read824_phi_reg_733 <= p_read8;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read824_phi_reg_733 <= ap_phi_reg_pp0_iter0_p_read824_phi_reg_733;
                end if;
            end if; 
        end if;
    end process;

    p_read925_phi_reg_746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_208)) then
                if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
                    p_read925_phi_reg_746 <= p_read925_phi_reg_746;
                elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
                    p_read925_phi_reg_746 <= p_read9;
                elsif (not((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1))) then 
                    p_read925_phi_reg_746 <= ap_phi_reg_pp0_iter0_p_read925_phi_reg_746;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln813_67_reg_1664 <= add_ln813_67_fu_1469_p2;
                add_ln813_69_reg_1669 <= add_ln813_69_fu_1475_p2;
                add_ln813_70_reg_1674 <= add_ln813_70_fu_1481_p2;
                add_ln813_72_reg_1704 <= add_ln813_72_fu_1562_p2;
                add_ln813_73_reg_1679 <= add_ln813_73_fu_1487_p2;
                add_ln813_74_reg_1684 <= add_ln813_74_fu_1493_p2;
                add_ln813_76_reg_1689 <= add_ln813_76_fu_1499_p2;
                add_ln813_77_reg_1694 <= add_ln813_77_fu_1505_p2;
                add_ln813_80_reg_1709 <= add_ln813_80_fu_1610_p2;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                i_part_21_reg_615_pp0_iter1_reg <= i_part_21_reg_615;
                trunc_ln818_73_reg_1654 <= r_V_116_fu_937_p2(15 downto 5);
                trunc_ln818_80_reg_1659 <= r_V_123_fu_1213_p2(15 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_part_reg_1699 <= i_part_fu_1511_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln813_67_fu_1469_p2 <= std_logic_vector(signed(sext_ln70_46_fu_913_p1) + signed(sext_ln70_48_fu_989_p1));
    add_ln813_68_fu_1536_p2 <= std_logic_vector(signed(sext_ln813_49_fu_1533_p1) + signed(sext_ln813_48_fu_1529_p1));
    add_ln813_69_fu_1475_p2 <= std_logic_vector(signed(sext_ln70_49_fu_1029_p1) + signed(sext_ln70_52_fu_1149_p1));
    add_ln813_70_fu_1481_p2 <= std_logic_vector(signed(sext_ln70_53_fu_1189_p1) + signed(sext_ln70_50_fu_1069_p1));
    add_ln813_71_fu_1552_p2 <= std_logic_vector(signed(sext_ln813_52_fu_1549_p1) + signed(sext_ln813_51_fu_1546_p1));
    add_ln813_72_fu_1562_p2 <= std_logic_vector(signed(sext_ln813_53_fu_1558_p1) + signed(sext_ln813_50_fu_1542_p1));
    add_ln813_73_fu_1487_p2 <= std_logic_vector(signed(sext_ln70_51_fu_1109_p1) + signed(sext_ln813_fu_1465_p1));
    add_ln813_74_fu_1493_p2 <= std_logic_vector(signed(sext_ln70_58_fu_1385_p1) + signed(sext_ln70_59_fu_1425_p1));
    add_ln813_75_fu_1574_p2 <= std_logic_vector(signed(sext_ln813_56_fu_1571_p1) + signed(sext_ln813_55_fu_1568_p1));
    add_ln813_76_fu_1499_p2 <= std_logic_vector(signed(sext_ln70_56_fu_1305_p1) + signed(sext_ln70_57_fu_1345_p1));
    add_ln813_77_fu_1505_p2 <= std_logic_vector(signed(sext_ln70_55_fu_1265_p1) + signed(sext_ln70_fu_873_p1));
    add_ln813_78_fu_1590_p2 <= std_logic_vector(signed(sext_ln813_59_fu_1587_p1) + signed(sext_ln70_54_fu_1520_p1));
    add_ln813_79_fu_1600_p2 <= std_logic_vector(signed(sext_ln813_60_fu_1596_p1) + signed(sext_ln813_58_fu_1584_p1));
    add_ln813_80_fu_1610_p2 <= std_logic_vector(signed(sext_ln813_61_fu_1606_p1) + signed(sext_ln813_57_fu_1580_p1));
    add_ln813_81_fu_1622_p2 <= std_logic_vector(signed(sext_ln813_62_fu_1619_p1) + signed(sext_ln813_54_fu_1616_p1));
    add_ln813_fu_1523_p2 <= std_logic_vector(signed(sext_ln70_47_fu_1517_p1) + signed(ap_const_lv12_C00));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_208_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_208 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_phi_mux_i_part_21_phi_fu_618_p6)
    begin
        if (((ap_phi_mux_i_part_21_phi_fu_618_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_do_init_phi_fu_395_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, do_init_reg_392, i_part_21_reg_615, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_0))) then 
            ap_phi_mux_do_init_phi_fu_395_p6 <= ap_const_lv1_0;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_1)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_do_init_phi_fu_395_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_do_init_phi_fu_395_p6 <= do_init_reg_392;
        end if; 
    end process;


    ap_phi_mux_i_part_21_phi_fu_618_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, i_part_21_reg_615, i_part_reg_1699, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_0))) then 
            ap_phi_mux_i_part_21_phi_fu_618_p6 <= i_part_reg_1699;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (i_part_21_reg_615 = ap_const_lv1_1)) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_i_part_21_phi_fu_618_p6 <= ap_const_lv1_0;
        else 
            ap_phi_mux_i_part_21_phi_fu_618_p6 <= i_part_21_reg_615;
        end if; 
    end process;


    ap_phi_mux_p_read1026_phi_phi_fu_763_p4_assign_proc : process(p_read10, p_read1026_phi_reg_759, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1026_phi_phi_fu_763_p4 <= p_read1026_phi_reg_759;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read1026_phi_phi_fu_763_p4 <= p_read10;
        else 
            ap_phi_mux_p_read1026_phi_phi_fu_763_p4 <= ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759;
        end if; 
    end process;


    ap_phi_mux_p_read1127_phi_phi_fu_776_p4_assign_proc : process(p_read11, p_read1127_phi_reg_772, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1127_phi_phi_fu_776_p4 <= p_read1127_phi_reg_772;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read1127_phi_phi_fu_776_p4 <= p_read11;
        else 
            ap_phi_mux_p_read1127_phi_phi_fu_776_p4 <= ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772;
        end if; 
    end process;


    ap_phi_mux_p_read117_phi_phi_fu_646_p4_assign_proc : process(p_read1, p_read117_phi_reg_642, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read117_phi_reg_642)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read117_phi_phi_fu_646_p4 <= p_read117_phi_reg_642;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read117_phi_phi_fu_646_p4 <= p_read1;
        else 
            ap_phi_mux_p_read117_phi_phi_fu_646_p4 <= ap_phi_reg_pp0_iter0_p_read117_phi_reg_642;
        end if; 
    end process;


    ap_phi_mux_p_read1228_phi_phi_fu_789_p4_assign_proc : process(p_read12, p_read1228_phi_reg_785, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1228_phi_phi_fu_789_p4 <= p_read1228_phi_reg_785;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read1228_phi_phi_fu_789_p4 <= p_read12;
        else 
            ap_phi_mux_p_read1228_phi_phi_fu_789_p4 <= ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785;
        end if; 
    end process;


    ap_phi_mux_p_read1329_phi_phi_fu_802_p4_assign_proc : process(p_read13, p_read1329_phi_reg_798, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1329_phi_phi_fu_802_p4 <= p_read1329_phi_reg_798;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read1329_phi_phi_fu_802_p4 <= p_read13;
        else 
            ap_phi_mux_p_read1329_phi_phi_fu_802_p4 <= ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798;
        end if; 
    end process;


    ap_phi_mux_p_read1430_phi_phi_fu_815_p4_assign_proc : process(p_read14, p_read1430_phi_reg_811, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1430_phi_phi_fu_815_p4 <= p_read1430_phi_reg_811;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read1430_phi_phi_fu_815_p4 <= p_read14;
        else 
            ap_phi_mux_p_read1430_phi_phi_fu_815_p4 <= ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811;
        end if; 
    end process;


    ap_phi_mux_p_read1531_phi_phi_fu_828_p4_assign_proc : process(p_read15, p_read1531_phi_reg_824, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1531_phi_phi_fu_828_p4 <= p_read1531_phi_reg_824;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read1531_phi_phi_fu_828_p4 <= p_read15;
        else 
            ap_phi_mux_p_read1531_phi_phi_fu_828_p4 <= ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824;
        end if; 
    end process;


    ap_phi_mux_p_read16_phi_phi_fu_633_p4_assign_proc : process(p_read, p_read16_phi_reg_629, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read16_phi_reg_629)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read16_phi_phi_fu_633_p4 <= p_read16_phi_reg_629;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read16_phi_phi_fu_633_p4 <= p_read;
        else 
            ap_phi_mux_p_read16_phi_phi_fu_633_p4 <= ap_phi_reg_pp0_iter0_p_read16_phi_reg_629;
        end if; 
    end process;


    ap_phi_mux_p_read218_phi_phi_fu_659_p4_assign_proc : process(p_read2, p_read218_phi_reg_655, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read218_phi_reg_655)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read218_phi_phi_fu_659_p4 <= p_read218_phi_reg_655;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read218_phi_phi_fu_659_p4 <= p_read2;
        else 
            ap_phi_mux_p_read218_phi_phi_fu_659_p4 <= ap_phi_reg_pp0_iter0_p_read218_phi_reg_655;
        end if; 
    end process;


    ap_phi_mux_p_read319_phi_phi_fu_672_p4_assign_proc : process(p_read3, p_read319_phi_reg_668, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read319_phi_reg_668)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read319_phi_phi_fu_672_p4 <= p_read319_phi_reg_668;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read319_phi_phi_fu_672_p4 <= p_read3;
        else 
            ap_phi_mux_p_read319_phi_phi_fu_672_p4 <= ap_phi_reg_pp0_iter0_p_read319_phi_reg_668;
        end if; 
    end process;


    ap_phi_mux_p_read420_phi_phi_fu_685_p4_assign_proc : process(p_read4, p_read420_phi_reg_681, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read420_phi_reg_681)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read420_phi_phi_fu_685_p4 <= p_read420_phi_reg_681;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read420_phi_phi_fu_685_p4 <= p_read4;
        else 
            ap_phi_mux_p_read420_phi_phi_fu_685_p4 <= ap_phi_reg_pp0_iter0_p_read420_phi_reg_681;
        end if; 
    end process;


    ap_phi_mux_p_read521_phi_phi_fu_698_p4_assign_proc : process(p_read5, p_read521_phi_reg_694, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read521_phi_reg_694)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read521_phi_phi_fu_698_p4 <= p_read521_phi_reg_694;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read521_phi_phi_fu_698_p4 <= p_read5;
        else 
            ap_phi_mux_p_read521_phi_phi_fu_698_p4 <= ap_phi_reg_pp0_iter0_p_read521_phi_reg_694;
        end if; 
    end process;


    ap_phi_mux_p_read622_phi_phi_fu_711_p4_assign_proc : process(p_read6, p_read622_phi_reg_707, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read622_phi_reg_707)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read622_phi_phi_fu_711_p4 <= p_read622_phi_reg_707;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read622_phi_phi_fu_711_p4 <= p_read6;
        else 
            ap_phi_mux_p_read622_phi_phi_fu_711_p4 <= ap_phi_reg_pp0_iter0_p_read622_phi_reg_707;
        end if; 
    end process;


    ap_phi_mux_p_read723_phi_phi_fu_724_p4_assign_proc : process(p_read7, p_read723_phi_reg_720, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read723_phi_reg_720)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read723_phi_phi_fu_724_p4 <= p_read723_phi_reg_720;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read723_phi_phi_fu_724_p4 <= p_read7;
        else 
            ap_phi_mux_p_read723_phi_phi_fu_724_p4 <= ap_phi_reg_pp0_iter0_p_read723_phi_reg_720;
        end if; 
    end process;


    ap_phi_mux_p_read824_phi_phi_fu_737_p4_assign_proc : process(p_read8, p_read824_phi_reg_733, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read824_phi_reg_733)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read824_phi_phi_fu_737_p4 <= p_read824_phi_reg_733;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read824_phi_phi_fu_737_p4 <= p_read8;
        else 
            ap_phi_mux_p_read824_phi_phi_fu_737_p4 <= ap_phi_reg_pp0_iter0_p_read824_phi_reg_733;
        end if; 
    end process;


    ap_phi_mux_p_read925_phi_phi_fu_750_p4_assign_proc : process(p_read9, p_read925_phi_reg_746, ap_phi_mux_do_init_phi_fu_395_p6, ap_phi_reg_pp0_iter0_p_read925_phi_reg_746)
    begin
        if ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read925_phi_phi_fu_750_p4 <= p_read925_phi_reg_746;
        elsif ((ap_phi_mux_do_init_phi_fu_395_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_read925_phi_phi_fu_750_p4 <= p_read9;
        else 
            ap_phi_mux_p_read925_phi_phi_fu_750_p4 <= ap_phi_reg_pp0_iter0_p_read925_phi_reg_746;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_read1026_phi_reg_759 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1127_phi_reg_772 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read117_phi_reg_642 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1228_phi_reg_785 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1329_phi_reg_798 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1430_phi_reg_811 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1531_phi_reg_824 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read16_phi_reg_629 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read218_phi_reg_655 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read319_phi_reg_668 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read420_phi_reg_681 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read521_phi_reg_694 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read622_phi_reg_707 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read723_phi_reg_720 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read824_phi_reg_733 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read925_phi_reg_746 <= "XXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_idle_pp0_0to1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    i_part_fu_1511_p2 <= (ap_phi_mux_i_part_21_phi_fu_618_p6 xor ap_const_lv1_1);
    r_V_115_fu_897_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_52_fu_893_p1));
    r_V_116_fu_937_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_53_fu_933_p1));
    r_V_117_fu_973_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_54_fu_969_p1));
    r_V_118_fu_1013_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_55_fu_1009_p1));
    r_V_119_fu_1053_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_56_fu_1049_p1));
    r_V_120_fu_1093_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_57_fu_1089_p1));
    r_V_121_fu_1133_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_58_fu_1129_p1));
    r_V_122_fu_1173_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_59_fu_1169_p1));
    r_V_123_fu_1213_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_60_fu_1209_p1));
    r_V_124_fu_1249_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_61_fu_1245_p1));
    r_V_125_fu_1289_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_62_fu_1285_p1));
    r_V_126_fu_1329_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_63_fu_1325_p1));
    r_V_127_fu_1369_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_64_fu_1365_p1));
    r_V_128_fu_1409_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_65_fu_1405_p1));
    r_V_129_fu_1449_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_66_fu_1445_p1));
    r_V_fu_857_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(zext_ln1273_fu_853_p1));
    res_0 <= add_ln813_81_fu_1622_p2;

    res_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_0_ap_vld <= ap_const_logic_1;
        else 
            res_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_1 <= add_ln813_81_fu_1622_p2;
    res_10 <= add_ln813_81_fu_1622_p2;

    res_10_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_10_ap_vld <= ap_const_logic_1;
        else 
            res_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_11 <= add_ln813_81_fu_1622_p2;

    res_11_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_11_ap_vld <= ap_const_logic_1;
        else 
            res_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_12 <= add_ln813_81_fu_1622_p2;

    res_12_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_12_ap_vld <= ap_const_logic_1;
        else 
            res_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_13 <= add_ln813_81_fu_1622_p2;

    res_13_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_13_ap_vld <= ap_const_logic_1;
        else 
            res_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_14 <= add_ln813_81_fu_1622_p2;

    res_14_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_14_ap_vld <= ap_const_logic_1;
        else 
            res_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_15 <= add_ln813_81_fu_1622_p2;

    res_15_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_15_ap_vld <= ap_const_logic_1;
        else 
            res_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_16 <= add_ln813_81_fu_1622_p2;

    res_16_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_16_ap_vld <= ap_const_logic_1;
        else 
            res_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_17 <= add_ln813_81_fu_1622_p2;

    res_17_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_17_ap_vld <= ap_const_logic_1;
        else 
            res_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_18 <= add_ln813_81_fu_1622_p2;

    res_18_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_18_ap_vld <= ap_const_logic_1;
        else 
            res_18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_19 <= add_ln813_81_fu_1622_p2;

    res_19_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_19_ap_vld <= ap_const_logic_1;
        else 
            res_19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_1_ap_vld <= ap_const_logic_1;
        else 
            res_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_2 <= add_ln813_81_fu_1622_p2;
    res_20 <= add_ln813_81_fu_1622_p2;

    res_20_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_20_ap_vld <= ap_const_logic_1;
        else 
            res_20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_21 <= add_ln813_81_fu_1622_p2;

    res_21_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_21_ap_vld <= ap_const_logic_1;
        else 
            res_21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_22 <= add_ln813_81_fu_1622_p2;

    res_22_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_22_ap_vld <= ap_const_logic_1;
        else 
            res_22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_23 <= add_ln813_81_fu_1622_p2;

    res_23_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_1))) then 
            res_23_ap_vld <= ap_const_logic_1;
        else 
            res_23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    res_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_2_ap_vld <= ap_const_logic_1;
        else 
            res_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_3 <= add_ln813_81_fu_1622_p2;

    res_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_3_ap_vld <= ap_const_logic_1;
        else 
            res_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_4 <= add_ln813_81_fu_1622_p2;

    res_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_4_ap_vld <= ap_const_logic_1;
        else 
            res_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_5 <= add_ln813_81_fu_1622_p2;

    res_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_5_ap_vld <= ap_const_logic_1;
        else 
            res_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_6 <= add_ln813_81_fu_1622_p2;

    res_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_6_ap_vld <= ap_const_logic_1;
        else 
            res_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_7 <= add_ln813_81_fu_1622_p2;

    res_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_7_ap_vld <= ap_const_logic_1;
        else 
            res_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_8 <= add_ln813_81_fu_1622_p2;

    res_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_8_ap_vld <= ap_const_logic_1;
        else 
            res_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    res_9 <= add_ln813_81_fu_1622_p2;

    res_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001, i_part_21_reg_615_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (i_part_21_reg_615_pp0_iter1_reg = ap_const_lv1_0))) then 
            res_9_ap_vld <= ap_const_logic_1;
        else 
            res_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln105_10_fu_1229_p3 <= 
        ap_phi_mux_p_read1026_phi_phi_fu_763_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read218_phi_phi_fu_659_p4;
    select_ln105_11_fu_1269_p3 <= 
        ap_phi_mux_p_read1127_phi_phi_fu_776_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read319_phi_phi_fu_672_p4;
    select_ln105_12_fu_1309_p3 <= 
        ap_phi_mux_p_read1228_phi_phi_fu_789_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read420_phi_phi_fu_685_p4;
    select_ln105_13_fu_1349_p3 <= 
        ap_phi_mux_p_read1329_phi_phi_fu_802_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read521_phi_phi_fu_698_p4;
    select_ln105_14_fu_1389_p3 <= 
        ap_phi_mux_p_read1430_phi_phi_fu_815_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read622_phi_phi_fu_711_p4;
    select_ln105_15_fu_1429_p3 <= 
        ap_phi_mux_p_read1531_phi_phi_fu_828_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read723_phi_phi_fu_724_p4;
    select_ln105_1_fu_877_p3 <= 
        ap_phi_mux_p_read117_phi_phi_fu_646_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
    select_ln105_2_fu_917_p3 <= 
        ap_phi_mux_p_read218_phi_phi_fu_659_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
    select_ln105_3_fu_953_p3 <= 
        ap_phi_mux_p_read319_phi_phi_fu_672_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
    select_ln105_4_fu_993_p3 <= 
        ap_phi_mux_p_read420_phi_phi_fu_685_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
    select_ln105_5_fu_1033_p3 <= 
        ap_phi_mux_p_read521_phi_phi_fu_698_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
    select_ln105_6_fu_1073_p3 <= 
        ap_phi_mux_p_read622_phi_phi_fu_711_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
    select_ln105_7_fu_1113_p3 <= 
        ap_phi_mux_p_read723_phi_phi_fu_724_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
    select_ln105_8_fu_1153_p3 <= 
        ap_phi_mux_p_read824_phi_phi_fu_737_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read16_phi_phi_fu_633_p4;
    select_ln105_9_fu_1193_p3 <= 
        ap_phi_mux_p_read925_phi_phi_fu_750_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_phi_mux_p_read117_phi_phi_fu_646_p4;
    select_ln105_fu_837_p3 <= 
        ap_phi_mux_p_read16_phi_phi_fu_633_p4 when (ap_phi_mux_i_part_21_phi_fu_618_p6(0) = '1') else 
        ap_const_lv10_0;
        sext_ln70_46_fu_913_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_s_fu_903_p4),12));

        sext_ln70_47_fu_1517_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_73_reg_1654),12));

        sext_ln70_48_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_74_fu_979_p4),12));

        sext_ln70_49_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_75_fu_1019_p4),12));

        sext_ln70_50_fu_1069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_76_fu_1059_p4),12));

        sext_ln70_51_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_77_fu_1099_p4),12));

        sext_ln70_52_fu_1149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_78_fu_1139_p4),12));

        sext_ln70_53_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_79_fu_1179_p4),12));

        sext_ln70_54_fu_1520_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_80_reg_1659),13));

        sext_ln70_55_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_81_fu_1255_p4),12));

        sext_ln70_56_fu_1305_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_82_fu_1295_p4),12));

        sext_ln70_57_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_83_fu_1335_p4),12));

        sext_ln70_58_fu_1385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_84_fu_1375_p4),12));

        sext_ln70_59_fu_1425_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_85_fu_1415_p4),12));

        sext_ln70_fu_873_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_863_p4),12));

        sext_ln813_48_fu_1529_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_fu_1523_p2),13));

        sext_ln813_49_fu_1533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_67_reg_1664),13));

        sext_ln813_50_fu_1542_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_68_fu_1536_p2),14));

        sext_ln813_51_fu_1546_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_69_reg_1669),13));

        sext_ln813_52_fu_1549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_70_reg_1674),13));

        sext_ln813_53_fu_1558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_71_fu_1552_p2),14));

        sext_ln813_54_fu_1616_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_72_reg_1704),16));

        sext_ln813_55_fu_1568_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_73_reg_1679),13));

        sext_ln813_56_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_74_reg_1684),13));

        sext_ln813_57_fu_1580_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_75_fu_1574_p2),15));

        sext_ln813_58_fu_1584_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_76_reg_1689),14));

        sext_ln813_59_fu_1587_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_77_reg_1694),13));

        sext_ln813_60_fu_1596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_78_fu_1590_p2),14));

        sext_ln813_61_fu_1606_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_79_fu_1600_p2),15));

        sext_ln813_62_fu_1619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln813_80_reg_1709),16));

        sext_ln813_fu_1465_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln818_86_fu_1455_p4),12));

    shl_ln1273_43_fu_925_p3 <= (select_ln105_2_fu_917_p3 & ap_const_lv5_0);
    shl_ln1273_44_fu_961_p3 <= (select_ln105_3_fu_953_p3 & ap_const_lv5_0);
    shl_ln1273_45_fu_1001_p3 <= (select_ln105_4_fu_993_p3 & ap_const_lv5_0);
    shl_ln1273_46_fu_1041_p3 <= (select_ln105_5_fu_1033_p3 & ap_const_lv5_0);
    shl_ln1273_47_fu_1081_p3 <= (select_ln105_6_fu_1073_p3 & ap_const_lv5_0);
    shl_ln1273_48_fu_1121_p3 <= (select_ln105_7_fu_1113_p3 & ap_const_lv5_0);
    shl_ln1273_49_fu_1161_p3 <= (select_ln105_8_fu_1153_p3 & ap_const_lv5_0);
    shl_ln1273_50_fu_1201_p3 <= (select_ln105_9_fu_1193_p3 & ap_const_lv5_0);
    shl_ln1273_51_fu_1237_p3 <= (select_ln105_10_fu_1229_p3 & ap_const_lv5_0);
    shl_ln1273_52_fu_1277_p3 <= (select_ln105_11_fu_1269_p3 & ap_const_lv5_0);
    shl_ln1273_53_fu_1317_p3 <= (select_ln105_12_fu_1309_p3 & ap_const_lv5_0);
    shl_ln1273_54_fu_1357_p3 <= (select_ln105_13_fu_1349_p3 & ap_const_lv5_0);
    shl_ln1273_55_fu_1397_p3 <= (select_ln105_14_fu_1389_p3 & ap_const_lv5_0);
    shl_ln1273_56_fu_1437_p3 <= (select_ln105_15_fu_1429_p3 & ap_const_lv5_0);
    shl_ln1273_s_fu_885_p3 <= (select_ln105_1_fu_877_p3 & ap_const_lv5_0);
    shl_ln_fu_845_p3 <= (select_ln105_fu_837_p3 & ap_const_lv5_0);
    trunc_ln818_74_fu_979_p4 <= r_V_117_fu_973_p2(15 downto 5);
    trunc_ln818_75_fu_1019_p4 <= r_V_118_fu_1013_p2(15 downto 5);
    trunc_ln818_76_fu_1059_p4 <= r_V_119_fu_1053_p2(15 downto 5);
    trunc_ln818_77_fu_1099_p4 <= r_V_120_fu_1093_p2(15 downto 5);
    trunc_ln818_78_fu_1139_p4 <= r_V_121_fu_1133_p2(15 downto 5);
    trunc_ln818_79_fu_1179_p4 <= r_V_122_fu_1173_p2(15 downto 5);
    trunc_ln818_81_fu_1255_p4 <= r_V_124_fu_1249_p2(15 downto 5);
    trunc_ln818_82_fu_1295_p4 <= r_V_125_fu_1289_p2(15 downto 5);
    trunc_ln818_83_fu_1335_p4 <= r_V_126_fu_1329_p2(15 downto 5);
    trunc_ln818_84_fu_1375_p4 <= r_V_127_fu_1369_p2(15 downto 5);
    trunc_ln818_85_fu_1415_p4 <= r_V_128_fu_1409_p2(15 downto 5);
    trunc_ln818_86_fu_1455_p4 <= r_V_129_fu_1449_p2(15 downto 5);
    trunc_ln818_s_fu_903_p4 <= r_V_115_fu_897_p2(15 downto 5);
    trunc_ln_fu_863_p4 <= r_V_fu_857_p2(15 downto 5);
    zext_ln1273_52_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_s_fu_885_p3),16));
    zext_ln1273_53_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_43_fu_925_p3),16));
    zext_ln1273_54_fu_969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_44_fu_961_p3),16));
    zext_ln1273_55_fu_1009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_45_fu_1001_p3),16));
    zext_ln1273_56_fu_1049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_46_fu_1041_p3),16));
    zext_ln1273_57_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_47_fu_1081_p3),16));
    zext_ln1273_58_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_48_fu_1121_p3),16));
    zext_ln1273_59_fu_1169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_49_fu_1161_p3),16));
    zext_ln1273_60_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_50_fu_1201_p3),16));
    zext_ln1273_61_fu_1245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_51_fu_1237_p3),16));
    zext_ln1273_62_fu_1285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_52_fu_1277_p3),16));
    zext_ln1273_63_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_53_fu_1317_p3),16));
    zext_ln1273_64_fu_1365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_54_fu_1357_p3),16));
    zext_ln1273_65_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_55_fu_1397_p3),16));
    zext_ln1273_66_fu_1445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1273_56_fu_1437_p3),16));
    zext_ln1273_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_845_p3),16));
end behav;
