module LFSR_7(clk, data_out);
	output data_out;
	input clk;

	reg [7:1] sreg;
	initial sreg = 7'd1;
	always @ (posedge clk)
		begin
			sreg[7] <= sreg[6];
			sreg[6] <= sreg[5];
			sreg[5] <= sreg[4];
			sreg[4] <= sreg[3];
			sreg[3] <= sreg[2];
			sreg[2] <= sreg[1];
			sreg[1] <= XOR(sreg[7], sreg[1]);
			end
		
	wire data_out;
	assign data_out = sreg[4];
endmodule