alt_clock_manager.o: ../alt_clock_manager.c \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/hps.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/socal.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/alt_sysmgr.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/hwlib.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/alt_clock_manager.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/alt_clock_group.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/alt_clkmgr.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/alt_mpu_registers.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/alt_printf.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/alt_timers.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/hwlib.h \
 /home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/alt_config.h

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/hps.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/socal.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/alt_sysmgr.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/hwlib.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/alt_clock_manager.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/alt_clock_group.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/socal/alt_clkmgr.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/alt_mpu_registers.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/alt_printf.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/alt_timers.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/hwlib.h:

/home/snoeijs/intelFPGA/18.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av/alt_config.h:
