<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-xsx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-xsx-defs.h</h1><a href="cvmx-xsx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-xsx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon xsx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_XSX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_XSX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_CONTROL CVMX_XSX_CONTROL_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XSX_CONTROL_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_CONTROL not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5002000ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-xsx-defs_8h.html#a46ac42b06c808d793c2a67a1e87717b4">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_CONTROL (CVMX_ADD_IO_SEG(0x00011800B5002000ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_ECO CVMX_XSX_ECO_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XSX_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_ECO not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5002010ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-xsx-defs_8h.html#a6d3704cf8bb40dd9f7d61c6bee0bf075">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_ECO (CVMX_ADD_IO_SEG(0x00011800B5002010ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_ERR_BIST_STATUS CVMX_XSX_ERR_BIST_STATUS_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_XSX_ERR_BIST_STATUS_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_ERR_BIST_STATUS not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5002008ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-xsx-defs_8h.html#aa784f2cf23c0bc5bbe514b7264757407">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_ERR_BIST_STATUS (CVMX_ADD_IO_SEG(0x00011800B5002008ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-xsx-defs_8h.html#a2f757c02a2a949b6fb39477e2d9686ac">CVMX_XSX_SMTX_ARBPRI</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00090"></a>00090 {
<a name="l00091"></a>00091     <span class="keywordflow">if</span> (!(
<a name="l00092"></a>00092           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_SMTX_ARBPRI(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5000200ull) + ((offset) &amp; 7) * 1024;
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-xsx-defs_8h.html#a2f757c02a2a949b6fb39477e2d9686ac">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_SMTX_ARBPRI(offset) (CVMX_ADD_IO_SEG(0x00011800B5000200ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-xsx-defs_8h.html#ae379beb3bef02915e8d5f23da930900d">CVMX_XSX_SMTX_ERR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00101"></a>00101 {
<a name="l00102"></a>00102     <span class="keywordflow">if</span> (!(
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_SMTX_ERR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5000100ull) + ((offset) &amp; 7) * 1024;
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-xsx-defs_8h.html#ae379beb3bef02915e8d5f23da930900d">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_SMTX_ERR(offset) (CVMX_ADD_IO_SEG(0x00011800B5000100ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-xsx-defs_8h.html#a54db83bd0ab23edfdf14e1ae8159bbb6">CVMX_XSX_SMTX_ERR_BIST_STATUS</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_SMTX_ERR_BIST_STATUS(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5000130ull) + ((offset) &amp; 7) * 1024;
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-xsx-defs_8h.html#a54db83bd0ab23edfdf14e1ae8159bbb6">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_SMTX_ERR_BIST_STATUS(offset) (CVMX_ADD_IO_SEG(0x00011800B5000130ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-xsx-defs_8h.html#a7f8f0dfa45c00077450a877e5de25e68">CVMX_XSX_SMTX_ERR_ECC_DISABLE</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00123"></a>00123 {
<a name="l00124"></a>00124     <span class="keywordflow">if</span> (!(
<a name="l00125"></a>00125           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00126"></a>00126         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_SMTX_ERR_ECC_DISABLE(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00127"></a>00127     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5000120ull) + ((offset) &amp; 7) * 1024;
<a name="l00128"></a>00128 }
<a name="l00129"></a>00129 <span class="preprocessor">#else</span>
<a name="l00130"></a><a class="code" href="cvmx-xsx-defs_8h.html#a7f8f0dfa45c00077450a877e5de25e68">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_SMTX_ERR_ECC_DISABLE(offset) (CVMX_ADD_IO_SEG(0x00011800B5000120ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-xsx-defs_8h.html#aec62eb3930fc61ad129b402e7084b4d6">CVMX_XSX_SMTX_ERR_ECC_FLIP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00134"></a>00134 {
<a name="l00135"></a>00135     <span class="keywordflow">if</span> (!(
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 7)))))
<a name="l00137"></a>00137         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_SMTX_ERR_ECC_FLIP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00138"></a>00138     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5000128ull) + ((offset) &amp; 7) * 1024;
<a name="l00139"></a>00139 }
<a name="l00140"></a>00140 <span class="preprocessor">#else</span>
<a name="l00141"></a><a class="code" href="cvmx-xsx-defs_8h.html#aec62eb3930fc61ad129b402e7084b4d6">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_SMTX_ERR_ECC_FLIP(offset) (CVMX_ADD_IO_SEG(0x00011800B5000128ull) + ((offset) &amp; 7) * 1024)</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00144"></a>00144 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-xsx-defs_8h.html#ae9dffa25ccdeef8457366d1c5e0a6759">CVMX_XSX_SMTX_PX_SRCX_RDWT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00145"></a>00145 {
<a name="l00146"></a>00146     <span class="keywordflow">if</span> (!(
<a name="l00147"></a>00147           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 7)) &amp;&amp; ((b &lt;= 1)) &amp;&amp; ((c &lt;= 6))))))
<a name="l00148"></a>00148         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_SMTX_PX_SRCX_RDWT(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00149"></a>00149     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5000000ull) + ((a) &lt;&lt; 10) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 3);
<a name="l00150"></a>00150 }
<a name="l00151"></a>00151 <span class="preprocessor">#else</span>
<a name="l00152"></a><a class="code" href="cvmx-xsx-defs_8h.html#ae9dffa25ccdeef8457366d1c5e0a6759">00152</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_SMTX_PX_SRCX_RDWT(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B5000000ull) + ((a) &lt;&lt; 10) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 3))</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00154"></a>00154 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-xsx-defs_8h.html#a3bb9a783fdfa63dcb8f5bb28e423733f">CVMX_XSX_SMTX_PX_SRCX_WRWT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> a, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> b, <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> c)
<a name="l00156"></a>00156 {
<a name="l00157"></a>00157     <span class="keywordflow">if</span> (!(
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; (((a &lt;= 7)) &amp;&amp; ((b &lt;= 1)) &amp;&amp; ((c &lt;= 6))))))
<a name="l00159"></a>00159         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_XSX_SMTX_PX_SRCX_WRWT(%lu,%lu,%lu) is invalid on this chip\n&quot;</span>, a, b, c);
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800B5000080ull) + ((a) &lt;&lt; 10) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 3);
<a name="l00161"></a>00161 }
<a name="l00162"></a>00162 <span class="preprocessor">#else</span>
<a name="l00163"></a><a class="code" href="cvmx-xsx-defs_8h.html#a3bb9a783fdfa63dcb8f5bb28e423733f">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_XSX_SMTX_PX_SRCX_WRWT(a, b, c) (CVMX_ADD_IO_SEG(0x00011800B5000080ull) + ((a) &lt;&lt; 10) + ((b) &lt;&lt; 6) + ((c) &lt;&lt; 3))</span>
<a name="l00164"></a>00164 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00166"></a>00166 <span class="comment">/**</span>
<a name="l00167"></a>00167 <span class="comment"> * cvmx_xsx_control</span>
<a name="l00168"></a>00168 <span class="comment"> */</span>
<a name="l00169"></a><a class="code" href="unioncvmx__xsx__control.html">00169</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__control.html" title="cvmx_xsx_control">cvmx_xsx_control</a> {
<a name="l00170"></a><a class="code" href="unioncvmx__xsx__control.html#aed0c43e1f6ef826708c1529f9d3cf147">00170</a>     uint64_t <a class="code" href="unioncvmx__xsx__control.html#aed0c43e1f6ef826708c1529f9d3cf147">u64</a>;
<a name="l00171"></a><a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html">00171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html">cvmx_xsx_control_s</a> {
<a name="l00172"></a>00172 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#ab8444a0611a40f530b1cef778c179675">reserved_16_63</a>               : 48;
<a name="l00174"></a>00174     uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a742d13a0f91dd8582b0a035f19346d53">smt_clk_disable</a>              : 8;  <span class="comment">/**&lt; Disable the main SMT clock. Each bit controls the clock for one SMT. */</span>
<a name="l00175"></a>00175     uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a819d487b3d87a37f826ac6870ab50cab">reserved_1_7</a>                 : 7;
<a name="l00176"></a>00176     uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a343bb719e1ef486e468bb9859d6f4951">xor_disable</a>                  : 1;  <span class="comment">/**&lt; XOR addressing disable. This bit should not be changed when there are</span>
<a name="l00177"></a>00177 <span class="comment">                                                         any SMEM accesses outstanding. Changing this bit while any request is</span>
<a name="l00178"></a>00178 <span class="comment">                                                         active can cause undefined behavior. */</span>
<a name="l00179"></a>00179 <span class="preprocessor">#else</span>
<a name="l00180"></a><a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a343bb719e1ef486e468bb9859d6f4951">00180</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a343bb719e1ef486e468bb9859d6f4951">xor_disable</a>                  : 1;
<a name="l00181"></a><a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a819d487b3d87a37f826ac6870ab50cab">00181</a>     uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a819d487b3d87a37f826ac6870ab50cab">reserved_1_7</a>                 : 7;
<a name="l00182"></a><a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a742d13a0f91dd8582b0a035f19346d53">00182</a>     uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#a742d13a0f91dd8582b0a035f19346d53">smt_clk_disable</a>              : 8;
<a name="l00183"></a><a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#ab8444a0611a40f530b1cef778c179675">00183</a>     uint64_t <a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html#ab8444a0611a40f530b1cef778c179675">reserved_16_63</a>               : 48;
<a name="l00184"></a>00184 <span class="preprocessor">#endif</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__control.html#ae0d14b8f29f2f12b21d1159b00078fa7">s</a>;
<a name="l00186"></a><a class="code" href="unioncvmx__xsx__control.html#aa5c91fe20ec9d68c02e909cca9158745">00186</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__control_1_1cvmx__xsx__control__s.html">cvmx_xsx_control_s</a>             <a class="code" href="unioncvmx__xsx__control.html#aa5c91fe20ec9d68c02e909cca9158745">cnf75xx</a>;
<a name="l00187"></a>00187 };
<a name="l00188"></a><a class="code" href="cvmx-xsx-defs_8h.html#a5f900856e9ca1212bd048921f13996cb">00188</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__control.html" title="cvmx_xsx_control">cvmx_xsx_control</a> <a class="code" href="unioncvmx__xsx__control.html" title="cvmx_xsx_control">cvmx_xsx_control_t</a>;
<a name="l00189"></a>00189 <span class="comment"></span>
<a name="l00190"></a>00190 <span class="comment">/**</span>
<a name="l00191"></a>00191 <span class="comment"> * cvmx_xsx_eco</span>
<a name="l00192"></a>00192 <span class="comment"> */</span>
<a name="l00193"></a><a class="code" href="unioncvmx__xsx__eco.html">00193</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__eco.html" title="cvmx_xsx_eco">cvmx_xsx_eco</a> {
<a name="l00194"></a><a class="code" href="unioncvmx__xsx__eco.html#aabc0ec0210481624b80ff40d82199011">00194</a>     uint64_t <a class="code" href="unioncvmx__xsx__eco.html#aabc0ec0210481624b80ff40d82199011">u64</a>;
<a name="l00195"></a><a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html">00195</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html">cvmx_xsx_eco_s</a> {
<a name="l00196"></a>00196 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00197"></a>00197 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html#aab3bf19cac00cc679dff8bb2f2a2d9e3">reserved_32_63</a>               : 32;
<a name="l00198"></a>00198     uint64_t <a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html#aee05d271229f4993aadee2251313585c">eco_rw</a>                       : 32; <span class="comment">/**&lt; N/A */</span>
<a name="l00199"></a>00199 <span class="preprocessor">#else</span>
<a name="l00200"></a><a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html#aee05d271229f4993aadee2251313585c">00200</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html#aee05d271229f4993aadee2251313585c">eco_rw</a>                       : 32;
<a name="l00201"></a><a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html#aab3bf19cac00cc679dff8bb2f2a2d9e3">00201</a>     uint64_t <a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html#aab3bf19cac00cc679dff8bb2f2a2d9e3">reserved_32_63</a>               : 32;
<a name="l00202"></a>00202 <span class="preprocessor">#endif</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__eco.html#a7859ef5b03ab3921d7067f67dc89ca26">s</a>;
<a name="l00204"></a><a class="code" href="unioncvmx__xsx__eco.html#abb6e1b4395817b0fe7b2bef9d56b7e89">00204</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__eco_1_1cvmx__xsx__eco__s.html">cvmx_xsx_eco_s</a>                 <a class="code" href="unioncvmx__xsx__eco.html#abb6e1b4395817b0fe7b2bef9d56b7e89">cnf75xx</a>;
<a name="l00205"></a>00205 };
<a name="l00206"></a><a class="code" href="cvmx-xsx-defs_8h.html#ada8d96e21cd08438c3a2b9375c4bc3d0">00206</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__eco.html" title="cvmx_xsx_eco">cvmx_xsx_eco</a> <a class="code" href="unioncvmx__xsx__eco.html" title="cvmx_xsx_eco">cvmx_xsx_eco_t</a>;
<a name="l00207"></a>00207 <span class="comment"></span>
<a name="l00208"></a>00208 <span class="comment">/**</span>
<a name="l00209"></a>00209 <span class="comment"> * cvmx_xsx_err_bist_status</span>
<a name="l00210"></a>00210 <span class="comment"> *</span>
<a name="l00211"></a>00211 <span class="comment"> * This register provides access to the BIST results.</span>
<a name="l00212"></a>00212 <span class="comment"> *</span>
<a name="l00213"></a>00213 <span class="comment"> */</span>
<a name="l00214"></a><a class="code" href="unioncvmx__xsx__err__bist__status.html">00214</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__err__bist__status.html" title="cvmx_xsx_err_bist_status">cvmx_xsx_err_bist_status</a> {
<a name="l00215"></a><a class="code" href="unioncvmx__xsx__err__bist__status.html#a78786b618e9c73455263ccb6677ecd56">00215</a>     uint64_t <a class="code" href="unioncvmx__xsx__err__bist__status.html#a78786b618e9c73455263ccb6677ecd56">u64</a>;
<a name="l00216"></a><a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html">00216</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html">cvmx_xsx_err_bist_status_s</a> {
<a name="l00217"></a>00217 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html#a43affb05da3ef4312ad18f40ed6617a0">reserved_1_63</a>                : 63;
<a name="l00219"></a>00219     uint64_t <a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html#a311dd9a6b123e1849cd090982b699d75">smem_bstat</a>                   : 1;  <span class="comment">/**&lt; SMEM bist status (0 = pass and 1 = fail). */</span>
<a name="l00220"></a>00220 <span class="preprocessor">#else</span>
<a name="l00221"></a><a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html#a311dd9a6b123e1849cd090982b699d75">00221</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html#a311dd9a6b123e1849cd090982b699d75">smem_bstat</a>                   : 1;
<a name="l00222"></a><a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html#a43affb05da3ef4312ad18f40ed6617a0">00222</a>     uint64_t <a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html#a43affb05da3ef4312ad18f40ed6617a0">reserved_1_63</a>                : 63;
<a name="l00223"></a>00223 <span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__err__bist__status.html#a07d2fece83d019d049074b5cc9d910e6">s</a>;
<a name="l00225"></a><a class="code" href="unioncvmx__xsx__err__bist__status.html#a412cd9021c826c2a0a18719a86360171">00225</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__err__bist__status_1_1cvmx__xsx__err__bist__status__s.html">cvmx_xsx_err_bist_status_s</a>     <a class="code" href="unioncvmx__xsx__err__bist__status.html#a412cd9021c826c2a0a18719a86360171">cnf75xx</a>;
<a name="l00226"></a>00226 };
<a name="l00227"></a><a class="code" href="cvmx-xsx-defs_8h.html#a66299cbaa6bcfc5228a2fc30c39353fe">00227</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__err__bist__status.html" title="cvmx_xsx_err_bist_status">cvmx_xsx_err_bist_status</a> <a class="code" href="unioncvmx__xsx__err__bist__status.html" title="cvmx_xsx_err_bist_status">cvmx_xsx_err_bist_status_t</a>;
<a name="l00228"></a>00228 <span class="comment"></span>
<a name="l00229"></a>00229 <span class="comment">/**</span>
<a name="l00230"></a>00230 <span class="comment"> * cvmx_xsx_smt#_arbpri</span>
<a name="l00231"></a>00231 <span class="comment"> */</span>
<a name="l00232"></a><a class="code" href="unioncvmx__xsx__smtx__arbpri.html">00232</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__arbpri.html" title="cvmx_xsx_smt::_arbpri">cvmx_xsx_smtx_arbpri</a> {
<a name="l00233"></a><a class="code" href="unioncvmx__xsx__smtx__arbpri.html#a988fb2234dc814a35d5d54c55c75721c">00233</a>     uint64_t <a class="code" href="unioncvmx__xsx__smtx__arbpri.html#a988fb2234dc814a35d5d54c55c75721c">u64</a>;
<a name="l00234"></a><a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html">00234</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html">cvmx_xsx_smtx_arbpri_s</a> {
<a name="l00235"></a>00235 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a1c8d3c9ec1efbf02880349501d8edffe">reserved_3_63</a>                : 61;
<a name="l00237"></a>00237     uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#aa66e6af2f35cf6d96e96d8d797e88f63">hogen</a>                        : 1;  <span class="comment">/**&lt; Bus-hog limit enable. When set to 1, the RDPRI bit setting is inverted</span>
<a name="l00238"></a>00238 <span class="comment">                                                         every eighth clock cycle to prevent starvation in the presence of</span>
<a name="l00239"></a>00239 <span class="comment">                                                         persistent conflicts. */</span>
<a name="l00240"></a>00240     uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a4171707d1b9b42114e266fa32665fb3f">rdpri</a>                        : 1;  <span class="comment">/**&lt; When set to 1, reads have priority over writes in bank conflicts. When</span>
<a name="l00241"></a>00241 <span class="comment">                                                         set to 0, writes have priority when resolving bank conflicts. */</span>
<a name="l00242"></a>00242     uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a6ff3df77576267cf203f9948838d4399">p0pri</a>                        : 1;  <span class="comment">/**&lt; When set to 1, port 0 (MHAB) requests have priority over port 1 (MDAB)</span>
<a name="l00243"></a>00243 <span class="comment">                                                         requests when resolving bank conflicts. */</span>
<a name="l00244"></a>00244 <span class="preprocessor">#else</span>
<a name="l00245"></a><a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a6ff3df77576267cf203f9948838d4399">00245</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a6ff3df77576267cf203f9948838d4399">p0pri</a>                        : 1;
<a name="l00246"></a><a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a4171707d1b9b42114e266fa32665fb3f">00246</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a4171707d1b9b42114e266fa32665fb3f">rdpri</a>                        : 1;
<a name="l00247"></a><a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#aa66e6af2f35cf6d96e96d8d797e88f63">00247</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#aa66e6af2f35cf6d96e96d8d797e88f63">hogen</a>                        : 1;
<a name="l00248"></a><a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a1c8d3c9ec1efbf02880349501d8edffe">00248</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html#a1c8d3c9ec1efbf02880349501d8edffe">reserved_3_63</a>                : 61;
<a name="l00249"></a>00249 <span class="preprocessor">#endif</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__smtx__arbpri.html#a3f098f5027f4b713c29b0b0e42d35f88">s</a>;
<a name="l00251"></a><a class="code" href="unioncvmx__xsx__smtx__arbpri.html#a436f4eb110a66eee59e8286a25145ad1">00251</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__arbpri_1_1cvmx__xsx__smtx__arbpri__s.html">cvmx_xsx_smtx_arbpri_s</a>         <a class="code" href="unioncvmx__xsx__smtx__arbpri.html#a436f4eb110a66eee59e8286a25145ad1">cnf75xx</a>;
<a name="l00252"></a>00252 };
<a name="l00253"></a><a class="code" href="cvmx-xsx-defs_8h.html#a12c1e6eabbb752637a50d455d27cfe01">00253</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__arbpri.html" title="cvmx_xsx_smt::_arbpri">cvmx_xsx_smtx_arbpri</a> <a class="code" href="unioncvmx__xsx__smtx__arbpri.html" title="cvmx_xsx_smt::_arbpri">cvmx_xsx_smtx_arbpri_t</a>;
<a name="l00254"></a>00254 <span class="comment"></span>
<a name="l00255"></a>00255 <span class="comment">/**</span>
<a name="l00256"></a>00256 <span class="comment"> * cvmx_xsx_smt#_err</span>
<a name="l00257"></a>00257 <span class="comment"> *</span>
<a name="l00258"></a>00258 <span class="comment"> * These registers indicate when an SMT has experienced an ECC error. Writing</span>
<a name="l00259"></a>00259 <span class="comment"> * one to a bit will clear that error.</span>
<a name="l00260"></a>00260 <span class="comment"> */</span>
<a name="l00261"></a><a class="code" href="unioncvmx__xsx__smtx__err.html">00261</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err.html" title="cvmx_xsx_smt::_err">cvmx_xsx_smtx_err</a> {
<a name="l00262"></a><a class="code" href="unioncvmx__xsx__smtx__err.html#a115598e02e3ceefd2b139316b53b73ab">00262</a>     uint64_t <a class="code" href="unioncvmx__xsx__smtx__err.html#a115598e02e3ceefd2b139316b53b73ab">u64</a>;
<a name="l00263"></a><a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html">00263</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html">cvmx_xsx_smtx_err_s</a> {
<a name="l00264"></a>00264 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#aa0d4467f4e25e3b8bc885c65d6384f38">reserved_2_63</a>                : 62;
<a name="l00266"></a>00266     uint64_t <a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#a44ed074946f6eae3e1d784357a76a75e">dbe</a>                          : 1;  <span class="comment">/**&lt; Uncorrectable double bit errors. */</span>
<a name="l00267"></a>00267     uint64_t <a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#a7da8912ae93198184196d7ffc0792093">sbe</a>                          : 1;  <span class="comment">/**&lt; Correctable single bit errors. */</span>
<a name="l00268"></a>00268 <span class="preprocessor">#else</span>
<a name="l00269"></a><a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#a7da8912ae93198184196d7ffc0792093">00269</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#a7da8912ae93198184196d7ffc0792093">sbe</a>                          : 1;
<a name="l00270"></a><a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#a44ed074946f6eae3e1d784357a76a75e">00270</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#a44ed074946f6eae3e1d784357a76a75e">dbe</a>                          : 1;
<a name="l00271"></a><a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#aa0d4467f4e25e3b8bc885c65d6384f38">00271</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html#aa0d4467f4e25e3b8bc885c65d6384f38">reserved_2_63</a>                : 62;
<a name="l00272"></a>00272 <span class="preprocessor">#endif</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__smtx__err.html#a42efd7205df6f009c1dec207769c8440">s</a>;
<a name="l00274"></a><a class="code" href="unioncvmx__xsx__smtx__err.html#abe32557a0290de99b6ba7886cefd461c">00274</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err_1_1cvmx__xsx__smtx__err__s.html">cvmx_xsx_smtx_err_s</a>            <a class="code" href="unioncvmx__xsx__smtx__err.html#abe32557a0290de99b6ba7886cefd461c">cnf75xx</a>;
<a name="l00275"></a>00275 };
<a name="l00276"></a><a class="code" href="cvmx-xsx-defs_8h.html#a6e4163870bbfc6462dafeb9114630e09">00276</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err.html" title="cvmx_xsx_smt::_err">cvmx_xsx_smtx_err</a> <a class="code" href="unioncvmx__xsx__smtx__err.html" title="cvmx_xsx_smt::_err">cvmx_xsx_smtx_err_t</a>;
<a name="l00277"></a>00277 <span class="comment"></span>
<a name="l00278"></a>00278 <span class="comment">/**</span>
<a name="l00279"></a>00279 <span class="comment"> * cvmx_xsx_smt#_err_bist_status</span>
<a name="l00280"></a>00280 <span class="comment"> *</span>
<a name="l00281"></a>00281 <span class="comment"> * This register provides access to the SMT BIST results.</span>
<a name="l00282"></a>00282 <span class="comment"> *</span>
<a name="l00283"></a>00283 <span class="comment"> */</span>
<a name="l00284"></a><a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html">00284</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html" title="cvmx_xsx_smt::_err_bist_status">cvmx_xsx_smtx_err_bist_status</a> {
<a name="l00285"></a><a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html#a2039421fb69eecccd8f53163995a08a0">00285</a>     uint64_t <a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html#a2039421fb69eecccd8f53163995a08a0">u64</a>;
<a name="l00286"></a><a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html">00286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html">cvmx_xsx_smtx_err_bist_status_s</a> {
<a name="l00287"></a>00287 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html#a222ee1a7d292d7889fcaeafca1e48ec7">reserved_1_63</a>                : 63;
<a name="l00289"></a>00289     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html#a557c5482975709ff0c4f0937563f4fa2">ram</a>                          : 1;  <span class="comment">/**&lt; BIST status (0 = pass and 1 = fail). */</span>
<a name="l00290"></a>00290 <span class="preprocessor">#else</span>
<a name="l00291"></a><a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html#a557c5482975709ff0c4f0937563f4fa2">00291</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html#a557c5482975709ff0c4f0937563f4fa2">ram</a>                          : 1;
<a name="l00292"></a><a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html#a222ee1a7d292d7889fcaeafca1e48ec7">00292</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html#a222ee1a7d292d7889fcaeafca1e48ec7">reserved_1_63</a>                : 63;
<a name="l00293"></a>00293 <span class="preprocessor">#endif</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html#a691213d5e90c3b77868047549e3d3dd9">s</a>;
<a name="l00295"></a><a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html#a3dc49b7fad4d9831a617e5bb168f3849">00295</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err__bist__status_1_1cvmx__xsx__smtx__err__bist__status__s.html">cvmx_xsx_smtx_err_bist_status_s</a> <a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html#a3dc49b7fad4d9831a617e5bb168f3849">cnf75xx</a>;
<a name="l00296"></a>00296 };
<a name="l00297"></a><a class="code" href="cvmx-xsx-defs_8h.html#a42849002132c355db63f189ebf1925f9">00297</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html" title="cvmx_xsx_smt::_err_bist_status">cvmx_xsx_smtx_err_bist_status</a> <a class="code" href="unioncvmx__xsx__smtx__err__bist__status.html" title="cvmx_xsx_smt::_err_bist_status">cvmx_xsx_smtx_err_bist_status_t</a>;
<a name="l00298"></a>00298 <span class="comment"></span>
<a name="l00299"></a>00299 <span class="comment">/**</span>
<a name="l00300"></a>00300 <span class="comment"> * cvmx_xsx_smt#_err_ecc_disable</span>
<a name="l00301"></a>00301 <span class="comment"> */</span>
<a name="l00302"></a><a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html">00302</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html" title="cvmx_xsx_smt::_err_ecc_disable">cvmx_xsx_smtx_err_ecc_disable</a> {
<a name="l00303"></a><a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html#a6519453e3b42c4973df6aa9130b3bae1">00303</a>     uint64_t <a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html#a6519453e3b42c4973df6aa9130b3bae1">u64</a>;
<a name="l00304"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html">00304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html">cvmx_xsx_smtx_err_ecc_disable_s</a> {
<a name="l00305"></a>00305 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html#aa5794ccd9ae2a0c60cad5eb264c12e4e">reserved_1_63</a>                : 63;
<a name="l00307"></a>00307     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html#ae94d200a2babd48d843aeb214f8e3639">ram</a>                          : 1;  <span class="comment">/**&lt; When set, this bit disables ECC correction and checking of the SMT RAM. */</span>
<a name="l00308"></a>00308 <span class="preprocessor">#else</span>
<a name="l00309"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html#ae94d200a2babd48d843aeb214f8e3639">00309</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html#ae94d200a2babd48d843aeb214f8e3639">ram</a>                          : 1;
<a name="l00310"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html#aa5794ccd9ae2a0c60cad5eb264c12e4e">00310</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html#aa5794ccd9ae2a0c60cad5eb264c12e4e">reserved_1_63</a>                : 63;
<a name="l00311"></a>00311 <span class="preprocessor">#endif</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html#a61087200d1b7093b490d80555b39d7bb">s</a>;
<a name="l00313"></a><a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html#ae87510e7fc58d5a8b02e7daba1e714e9">00313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err__ecc__disable_1_1cvmx__xsx__smtx__err__ecc__disable__s.html">cvmx_xsx_smtx_err_ecc_disable_s</a> <a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html#ae87510e7fc58d5a8b02e7daba1e714e9">cnf75xx</a>;
<a name="l00314"></a>00314 };
<a name="l00315"></a><a class="code" href="cvmx-xsx-defs_8h.html#aadaa9802a5f92705cb1272e4c55e1bc9">00315</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html" title="cvmx_xsx_smt::_err_ecc_disable">cvmx_xsx_smtx_err_ecc_disable</a> <a class="code" href="unioncvmx__xsx__smtx__err__ecc__disable.html" title="cvmx_xsx_smt::_err_ecc_disable">cvmx_xsx_smtx_err_ecc_disable_t</a>;
<a name="l00316"></a>00316 <span class="comment"></span>
<a name="l00317"></a>00317 <span class="comment">/**</span>
<a name="l00318"></a>00318 <span class="comment"> * cvmx_xsx_smt#_err_ecc_flip</span>
<a name="l00319"></a>00319 <span class="comment"> */</span>
<a name="l00320"></a><a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html">00320</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html" title="cvmx_xsx_smt::_err_ecc_flip">cvmx_xsx_smtx_err_ecc_flip</a> {
<a name="l00321"></a><a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html#aabec66fc0cb47e4c0e3897bff02e78fc">00321</a>     uint64_t <a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html#aabec66fc0cb47e4c0e3897bff02e78fc">u64</a>;
<a name="l00322"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html">00322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html">cvmx_xsx_smtx_err_ecc_flip_s</a> {
<a name="l00323"></a>00323 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#a65e7c46897a9542727c08ba30386d775">reserved_34_63</a>               : 30;
<a name="l00325"></a>00325     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#a2316a6717ddeeb72e1c2365021a076ad">ramx</a>                         : 2;  <span class="comment">/**&lt; This bit flips the second bit of syndrome of the write port paths to the</span>
<a name="l00326"></a>00326 <span class="comment">                                                         respective SMT. Bit 1 controls write port 1, and bit 0 controls write</span>
<a name="l00327"></a>00327 <span class="comment">                                                         port 0. */</span>
<a name="l00328"></a>00328     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#ae600378e0ed1ce3c3e313e12413e2020">reserved_2_31</a>                : 30;
<a name="l00329"></a>00329     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#ae1e822e88822e15ee901d1493c075b84">ram</a>                          : 2;  <span class="comment">/**&lt; This bit flips the first bit of syndrome of the write port paths to</span>
<a name="l00330"></a>00330 <span class="comment">                                                         the respective SMT. Bit 1 controls write port 1, and bit 0 controls</span>
<a name="l00331"></a>00331 <span class="comment">                                                         write port 0. */</span>
<a name="l00332"></a>00332 <span class="preprocessor">#else</span>
<a name="l00333"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#ae1e822e88822e15ee901d1493c075b84">00333</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#ae1e822e88822e15ee901d1493c075b84">ram</a>                          : 2;
<a name="l00334"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#ae600378e0ed1ce3c3e313e12413e2020">00334</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#ae600378e0ed1ce3c3e313e12413e2020">reserved_2_31</a>                : 30;
<a name="l00335"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#a2316a6717ddeeb72e1c2365021a076ad">00335</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#a2316a6717ddeeb72e1c2365021a076ad">ramx</a>                         : 2;
<a name="l00336"></a><a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#a65e7c46897a9542727c08ba30386d775">00336</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html#a65e7c46897a9542727c08ba30386d775">reserved_34_63</a>               : 30;
<a name="l00337"></a>00337 <span class="preprocessor">#endif</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html#a1861bca66575157b51c1b0de4e60dca1">s</a>;
<a name="l00339"></a><a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html#ae720c7fa303d85df6645c1747ebc9f48">00339</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__err__ecc__flip_1_1cvmx__xsx__smtx__err__ecc__flip__s.html">cvmx_xsx_smtx_err_ecc_flip_s</a>   <a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html#ae720c7fa303d85df6645c1747ebc9f48">cnf75xx</a>;
<a name="l00340"></a>00340 };
<a name="l00341"></a><a class="code" href="cvmx-xsx-defs_8h.html#a711ddf177ec6ef094b12e3cd92b31c99">00341</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html" title="cvmx_xsx_smt::_err_ecc_flip">cvmx_xsx_smtx_err_ecc_flip</a> <a class="code" href="unioncvmx__xsx__smtx__err__ecc__flip.html" title="cvmx_xsx_smt::_err_ecc_flip">cvmx_xsx_smtx_err_ecc_flip_t</a>;
<a name="l00342"></a>00342 <span class="comment"></span>
<a name="l00343"></a>00343 <span class="comment">/**</span>
<a name="l00344"></a>00344 <span class="comment"> * cvmx_xsx_smt#_p#_src#_rdwt</span>
<a name="l00345"></a>00345 <span class="comment"> *</span>
<a name="l00346"></a>00346 <span class="comment"> * These registers specify the arbitration weights used when accepting read</span>
<a name="l00347"></a>00347 <span class="comment"> * requests. Each input source is assigned an arbitration weight, and</span>
<a name="l00348"></a>00348 <span class="comment"> * weights are programmed separately for each of the eight memory tiles</span>
<a name="l00349"></a>00349 <span class="comment"> * (SMT(0..7)).</span>
<a name="l00350"></a>00350 <span class="comment"> *</span>
<a name="l00351"></a>00351 <span class="comment"> * The MHABs are connected via port 0 (P(0)). Sources 0-5 represent the 6</span>
<a name="l00352"></a>00352 <span class="comment"> * GHABs, and source 6 is PNB0.</span>
<a name="l00353"></a>00353 <span class="comment"> *</span>
<a name="l00354"></a>00354 <span class="comment"> * The MDABs are connected via port 1 (P(1)). Sources 0-5 are the 6 GDABs,</span>
<a name="l00355"></a>00355 <span class="comment"> * and source 6 is PNB1.</span>
<a name="l00356"></a>00356 <span class="comment"> */</span>
<a name="l00357"></a><a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html">00357</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html" title="cvmx_xsx_smt::_p::_src::_rdwt">cvmx_xsx_smtx_px_srcx_rdwt</a> {
<a name="l00358"></a><a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html#ac94c77c2615515929f0306d4a6c840f2">00358</a>     uint64_t <a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html#ac94c77c2615515929f0306d4a6c840f2">u64</a>;
<a name="l00359"></a><a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html">00359</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html">cvmx_xsx_smtx_px_srcx_rdwt_s</a> {
<a name="l00360"></a>00360 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html#a54192d2582f3fa8122d53167e12bd3fa">reserved_6_63</a>                : 58;
<a name="l00362"></a>00362     uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html#a2153bbca15558463af10a960e9757fbd">wgt</a>                          : 6;  <span class="comment">/**&lt; Weighted round-robin arbitration weight. */</span>
<a name="l00363"></a>00363 <span class="preprocessor">#else</span>
<a name="l00364"></a><a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html#a2153bbca15558463af10a960e9757fbd">00364</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html#a2153bbca15558463af10a960e9757fbd">wgt</a>                          : 6;
<a name="l00365"></a><a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html#a54192d2582f3fa8122d53167e12bd3fa">00365</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html#a54192d2582f3fa8122d53167e12bd3fa">reserved_6_63</a>                : 58;
<a name="l00366"></a>00366 <span class="preprocessor">#endif</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html#a609a2b0793892456a56cbda08ce282a2">s</a>;
<a name="l00368"></a><a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html#ac38162bf2bae1c5bd3cfdf4bd2514134">00368</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__px__srcx__rdwt_1_1cvmx__xsx__smtx__px__srcx__rdwt__s.html">cvmx_xsx_smtx_px_srcx_rdwt_s</a>   <a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html#ac38162bf2bae1c5bd3cfdf4bd2514134">cnf75xx</a>;
<a name="l00369"></a>00369 };
<a name="l00370"></a><a class="code" href="cvmx-xsx-defs_8h.html#aa44961f02d35523621f5d3500bf0d2c5">00370</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html" title="cvmx_xsx_smt::_p::_src::_rdwt">cvmx_xsx_smtx_px_srcx_rdwt</a> <a class="code" href="unioncvmx__xsx__smtx__px__srcx__rdwt.html" title="cvmx_xsx_smt::_p::_src::_rdwt">cvmx_xsx_smtx_px_srcx_rdwt_t</a>;
<a name="l00371"></a>00371 <span class="comment"></span>
<a name="l00372"></a>00372 <span class="comment">/**</span>
<a name="l00373"></a>00373 <span class="comment"> * cvmx_xsx_smt#_p#_src#_wrwt</span>
<a name="l00374"></a>00374 <span class="comment"> *</span>
<a name="l00375"></a>00375 <span class="comment"> * These registers specify the arbitration weights used when accepting write</span>
<a name="l00376"></a>00376 <span class="comment"> * requests. Each input source is assigned an arbitration weight, and</span>
<a name="l00377"></a>00377 <span class="comment"> * weights are programmed separately for each of the eight memory tiles</span>
<a name="l00378"></a>00378 <span class="comment"> * (SMT(0..7)).</span>
<a name="l00379"></a>00379 <span class="comment"> *</span>
<a name="l00380"></a>00380 <span class="comment"> * The MHABs are connected via port 0 (P(0)). Sources 0-5 represent the 6</span>
<a name="l00381"></a>00381 <span class="comment"> * GHABs, and source 6 is PNB0.</span>
<a name="l00382"></a>00382 <span class="comment"> *</span>
<a name="l00383"></a>00383 <span class="comment"> * The MDABs are connected via port 1 (P(1)). Sources 0-5 are the 6 GDABs,</span>
<a name="l00384"></a>00384 <span class="comment"> * and source 6 is PNB1.</span>
<a name="l00385"></a>00385 <span class="comment"> */</span>
<a name="l00386"></a><a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html">00386</a> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html" title="cvmx_xsx_smt::_p::_src::_wrwt">cvmx_xsx_smtx_px_srcx_wrwt</a> {
<a name="l00387"></a><a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html#a4e89879f734eb16a6e3fad9c1c2ee969">00387</a>     uint64_t <a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html#a4e89879f734eb16a6e3fad9c1c2ee969">u64</a>;
<a name="l00388"></a><a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html">00388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html">cvmx_xsx_smtx_px_srcx_wrwt_s</a> {
<a name="l00389"></a>00389 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html#a360966625f2a3a4a68982afdc6c190ec">reserved_6_63</a>                : 58;
<a name="l00391"></a>00391     uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html#a880cbe185adc49cb430d66c26e808598">wgt</a>                          : 6;  <span class="comment">/**&lt; Weighted round-robin arbitration weight. */</span>
<a name="l00392"></a>00392 <span class="preprocessor">#else</span>
<a name="l00393"></a><a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html#a880cbe185adc49cb430d66c26e808598">00393</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html#a880cbe185adc49cb430d66c26e808598">wgt</a>                          : 6;
<a name="l00394"></a><a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html#a360966625f2a3a4a68982afdc6c190ec">00394</a>     uint64_t <a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html#a360966625f2a3a4a68982afdc6c190ec">reserved_6_63</a>                : 58;
<a name="l00395"></a>00395 <span class="preprocessor">#endif</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html#a32f61f31c3fdc8634bc9c68320c13856">s</a>;
<a name="l00397"></a><a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html#a982429a600532f0be9ff69831faa550c">00397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__xsx__smtx__px__srcx__wrwt_1_1cvmx__xsx__smtx__px__srcx__wrwt__s.html">cvmx_xsx_smtx_px_srcx_wrwt_s</a>   <a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html#a982429a600532f0be9ff69831faa550c">cnf75xx</a>;
<a name="l00398"></a>00398 };
<a name="l00399"></a><a class="code" href="cvmx-xsx-defs_8h.html#a242374437940fe24d3f33672d2d60448">00399</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html" title="cvmx_xsx_smt::_p::_src::_wrwt">cvmx_xsx_smtx_px_srcx_wrwt</a> <a class="code" href="unioncvmx__xsx__smtx__px__srcx__wrwt.html" title="cvmx_xsx_smt::_p::_src::_wrwt">cvmx_xsx_smtx_px_srcx_wrwt_t</a>;
<a name="l00400"></a>00400 
<a name="l00401"></a>00401 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
