ISim log file
Running: F:\vlsi_study\Adder\Adder\full_adder_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb F:/vlsi_study/Adder/Adder/full_adder_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Input a=0, b=0, c=0, Output sum =0, carry=0
Input a=0, b=0, c=1, Output sum =1, carry=0
Input a=0, b=1, c=0, Output sum =1, carry=0
Input a=0, b=1, c=1, Output sum =0, carry=1
Input a=1, b=0, c=0, Output sum =1, carry=0
Input a=1, b=0, c=1, Output sum =0, carry=1
Input a=1, b=1, c=0, Output sum =0, carry=1
Input a=1, b=1, c=1, Output sum =1, carry=1
Stopped at time : 100 ns : File "C:/Users/Dell/Downloads/3436-verilog_labs_f/Verilog_labs/lab1/tb/full_adder_tb.v" Line 48
