Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: idea_single.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "idea_single.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "idea_single"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : idea_single
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/mulop.vhd" in Library work.
Architecture behavioral of Entity mulop is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/addop.vhd" in Library work.
Architecture behavioral of Entity addop is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/xorop.vhd" in Library work.
Architecture behavioral of Entity xorop is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/mux21.vhd" in Library work.
Architecture behavioral of Entity mux21 is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/reg16.vhd" in Library work.
Architecture behavioral of Entity reg16 is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/key_generator.vhd" in Library work.
Architecture behavioral of Entity key_generator is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/round.vhd" in Library work.
Architecture behavioral of Entity round is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/trafo.vhd" in Library work.
Architecture behavioral of Entity trafo is up to date.
Compiling vhdl file "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/idea_single.vhd" in Library work.
Architecture structural of Entity idea_single is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <idea_single> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux21> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg16> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <key_generator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <round> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <trafo> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mulop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <xorop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <addop> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <idea_single> in library <work> (Architecture <structural>).
Entity <idea_single> analyzed. Unit <idea_single> generated.

Analyzing Entity <mux21> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/mux21.vhd" line 50: Mux is complete : default of case is discarded
Entity <mux21> analyzed. Unit <mux21> generated.

Analyzing Entity <reg16> in library <work> (Architecture <behavioral>).
Entity <reg16> analyzed. Unit <reg16> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <key_generator> in library <work> (Architecture <behavioral>).
Entity <key_generator> analyzed. Unit <key_generator> generated.

Analyzing Entity <round> in library <work> (Architecture <behavioral>).
Entity <round> analyzed. Unit <round> generated.

Analyzing Entity <mulop> in library <work> (Architecture <behavioral>).
Entity <mulop> analyzed. Unit <mulop> generated.

Analyzing Entity <xorop> in library <work> (Architecture <behavioral>).
Entity <xorop> analyzed. Unit <xorop> generated.

Analyzing Entity <addop> in library <work> (Architecture <behavioral>).
Entity <addop> analyzed. Unit <addop> generated.

Analyzing Entity <trafo> in library <work> (Architecture <behavioral>).
Entity <trafo> analyzed. Unit <trafo> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux21>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/mux21.vhd".
Unit <mux21> synthesized.


Synthesizing Unit <reg16>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/reg16.vhd".
    Found 16-bit register for signal <data_out>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.


Synthesizing Unit <control>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/control.vhd".
WARNING:Xst:1780 - Signal <init> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NextState> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <x>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 11                                             |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <ROUND>.
    Found 1-bit register for signal <EN>.
    Found 1-bit register for signal <S>.
    Found 1-bit register for signal <READY>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   7 D-type flip-flop(s).
Unit <control> synthesized.


Synthesizing Unit <key_generator>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/key_generator.vhd".
Unit <key_generator> synthesized.


Synthesizing Unit <mulop>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/mulop.vhd".
    Found 16-bit addsub for signal <O_1>.
    Found 17x17-bit multiplier for signal <mult_result$mult0000> created at line 58.
    Found 16-bit subtractor for signal <O_1$addsub0000> created at line 69.
    Found 17-bit comparator greatequal for signal <O_1$cmp_ge0000> created at line 63.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   1 Comparator(s).
Unit <mulop> synthesized.


Synthesizing Unit <xorop>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/xorop.vhd".
    Found 16-bit xor2 for signal <O_1>.
Unit <xorop> synthesized.


Synthesizing Unit <addop>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/addop.vhd".
    Found 16-bit adder for signal <O_1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <addop> synthesized.


Synthesizing Unit <round>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/round.vhd".
Unit <round> synthesized.


Synthesizing Unit <trafo>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/trafo.vhd".
Unit <trafo> synthesized.


Synthesizing Unit <idea_single>.
    Related source file is "/home/haitham/VHDL_LAB/submission_template/submit/rcs1/idea_single.vhd".
Unit <idea_single> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 6
 17x17-bit multiplier                                  : 6
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 6
 16-bit addsub                                         : 6
 16-bit subtractor                                     : 6
# Registers                                            : 8
 1-bit register                                        : 3
 16-bit register                                       : 4
 4-bit register                                        : 1
# Comparators                                          : 6
 17-bit comparator greatequal                          : 6
# Xors                                                 : 6
 16-bit xor2                                           : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ctrl/x/FSM> on signal <x[1:10]> with one-hot encoding.
----------------------------
 State        | Encoding
----------------------------
 idle         | 0000000001
 round1       | 0000000100
 round2       | 0000000010
 round3       | 0000001000
 round4       | 0000010000
 round5       | 0000100000
 round6       | 0001000000
 round7       | 0010000000
 round8       | 0100000000
 output_trans | 1000000000
----------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 6
 17x17-bit multiplier                                  : 6
# Adders/Subtractors                                   : 18
 16-bit adder                                          : 6
 16-bit addsub                                         : 6
 16-bit subtractor                                     : 6
# Registers                                            : 71
 Flip-Flops                                            : 71
# Comparators                                          : 6
 17-bit comparator greatequal                          : 6
# Xors                                                 : 6
 16-bit xor2                                           : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <idea_single> ...

Optimizing unit <key_generator> ...

Optimizing unit <reg16> ...

Optimizing unit <control> ...

Optimizing unit <mulop> ...

Optimizing unit <round> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block idea_single, actual ratio is 18.
FlipFlop ctrl/ROUND_0 has been replicated 3 time(s)
FlipFlop ctrl/ROUND_1 has been replicated 3 time(s)
FlipFlop ctrl/ROUND_2 has been replicated 3 time(s)
FlipFlop ctrl/ROUND_3 has been replicated 1 time(s)
FlipFlop ctrl/S has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : idea_single.ngr
Top Level Output File Name         : idea_single
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 259

Cell Usage :
# BELS                             : 2147
#      GND                         : 1
#      INV                         : 23
#      LUT2                        : 323
#      LUT2_L                      : 2
#      LUT3                        : 286
#      LUT3_D                      : 6
#      LUT3_L                      : 65
#      LUT4                        : 608
#      LUT4_L                      : 42
#      MUXCY                       : 372
#      MUXF5                       : 130
#      VCC                         : 1
#      XORCY                       : 288
# FlipFlops/Latches                : 92
#      FD                          : 11
#      FDE                         : 64
#      FDR                         : 4
#      FDS                         : 12
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 258
#      IBUF                        : 193
#      OBUF                        : 65
# MULTs                            : 6
#      MULT18X18SIO                : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      710  out of   4656    15%  
 Number of Slice Flip Flops:             92  out of   9312     0%  
 Number of 4 input LUTs:               1355  out of   9312    14%  
 Number of IOs:                         259
 Number of bonded IOBs:                 259  out of    232   111% (*) 
 Number of MULT18X18SIOs:                 6  out of     20    30%  
 Number of GCLKs:                         1  out of     24     4%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 57.221ns (Maximum Frequency: 17.476MHz)
   Minimum input arrival time before clock: 57.658ns
   Maximum output required time after clock: 24.070ns
   Maximum combinational path delay: 24.142ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 57.221ns (frequency: 17.476MHz)
  Total number of paths / destination ports: 164443356334283168 / 169
-------------------------------------------------------------------------
Delay:               57.221ns (Levels of Logic = 108)
  Source:            ctrl/ROUND_3_1 (FF)
  Destination:       reg4/data_out_15 (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: ctrl/ROUND_3_1 to reg4/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              32   0.591   1.297  ctrl/ROUND_3_1 (ctrl/ROUND_3_1)
     LUT4_L:I2->LO         1   0.704   0.135  keygen/key1<15>6_SW0 (N54)
     LUT3:I2->O            1   0.704   0.424  keygen/key1<15>6 (keygen/key1<15>6)
     LUT4:I3->O            3   0.704   0.706  keygen/key1<15>83 (generated_key1<15>)
     LUT4:I0->O            1   0.704   0.595  output_trans/multplier_1/b_temp_cmp_eq000049 (output_trans/multplier_1/b_temp_cmp_eq000049)
     LUT4:I0->O            2   0.704   0.447  output_trans/multplier_1/b_temp_cmp_eq000076 (output_trans/multplier_1/b_temp_cmp_eq0000)
     MULT18X18SIO:B16->P16    3   4.860   0.610  round_1/multplier_1/Mmult_mult_result_mult0000 (round_1/multplier_1/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<16> (round_1/multplier_1/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  round_1/multplier_1/O_1_mux0000<0>1 (round_1/multplier_1/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  round_1/multplier_1/Maddsub_O_1_cy<0> (round_1/multplier_1/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<1> (round_1/multplier_1/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<2> (round_1/multplier_1/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<3> (round_1/multplier_1/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<4> (round_1/multplier_1/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<5> (round_1/multplier_1/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<6> (round_1/multplier_1/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<7> (round_1/multplier_1/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<8> (round_1/multplier_1/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<9> (round_1/multplier_1/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<10> (round_1/multplier_1/Maddsub_O_1_cy<10>)
     XORCY:CI->O           2   0.804   0.526  round_1/multplier_1/Maddsub_O_1_xor<11> (round_1/mul1_out<11>)
     LUT2:I1->O            2   0.704   0.526  round_1/xor_3/Mxor_O_1_Result<11>1 (round_1/xor3_out<11>)
     LUT4:I1->O            1   0.704   0.424  round_1/multplier_2/a_temp_cmp_eq000022_SW1 (N23)
     LUT4:I3->O            1   0.704   0.420  round_1/multplier_2/a_temp_cmp_eq000086 (round_1/multplier_2/a_temp_cmp_eq0000)
     MULT18X18SIO:A16->P16    3   4.860   0.610  round_1/multplier_2/Mmult_mult_result_mult0000 (round_1/multplier_2/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<16> (round_1/multplier_2/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  round_1/multplier_2/O_1_mux0000<0>1 (round_1/multplier_2/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  round_1/multplier_2/Maddsub_O_1_cy<0> (round_1/multplier_2/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Maddsub_O_1_cy<1> (round_1/multplier_2/Maddsub_O_1_cy<1>)
     XORCY:CI->O           2   0.804   0.482  round_1/multplier_2/Maddsub_O_1_xor<2> (round_1/mul2_out<2>)
     LUT3:I2->O            1   0.704   0.000  round_1/adder_3/Madd_O_1_lut<2> (round_1/adder_3/Madd_O_1_lut<2>)
     MUXCY:S->O            1   0.464   0.000  round_1/adder_3/Madd_O_1_cy<2> (round_1/adder_3/Madd_O_1_cy<2>)
     XORCY:CI->O           2   0.804   0.622  round_1/adder_3/Madd_O_1_xor<3> (round_1/adder3_out<3>)
     LUT2_L:I0->LO         1   0.704   0.104  round_1/multplier_3/a_temp_cmp_eq000032 (round_1/multplier_3/a_temp_cmp_eq000032)
     LUT4:I3->O            1   0.704   0.424  round_1/multplier_3/a_temp_cmp_eq000046 (round_1/multplier_3/a_temp_cmp_eq000046)
     LUT4:I3->O            1   0.704   0.420  round_1/multplier_3/a_temp_cmp_eq000088 (round_1/multplier_3/a_temp_cmp_eq0000)
     MULT18X18SIO:A16->P16    3   4.860   0.610  round_1/multplier_3/Mmult_mult_result_mult0000 (round_1/multplier_3/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_lut<0> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<0> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<1> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<2> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<3> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<4> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<5> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<6> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<7> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<8> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<9> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<10> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<11> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<12> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<13> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<14> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<15> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<16> (round_1/multplier_3/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  round_1/multplier_3/O_1_mux0000<0>1 (round_1/multplier_3/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  round_1/multplier_3/Maddsub_O_1_cy<0> (round_1/multplier_3/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<1> (round_1/multplier_3/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<2> (round_1/multplier_3/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<3> (round_1/multplier_3/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<4> (round_1/multplier_3/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<5> (round_1/multplier_3/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<6> (round_1/multplier_3/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<7> (round_1/multplier_3/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<8> (round_1/multplier_3/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<9> (round_1/multplier_3/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<10> (round_1/multplier_3/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<11> (round_1/multplier_3/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<12> (round_1/multplier_3/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<13> (round_1/multplier_3/Maddsub_O_1_cy<13>)
     XORCY:CI->O           3   0.804   0.610  round_1/multplier_3/Maddsub_O_1_xor<14> (round_1/mul3_out<14>)
     LUT2:I1->O            1   0.704   0.000  round_1/adder_2/Madd_O_1_lut<14> (round_1/adder_2/Madd_O_1_lut<14>)
     MUXCY:S->O            0   0.464   0.000  round_1/adder_2/Madd_O_1_cy<14> (round_1/adder_2/Madd_O_1_cy<14>)
     XORCY:CI->O           2   0.804   0.526  round_1/adder_2/Madd_O_1_xor<15> (round_1/adder2_out<15>)
     LUT2:I1->O            1   0.704   0.000  round_1/xor_6/Mxor_O_1_Result<15>1 (rnd1_out4<15>)
     FDE:D                     0.308          reg4/data_out_15
    ----------------------------------------
    Total                     57.221ns (42.811ns logic, 14.410ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 96726624193870912 / 66
-------------------------------------------------------------------------
Offset:              57.658ns (Levels of Logic = 109)
  Source:            KEY<86> (PAD)
  Destination:       reg4/data_out_15 (FF)
  Destination Clock: CLOCK rising

  Data Path: KEY<86> to reg4/data_out_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.218   0.883  KEY_86_IBUF (KEY_86_IBUF)
     LUT4:I0->O            1   0.704   0.499  keygen/key1<3>41 (keygen/key1<3>41)
     LUT3:I1->O            1   0.704   0.424  keygen/key1<3>49 (keygen/key1<3>49)
     LUT4:I3->O            3   0.704   0.706  keygen/key1<3>83 (generated_key1<3>)
     LUT4:I0->O            1   0.704   0.455  output_trans/multplier_1/b_temp_cmp_eq000025 (output_trans/multplier_1/b_temp_cmp_eq000025)
     LUT4:I2->O            2   0.704   0.447  output_trans/multplier_1/b_temp_cmp_eq000076 (output_trans/multplier_1/b_temp_cmp_eq0000)
     MULT18X18SIO:B16->P16    3   4.860   0.610  round_1/multplier_1/Mmult_mult_result_mult0000 (round_1/multplier_1/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15> (round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  round_1/multplier_1/Mcompar_O_1_cmp_ge0000_cy<16> (round_1/multplier_1/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  round_1/multplier_1/O_1_mux0000<0>1 (round_1/multplier_1/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  round_1/multplier_1/Maddsub_O_1_cy<0> (round_1/multplier_1/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<1> (round_1/multplier_1/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<2> (round_1/multplier_1/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<3> (round_1/multplier_1/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<4> (round_1/multplier_1/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<5> (round_1/multplier_1/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<6> (round_1/multplier_1/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<7> (round_1/multplier_1/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<8> (round_1/multplier_1/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<9> (round_1/multplier_1/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_1/Maddsub_O_1_cy<10> (round_1/multplier_1/Maddsub_O_1_cy<10>)
     XORCY:CI->O           2   0.804   0.526  round_1/multplier_1/Maddsub_O_1_xor<11> (round_1/mul1_out<11>)
     LUT2:I1->O            2   0.704   0.526  round_1/xor_3/Mxor_O_1_Result<11>1 (round_1/xor3_out<11>)
     LUT4:I1->O            1   0.704   0.424  round_1/multplier_2/a_temp_cmp_eq000022_SW1 (N23)
     LUT4:I3->O            1   0.704   0.420  round_1/multplier_2/a_temp_cmp_eq000086 (round_1/multplier_2/a_temp_cmp_eq0000)
     MULT18X18SIO:A16->P16    3   4.860   0.610  round_1/multplier_2/Mmult_mult_result_mult0000 (round_1/multplier_2/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15> (round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  round_1/multplier_2/Mcompar_O_1_cmp_ge0000_cy<16> (round_1/multplier_2/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  round_1/multplier_2/O_1_mux0000<0>1 (round_1/multplier_2/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  round_1/multplier_2/Maddsub_O_1_cy<0> (round_1/multplier_2/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_2/Maddsub_O_1_cy<1> (round_1/multplier_2/Maddsub_O_1_cy<1>)
     XORCY:CI->O           2   0.804   0.482  round_1/multplier_2/Maddsub_O_1_xor<2> (round_1/mul2_out<2>)
     LUT3:I2->O            1   0.704   0.000  round_1/adder_3/Madd_O_1_lut<2> (round_1/adder_3/Madd_O_1_lut<2>)
     MUXCY:S->O            1   0.464   0.000  round_1/adder_3/Madd_O_1_cy<2> (round_1/adder_3/Madd_O_1_cy<2>)
     XORCY:CI->O           2   0.804   0.622  round_1/adder_3/Madd_O_1_xor<3> (round_1/adder3_out<3>)
     LUT2_L:I0->LO         1   0.704   0.104  round_1/multplier_3/a_temp_cmp_eq000032 (round_1/multplier_3/a_temp_cmp_eq000032)
     LUT4:I3->O            1   0.704   0.424  round_1/multplier_3/a_temp_cmp_eq000046 (round_1/multplier_3/a_temp_cmp_eq000046)
     LUT4:I3->O            1   0.704   0.420  round_1/multplier_3/a_temp_cmp_eq000088 (round_1/multplier_3/a_temp_cmp_eq0000)
     MULT18X18SIO:A16->P16    3   4.860   0.610  round_1/multplier_3/Mmult_mult_result_mult0000 (round_1/multplier_3/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_lut<0> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<0> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<1> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<2> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<3> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<4> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<5> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<6> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<7> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<8> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<9> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<10> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<11> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<12> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<13> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<14> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<15> (round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.297  round_1/multplier_3/Mcompar_O_1_cmp_ge0000_cy<16> (round_1/multplier_3/O_1_cmp_ge0000)
     LUT3:I2->O            0   0.704   0.000  round_1/multplier_3/O_1_mux0000<0>1 (round_1/multplier_3/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  round_1/multplier_3/Maddsub_O_1_cy<0> (round_1/multplier_3/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<1> (round_1/multplier_3/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<2> (round_1/multplier_3/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<3> (round_1/multplier_3/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<4> (round_1/multplier_3/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<5> (round_1/multplier_3/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<6> (round_1/multplier_3/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<7> (round_1/multplier_3/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<8> (round_1/multplier_3/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<9> (round_1/multplier_3/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<10> (round_1/multplier_3/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<11> (round_1/multplier_3/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<12> (round_1/multplier_3/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  round_1/multplier_3/Maddsub_O_1_cy<13> (round_1/multplier_3/Maddsub_O_1_cy<13>)
     XORCY:CI->O           3   0.804   0.610  round_1/multplier_3/Maddsub_O_1_xor<14> (round_1/mul3_out<14>)
     LUT2:I1->O            1   0.704   0.000  round_1/adder_2/Madd_O_1_lut<14> (round_1/adder_2/Madd_O_1_lut<14>)
     MUXCY:S->O            0   0.464   0.000  round_1/adder_2/Madd_O_1_cy<14> (round_1/adder_2/Madd_O_1_cy<14>)
     XORCY:CI->O           2   0.804   0.526  round_1/adder_2/Madd_O_1_xor<15> (round_1/adder2_out<15>)
     LUT2:I1->O            1   0.704   0.000  round_1/xor_6/Mxor_O_1_Result<15>1 (rnd1_out4<15>)
     FDE:D                     0.308          reg4/data_out_15
    ----------------------------------------
    Total                     57.658ns (43.438ns logic, 14.220ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 9222264 / 65
-------------------------------------------------------------------------
Offset:              24.070ns (Levels of Logic = 42)
  Source:            ctrl/ROUND_1 (FF)
  Destination:       Y_4<15> (PAD)
  Source Clock:      CLOCK rising

  Data Path: ctrl/ROUND_1 to Y_4<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q            214   0.591   1.399  ctrl/ROUND_1 (ctrl/ROUND_1)
     LUT3:I1->O            1   0.704   0.455  keygen/key4<11>42 (keygen/key3<2>14)
     LUT3:I2->O            1   0.704   0.595  keygen/key4<11>49 (keygen/key4<11>49)
     LUT4:I0->O            3   0.704   0.706  keygen/key4<11>83 (generated_key4<11>)
     LUT4:I0->O            1   0.704   0.424  output_trans/multplier_2/b_temp_cmp_eq000062 (output_trans/multplier_2/b_temp_cmp_eq000062)
     LUT4:I3->O            2   0.704   0.447  output_trans/multplier_2/b_temp_cmp_eq000076 (output_trans/multplier_2/b_temp_cmp_eq0000)
     MULT18X18SIO:B16->P16    3   4.860   0.610  output_trans/multplier_2/Mmult_mult_result_mult0000 (output_trans/multplier_2/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.437  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<16> (output_trans/multplier_2/O_1_cmp_ge0000)
     LUT3:I0->O            0   0.704   0.000  output_trans/multplier_2/O_1_mux0000<0>1 (output_trans/multplier_2/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  output_trans/multplier_2/Maddsub_O_1_cy<0> (output_trans/multplier_2/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<1> (output_trans/multplier_2/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<2> (output_trans/multplier_2/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<3> (output_trans/multplier_2/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<4> (output_trans/multplier_2/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<5> (output_trans/multplier_2/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<6> (output_trans/multplier_2/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<7> (output_trans/multplier_2/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<8> (output_trans/multplier_2/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<9> (output_trans/multplier_2/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<10> (output_trans/multplier_2/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<11> (output_trans/multplier_2/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<12> (output_trans/multplier_2/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<13> (output_trans/multplier_2/Maddsub_O_1_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<14> (output_trans/multplier_2/Maddsub_O_1_cy<14>)
     XORCY:CI->O           1   0.804   0.420  output_trans/multplier_2/Maddsub_O_1_xor<15> (Y_4_15_OBUF)
     OBUF:I->O                 3.272          Y_4_15_OBUF (Y_4<15>)
    ----------------------------------------
    Total                     24.070ns (17.577ns logic, 6.493ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5187312 / 64
-------------------------------------------------------------------------
Delay:               24.142ns (Levels of Logic = 43)
  Source:            KEY<121> (PAD)
  Destination:       Y_4<15> (PAD)

  Data Path: KEY<121> to Y_4<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.218   0.844  KEY_121_IBUF (KEY_121_IBUF)
     LUT3:I0->O            1   0.704   0.455  keygen/key4<11>42 (keygen/key3<2>14)
     LUT3:I2->O            1   0.704   0.595  keygen/key4<11>49 (keygen/key4<11>49)
     LUT4:I0->O            3   0.704   0.706  keygen/key4<11>83 (generated_key4<11>)
     LUT4:I0->O            1   0.704   0.424  output_trans/multplier_2/b_temp_cmp_eq000062 (output_trans/multplier_2/b_temp_cmp_eq000062)
     LUT4:I3->O            2   0.704   0.447  output_trans/multplier_2/b_temp_cmp_eq000076 (output_trans/multplier_2/b_temp_cmp_eq0000)
     MULT18X18SIO:B16->P16    3   4.860   0.610  output_trans/multplier_2/Mmult_mult_result_mult0000 (output_trans/multplier_2/mult_result_mult0000<16>)
     LUT2:I1->O            1   0.704   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15> (output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<15>)
     MUXCY:CI->O          32   0.059   1.437  output_trans/multplier_2/Mcompar_O_1_cmp_ge0000_cy<16> (output_trans/multplier_2/O_1_cmp_ge0000)
     LUT3:I0->O            0   0.704   0.000  output_trans/multplier_2/O_1_mux0000<0>1 (output_trans/multplier_2/O_1_mux0000<0>)
     MUXCY:DI->O           1   0.888   0.000  output_trans/multplier_2/Maddsub_O_1_cy<0> (output_trans/multplier_2/Maddsub_O_1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<1> (output_trans/multplier_2/Maddsub_O_1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<2> (output_trans/multplier_2/Maddsub_O_1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<3> (output_trans/multplier_2/Maddsub_O_1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<4> (output_trans/multplier_2/Maddsub_O_1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<5> (output_trans/multplier_2/Maddsub_O_1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<6> (output_trans/multplier_2/Maddsub_O_1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<7> (output_trans/multplier_2/Maddsub_O_1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<8> (output_trans/multplier_2/Maddsub_O_1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<9> (output_trans/multplier_2/Maddsub_O_1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<10> (output_trans/multplier_2/Maddsub_O_1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<11> (output_trans/multplier_2/Maddsub_O_1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<12> (output_trans/multplier_2/Maddsub_O_1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<13> (output_trans/multplier_2/Maddsub_O_1_cy<13>)
     MUXCY:CI->O           0   0.059   0.000  output_trans/multplier_2/Maddsub_O_1_cy<14> (output_trans/multplier_2/Maddsub_O_1_cy<14>)
     XORCY:CI->O           1   0.804   0.420  output_trans/multplier_2/Maddsub_O_1_xor<15> (Y_4_15_OBUF)
     OBUF:I->O                 3.272          Y_4_15_OBUF (Y_4<15>)
    ----------------------------------------
    Total                     24.142ns (18.204ns logic, 5.938ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.26 secs
 
--> 


Total memory usage is 530636 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

