{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718120040329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718120040330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 12:34:00 2024 " "Processing started: Tue Jun 11 12:34:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718120040330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120040330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top1 -c top1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top1 -c top1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120040330 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram.qip " "Tcl Script File ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram.qip " "set_global_assignment -name QIP_FILE ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1718120040363 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1718120040363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718120040566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718120040566 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top1.v(177) " "Verilog HDL warning at top1.v(177): extended using \"x\" or \"z\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 177 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718120045058 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top1.v(203) " "Verilog HDL warning at top1.v(203): extended using \"x\" or \"z\"" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 203 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1718120045059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top1.v 5 5 " "Found 5 design units, including 5 entities, in source file top1.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversao " "Found entity 1: conversao" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718120045060 ""} { "Info" "ISGN_ENTITY_NAME" "2 display " "Found entity 2: display" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718120045060 ""} { "Info" "ISGN_ENTITY_NAME" "3 jogador " "Found entity 3: jogador" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718120045060 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga " "Found entity 4: vga" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718120045060 ""} { "Info" "ISGN_ENTITY_NAME" "5 top1 " "Found entity 5: top1" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 600 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718120045060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120045060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top1 " "Elaborating entity \"top1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718120045090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jogador jogador:jogador " "Elaborating entity \"jogador\" for hierarchy \"jogador:jogador\"" {  } { { "top1.v" "jogador" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718120045100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(296) " "Verilog HDL assignment warning at top1.v(296): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(297) " "Verilog HDL assignment warning at top1.v(297): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(298) " "Verilog HDL assignment warning at top1.v(298): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(299) " "Verilog HDL assignment warning at top1.v(299): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(300) " "Verilog HDL assignment warning at top1.v(300): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(301) " "Verilog HDL assignment warning at top1.v(301): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(302) " "Verilog HDL assignment warning at top1.v(302): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(303) " "Verilog HDL assignment warning at top1.v(303): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(336) " "Verilog HDL assignment warning at top1.v(336): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(340) " "Verilog HDL assignment warning at top1.v(340): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045105 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(344) " "Verilog HDL assignment warning at top1.v(344): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045106 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(348) " "Verilog HDL assignment warning at top1.v(348): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045106 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(354) " "Verilog HDL assignment warning at top1.v(354): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045106 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(358) " "Verilog HDL assignment warning at top1.v(358): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 358 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045106 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(362) " "Verilog HDL assignment warning at top1.v(362): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045106 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(366) " "Verilog HDL assignment warning at top1.v(366): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045106 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(395) " "Verilog HDL assignment warning at top1.v(395): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045137 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(398) " "Verilog HDL assignment warning at top1.v(398): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045137 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top1.v(424) " "Verilog HDL assignment warning at top1.v(424): truncated value with size 32 to match size of target (7)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045197 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 top1.v(434) " "Verilog HDL assignment warning at top1.v(434): truncated value with size 32 to match size of target (7)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045233 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top1.v(450) " "Verilog HDL assignment warning at top1.v(450): truncated value with size 32 to match size of target (20)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045285 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top1.v(478) " "Verilog HDL assignment warning at top1.v(478): truncated value with size 32 to match size of target (2)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045285 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top1.v(482) " "Verilog HDL assignment warning at top1.v(482): truncated value with size 32 to match size of target (2)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045285 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top1.v(515) " "Verilog HDL assignment warning at top1.v(515): truncated value with size 32 to match size of target (2)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045285 "|top1|jogador:jogador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top1.v(519) " "Verilog HDL assignment warning at top1.v(519): truncated value with size 32 to match size of target (2)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120045285 "|top1|jogador:jogador"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz_jogo " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz_jogo\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1718120047136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "top1.v" "display" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718120047484 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top1.v(182) " "Verilog HDL assignment warning at top1.v(182): truncated value with size 32 to match size of target (4)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top1.v(194) " "Verilog HDL assignment warning at top1.v(194): truncated value with size 32 to match size of target (20)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top1.v(195) " "Verilog HDL assignment warning at top1.v(195): truncated value with size 32 to match size of target (3)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top1.v(208) " "Verilog HDL assignment warning at top1.v(208): truncated value with size 32 to match size of target (4)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 top1.v(220) " "Verilog HDL assignment warning at top1.v(220): truncated value with size 32 to match size of target (20)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 top1.v(221) " "Verilog HDL assignment warning at top1.v(221): truncated value with size 32 to match size of target (3)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig1_tmp top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"dig1_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig2_tmp top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"dig2_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig4_tmp top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"dig4_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dig5_tmp top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"dig5_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entrada_tmp_score1 top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"entrada_tmp_score1\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "digito_atual top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"digito_atual\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "entrada_tmp_score2 top1.v(166) " "Verilog HDL Always Construct warning at top1.v(166): inferring latch(es) for variable \"entrada_tmp_score2\", which holds its previous value in one or more paths through the always construct" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 166 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1718120047485 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig5_tmp\[0\] top1.v(175) " "Inferred latch for \"dig5_tmp\[0\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig5_tmp\[1\] top1.v(175) " "Inferred latch for \"dig5_tmp\[1\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig5_tmp\[2\] top1.v(175) " "Inferred latch for \"dig5_tmp\[2\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig5_tmp\[3\] top1.v(175) " "Inferred latch for \"dig5_tmp\[3\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig4_tmp\[0\] top1.v(175) " "Inferred latch for \"dig4_tmp\[0\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig4_tmp\[1\] top1.v(175) " "Inferred latch for \"dig4_tmp\[1\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig4_tmp\[2\] top1.v(175) " "Inferred latch for \"dig4_tmp\[2\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig4_tmp\[3\] top1.v(175) " "Inferred latch for \"dig4_tmp\[3\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2_tmp\[0\] top1.v(175) " "Inferred latch for \"dig2_tmp\[0\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2_tmp\[1\] top1.v(175) " "Inferred latch for \"dig2_tmp\[1\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2_tmp\[2\] top1.v(175) " "Inferred latch for \"dig2_tmp\[2\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig2_tmp\[3\] top1.v(175) " "Inferred latch for \"dig2_tmp\[3\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1_tmp\[0\] top1.v(175) " "Inferred latch for \"dig1_tmp\[0\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1_tmp\[1\] top1.v(175) " "Inferred latch for \"dig1_tmp\[1\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1_tmp\[2\] top1.v(175) " "Inferred latch for \"dig1_tmp\[2\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dig1_tmp\[3\] top1.v(175) " "Inferred latch for \"dig1_tmp\[3\]\" at top1.v(175)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 175 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1718120047486 "|top1|display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversao conversao:conversao " "Elaborating entity \"conversao\" for hierarchy \"conversao:conversao\"" {  } { { "top1.v" "conversao" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718120047490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga " "Elaborating entity \"vga\" for hierarchy \"vga:vga\"" {  } { { "top1.v" "vga" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(576) " "Verilog HDL assignment warning at top1.v(576): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top1.v(579) " "Verilog HDL assignment warning at top1.v(579): truncated value with size 32 to match size of target (10)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top1.v(587) " "Verilog HDL assignment warning at top1.v(587): truncated value with size 32 to match size of target (1)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top1.v(588) " "Verilog HDL assignment warning at top1.v(588): truncated value with size 32 to match size of target (1)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top1.v(589) " "Verilog HDL assignment warning at top1.v(589): truncated value with size 32 to match size of target (1)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top1.v(590) " "Verilog HDL assignment warning at top1.v(590): truncated value with size 32 to match size of target (8)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 "|top1|vga:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 top1.v(591) " "Verilog HDL assignment warning at top1.v(591): truncated value with size 32 to match size of target (8)" {  } { { "top1.v" "" { Text "/home/ec2022/ra260628/Documents/MC613/2024s1-mc613-projeto-burningcircuit/arquivos quartus/top1.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718120047495 "|top1|vga:vga"}