$date
	Wed Apr 20 13:21:10 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! value [7:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module c1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 8 $ out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
bx !
$end
#1
b0 !
b0 $
1"
1#
#2
0"
#3
1"
#4
0"
0#
#5
b1 !
b1 $
1"
#6
0"
#7
b10 !
b10 $
1"
#8
0"
#9
b11 !
b11 $
1"
#10
0"
#11
b100 !
b100 $
1"
#12
0"
#13
b101 !
b101 $
1"
#14
0"
#15
b110 !
b110 $
1"
#16
0"
#17
b111 !
b111 $
1"
#18
0"
#19
b1000 !
b1000 $
1"
#20
0"
#21
b1001 !
b1001 $
1"
#22
0"
#23
b1010 !
b1010 $
1"
#24
0"
