{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652433958296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652433958296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 11:25:58 2022 " "Processing started: Fri May 13 11:25:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652433958296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433958296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Prog_Timer_prj -c Prog_Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Prog_Timer_prj -c Prog_Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433958296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652433958527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652433958527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prog_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prog_Timer-hierarchical_structure " "Found design unit 1: Prog_Timer-hierarchical_structure" {  } { { "Prog_Timer.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Prog_Timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965187 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prog_Timer " "Found entity 1: Prog_Timer" {  } { { "Prog_Timer.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Prog_Timer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_reg_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_reg_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Data_reg_24bit-FSM_like " "Found design unit 1: Data_reg_24bit-FSM_like" {  } { { "Data_reg_24bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Data_reg_24bit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Data_reg_24bit " "Found entity 1: Data_reg_24bit" {  } { { "Data_reg_24bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Data_reg_24bit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath_vhd_tst-Datapath_arch " "Found design unit 1: Datapath_vhd_tst-Datapath_arch" {  } { { "Datapath_tb.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Datapath_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath_vhd_tst " "Found entity 1: Datapath_vhd_tst" {  } { { "Datapath_tb.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Datapath_tb.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-hierarchical_structure " "Found design unit 1: Datapath-hierarchical_structure" {  } { { "Datapath.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Datapath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Datapath.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_16m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_16m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter_16M-FSM_like " "Found design unit 1: Counter_16M-FSM_like" {  } { { "Counter_16M.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Counter_16M.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter_16M " "Found entity 1: Counter_16M" {  } { { "Counter_16M.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Counter_16M.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_unit_vhd_tst-Control_unit_arch " "Found design unit 1: Control_unit_vhd_tst-Control_unit_arch" {  } { { "Control_unit_tb.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Control_unit_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_unit_vhd_tst " "Found entity 1: Control_unit_vhd_tst" {  } { { "Control_unit_tb.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Control_unit_tb.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_unit-FSM_like " "Found design unit 1: Control_unit-FSM_like" {  } { { "Control_unit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Control_unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_unit " "Found entity 1: Control_unit" {  } { { "Control_unit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Control_unit.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_9bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_9bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_9bit_vhd_tst-Comp_9bit_arch " "Found design unit 1: Comp_9bit_vhd_tst-Comp_9bit_arch" {  } { { "Comp_9bit_tb.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_9bit_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_9bit_vhd_tst " "Found entity 1: Comp_9bit_vhd_tst" {  } { { "Comp_9bit_tb.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_9bit_tb.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_4bit-hierarchical_structure " "Found design unit 1: Comp_4bit-hierarchical_structure" {  } { { "Comp_4bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_4bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_4bit " "Found entity 1: Comp_4bit" {  } { { "Comp_4bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_4bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_24bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_24bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_24bit-hierarchical_structure " "Found design unit 1: Comp_24bit-hierarchical_structure" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_24bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_24bit " "Found entity 1: Comp_24bit" {  } { { "Comp_24bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_24bit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comp_1bit-algorithm " "Found design unit 1: Comp_1bit-algorithm" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comp_1bit " "Found entity 1: Comp_1bit" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652433965202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Prog_Timer " "Elaborating entity \"Prog_Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652433965234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_unit Control_unit:Control_unit_1 " "Elaborating entity \"Control_unit\" for hierarchy \"Control_unit:Control_unit_1\"" {  } { { "Prog_Timer.vhd" "Control_unit_1" { Text "C:/CSD/P_CH2/Prog_Timer/Prog_Timer.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433965234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:Datapath_1 " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:Datapath_1\"" {  } { { "Prog_Timer.vhd" "Datapath_1" { Text "C:/CSD/P_CH2/Prog_Timer/Prog_Timer.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433965234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_16M Datapath:Datapath_1\|Counter_16M:Counter_16M_1 " "Elaborating entity \"Counter_16M\" for hierarchy \"Datapath:Datapath_1\|Counter_16M:Counter_16M_1\"" {  } { { "Datapath.vhd" "Counter_16M_1" { Text "C:/CSD/P_CH2/Prog_Timer/Datapath.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433965234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_reg_24bit Datapath:Datapath_1\|Data_reg_24bit:Data_reg_24bit_1 " "Elaborating entity \"Data_reg_24bit\" for hierarchy \"Datapath:Datapath_1\|Data_reg_24bit:Data_reg_24bit_1\"" {  } { { "Datapath.vhd" "Data_reg_24bit_1" { Text "C:/CSD/P_CH2/Prog_Timer/Datapath.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433965234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_24bit Datapath:Datapath_1\|Comp_24bit:Comp_24bit_1 " "Elaborating entity \"Comp_24bit\" for hierarchy \"Datapath:Datapath_1\|Comp_24bit:Comp_24bit_1\"" {  } { { "Datapath.vhd" "Comp_24bit_1" { Text "C:/CSD/P_CH2/Prog_Timer/Datapath.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_4bit Datapath:Datapath_1\|Comp_24bit:Comp_24bit_1\|Comp_4bit:Chip1 " "Elaborating entity \"Comp_4bit\" for hierarchy \"Datapath:Datapath_1\|Comp_24bit:Comp_24bit_1\|Comp_4bit:Chip1\"" {  } { { "Comp_24bit.vhd" "Chip1" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_24bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_1bit Datapath:Datapath_1\|Comp_24bit:Comp_24bit_1\|Comp_4bit:Chip1\|Comp_1bit:Chip1 " "Elaborating entity \"Comp_1bit\" for hierarchy \"Datapath:Datapath_1\|Comp_24bit:Comp_24bit_1\|Comp_4bit:Chip1\|Comp_1bit:Chip1\"" {  } { { "Comp_4bit.vhd" "Chip1" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_4bit.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Gt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 "|Prog_Timer|Datapath:Datapath_1|Comp_24bit:Comp_24bit_1|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Eq Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Eq\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 "|Prog_Timer|Datapath:Datapath_1|Comp_24bit:Comp_24bit_1|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Lt Comp_1bit.vhd(20) " "VHDL Process Statement warning at Comp_1bit.vhd(20): inferring latch(es) for signal or variable \"Lt\", which holds its previous value in one or more paths through the process" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 "|Prog_Timer|Datapath:Datapath_1|Comp_24bit:Comp_24bit_1|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Lt Comp_1bit.vhd(20) " "Inferred latch for \"Lt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 "|Prog_Timer|Datapath:Datapath_1|Comp_24bit:Comp_24bit_1|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Eq Comp_1bit.vhd(20) " "Inferred latch for \"Eq\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 "|Prog_Timer|Datapath:Datapath_1|Comp_24bit:Comp_24bit_1|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gt Comp_1bit.vhd(20) " "Inferred latch for \"Gt\" at Comp_1bit.vhd(20)" {  } { { "Comp_1bit.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Comp_1bit.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433965250 "|Prog_Timer|Datapath:Datapath_1|Comp_24bit:Comp_24bit_1|Comp_4bit:Chip1|Comp_1bit:Chip1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ETP GND " "Pin \"ETP\" is stuck at GND" {  } { { "Prog_Timer.vhd" "" { Text "C:/CSD/P_CH2/Prog_Timer/Prog_Timer.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652433965689 "|Prog_Timer|ETP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652433965689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1652433965752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652433966098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652433966098 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "108 " "Implemented 108 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652433966145 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652433966145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1652433966145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652433966145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652433966161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 13 11:26:06 2022 " "Processing ended: Fri May 13 11:26:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652433966161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652433966161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652433966161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652433966161 ""}
