#! /home/woody/bin/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-479-ga1a7f5de)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55842a1eb5b0 .scope module, "tb_my_and" "tb_my_and" 2 1;
 .timescale 0 0;
v0x55842a218690_0 .var "a", 0 0;
v0x55842a218760_0 .var "b", 0 0;
v0x55842a218830_0 .net "out", 0 0, L_0x55842a21bf30;  1 drivers
S_0x55842a1e3210 .scope module, "my_and1" "my_and" 2 6, 2 29 0, S_0x55842a1eb5b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55842a21be20 .functor NAND 1, v0x55842a218690_0, v0x55842a218760_0, C4<1>, C4<1>;
L_0x55842a21bf30 .functor NAND 1, L_0x55842a21be20, L_0x55842a21be20, C4<1>, C4<1>;
v0x55842a1e3440_0 .net "a", 0 0, v0x55842a218690_0;  1 drivers
v0x55842a2183c0_0 .net "b", 0 0, v0x55842a218760_0;  1 drivers
v0x55842a218480_0 .net "c", 0 0, L_0x55842a21be20;  1 drivers
v0x55842a218550_0 .net "out", 0 0, L_0x55842a21bf30;  alias, 1 drivers
S_0x55842a1eb740 .scope module, "tb_my_not" "tb_my_not" 3 1;
 .timescale 0 0;
v0x55842a218d10_0 .var "a", 0 0;
v0x55842a218de0_0 .net "out", 0 0, L_0x55842a21c040;  1 drivers
S_0x55842a218930 .scope module, "my_not1" "my_not" 3 6, 3 27 0, S_0x55842a1eb740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x55842a21c040 .functor NAND 1, v0x55842a218d10_0, v0x55842a218d10_0, C4<1>, C4<1>;
v0x55842a218b50_0 .net "a", 0 0, v0x55842a218d10_0;  1 drivers
v0x55842a218bf0_0 .net "out", 0 0, L_0x55842a21c040;  alias, 1 drivers
S_0x55842a1e1250 .scope module, "tb_my_or" "tb_my_or" 4 1;
 .timescale 0 0;
v0x55842a2195a0_0 .var "a", 0 0;
v0x55842a219640_0 .var "b", 0 0;
v0x55842a219710_0 .net "out", 0 0, L_0x55842a21c350;  1 drivers
S_0x55842a218eb0 .scope module, "my_or1" "my_or" 4 6, 4 28 0, S_0x55842a1e1250;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55842a21c190 .functor NAND 1, v0x55842a2195a0_0, v0x55842a2195a0_0, C4<1>, C4<1>;
L_0x55842a21c270 .functor NAND 1, v0x55842a219640_0, v0x55842a219640_0, C4<1>, C4<1>;
L_0x55842a21c350 .functor NAND 1, L_0x55842a21c190, L_0x55842a21c270, C4<1>, C4<1>;
v0x55842a2190e0_0 .net "a", 0 0, v0x55842a2195a0_0;  1 drivers
v0x55842a2191c0_0 .net "b", 0 0, v0x55842a219640_0;  1 drivers
v0x55842a219280_0 .net "d", 0 0, L_0x55842a21c190;  1 drivers
v0x55842a219350_0 .net "e", 0 0, L_0x55842a21c270;  1 drivers
v0x55842a219410_0 .net "out", 0 0, L_0x55842a21c350;  alias, 1 drivers
S_0x55842a1e1410 .scope module, "tb_my_xor" "tb_my_xor" 5 1;
 .timescale 0 0;
v0x55842a21bbd0_0 .var "a", 0 0;
v0x55842a21bc70_0 .var "b", 0 0;
v0x55842a21bd30_0 .net "out", 0 0, L_0x55842a21ccd0;  1 drivers
S_0x55842a219810 .scope module, "my_xor1" "my_xor" 5 6, 5 35 0, S_0x55842a1e1410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
v0x55842a21b500_0 .net "a", 0 0, v0x55842a21bbd0_0;  1 drivers
v0x55842a21b5f0_0 .net "b", 0 0, v0x55842a21bc70_0;  1 drivers
v0x55842a21b700_0 .net "d", 0 0, L_0x55842a21c850;  1 drivers
v0x55842a21b7f0_0 .net "e", 0 0, L_0x55842a21ca00;  1 drivers
v0x55842a21b8e0_0 .net "nota", 0 0, L_0x55842a21c4b0;  1 drivers
v0x55842a21ba20_0 .net "notb", 0 0, L_0x55842a21c5f0;  1 drivers
v0x55842a21bb10_0 .net "out", 0 0, L_0x55842a21ccd0;  alias, 1 drivers
S_0x55842a219a40 .scope module, "my_and1" "my_and" 5 48, 2 29 0, S_0x55842a219810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55842a21c730 .functor NAND 1, v0x55842a21bbd0_0, L_0x55842a21c5f0, C4<1>, C4<1>;
L_0x55842a21c850 .functor NAND 1, L_0x55842a21c730, L_0x55842a21c730, C4<1>, C4<1>;
v0x55842a219c70_0 .net "a", 0 0, v0x55842a21bbd0_0;  alias, 1 drivers
v0x55842a219d50_0 .net "b", 0 0, L_0x55842a21c5f0;  alias, 1 drivers
v0x55842a219e10_0 .net "c", 0 0, L_0x55842a21c730;  1 drivers
v0x55842a219ee0_0 .net "out", 0 0, L_0x55842a21c850;  alias, 1 drivers
S_0x55842a21a020 .scope module, "my_and2" "my_and" 5 49, 2 29 0, S_0x55842a219810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55842a21c8e0 .functor NAND 1, v0x55842a21bc70_0, L_0x55842a21c4b0, C4<1>, C4<1>;
L_0x55842a21ca00 .functor NAND 1, L_0x55842a21c8e0, L_0x55842a21c8e0, C4<1>, C4<1>;
v0x55842a21a250_0 .net "a", 0 0, v0x55842a21bc70_0;  alias, 1 drivers
v0x55842a21a330_0 .net "b", 0 0, L_0x55842a21c4b0;  alias, 1 drivers
v0x55842a21a3f0_0 .net "c", 0 0, L_0x55842a21c8e0;  1 drivers
v0x55842a21a4c0_0 .net "out", 0 0, L_0x55842a21ca00;  alias, 1 drivers
S_0x55842a21a600 .scope module, "my_not1" "my_not" 5 46, 3 27 0, S_0x55842a219810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x55842a21c4b0 .functor NAND 1, v0x55842a21bbd0_0, v0x55842a21bbd0_0, C4<1>, C4<1>;
v0x55842a21a850_0 .net "a", 0 0, v0x55842a21bbd0_0;  alias, 1 drivers
v0x55842a21a920_0 .net "out", 0 0, L_0x55842a21c4b0;  alias, 1 drivers
S_0x55842a21aa10 .scope module, "my_not2" "my_not" 5 47, 3 27 0, S_0x55842a219810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x55842a21c5f0 .functor NAND 1, v0x55842a21bc70_0, v0x55842a21bc70_0, C4<1>, C4<1>;
v0x55842a21ac30_0 .net "a", 0 0, v0x55842a21bc70_0;  alias, 1 drivers
v0x55842a21ad20_0 .net "out", 0 0, L_0x55842a21c5f0;  alias, 1 drivers
S_0x55842a21ae10 .scope module, "my_or1" "my_or" 5 50, 4 28 0, S_0x55842a219810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55842a21ca90 .functor NAND 1, L_0x55842a21c850, L_0x55842a21c850, C4<1>, C4<1>;
L_0x55842a21cbb0 .functor NAND 1, L_0x55842a21ca00, L_0x55842a21ca00, C4<1>, C4<1>;
L_0x55842a21ccd0 .functor NAND 1, L_0x55842a21ca90, L_0x55842a21cbb0, C4<1>, C4<1>;
v0x55842a21b090_0 .net "a", 0 0, L_0x55842a21c850;  alias, 1 drivers
v0x55842a21b150_0 .net "b", 0 0, L_0x55842a21ca00;  alias, 1 drivers
v0x55842a21b220_0 .net "d", 0 0, L_0x55842a21ca90;  1 drivers
v0x55842a21b2f0_0 .net "e", 0 0, L_0x55842a21cbb0;  1 drivers
v0x55842a21b390_0 .net "out", 0 0, L_0x55842a21ccd0;  alias, 1 drivers
    .scope S_0x55842a1eb5b0;
T_0 ;
    %vpi_call 2 11 "$monitor", $time, " a=%b b=%b and=%b", v0x55842a218690_0, v0x55842a218760_0, v0x55842a218830_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55842a1eb5b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a218690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a218760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a218690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a218760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a218690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a218760_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a218690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a218760_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55842a1eb740;
T_2 ;
    %vpi_call 3 11 "$monitor", $time, " a=%b not=%b", v0x55842a218d10_0, v0x55842a218de0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55842a1eb740;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a218d10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a218d10_0, 0, 1;
    %delay 1, 0;
    %vpi_call 3 19 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55842a1e1250;
T_4 ;
    %vpi_call 4 11 "$monitor", $time, "# a=%b b=%b or=%b", v0x55842a2195a0_0, v0x55842a219640_0, v0x55842a219710_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55842a1e1250;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a2195a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a219640_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a2195a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a219640_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a2195a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a219640_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a2195a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a219640_0, 0, 1;
    %delay 1, 0;
    %vpi_call 4 20 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55842a1e1410;
T_6 ;
    %vpi_call 5 11 "$monitor", $time, "# a=%b b=%b xor=%b", v0x55842a21bbd0_0, v0x55842a21bc70_0, v0x55842a21bd30_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55842a1e1410;
T_7 ;
    %vpi_call 5 15 "$dumpfile", "tb_my_xor.vcd" {0 0 0};
    %vpi_call 5 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55842a1e1410 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55842a1e1410;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a21bbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a21bc70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a21bbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a21bc70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55842a21bbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a21bc70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a21bbd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55842a21bc70_0, 0, 1;
    %delay 20, 0;
    %vpi_call 5 26 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "my_and.v";
    "my_not.v";
    "my_or.v";
    "my_xor.v";
