$date
	Mon Jun  2 00:49:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mealy_fsm_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ x $end
$var parameter 2 % S0 $end
$var parameter 2 & S1 $end
$var parameter 2 ' S2 $end
$var parameter 2 ( S3 $end
$var reg 2 ) next_state [1:0] $end
$var reg 2 * state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 *
b0x )
x$
1#
0"
0!
$end
#5
1"
#10
b1 )
0"
1$
0#
#15
b1 *
1"
#20
b10 )
0"
0$
#25
b0 )
b10 *
1"
#30
b11 )
0"
1$
#35
b1 )
1!
b11 *
1"
#40
0"
#45
0!
b1 *
1"
#50
b10 )
0"
0$
#55
b0 )
b10 *
1"
#60
0"
