#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Oct 19 19:17:19 2022
# Process ID: 10792
# Current directory: C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.runs/synth_1
# Command line: vivado.exe -log Parameterized_Ping_Pong_Counter_fpga.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Parameterized_Ping_Pong_Counter_fpga.tcl
# Log file: C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.runs/synth_1/Parameterized_Ping_Pong_Counter_fpga.vds
# Journal file: C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Parameterized_Ping_Pong_Counter_fpga.tcl -notrace
Command: synth_design -top Parameterized_Ping_Pong_Counter_fpga -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3936
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Parameterized_Ping_Pong_Counter_fpga' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_second_clk' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:63]
INFO: [Synth 8-6155] done synthesizing module 'one_second_clk' (1#1) [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:63]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:85]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (2#1) [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:85]
INFO: [Synth 8-6157] synthesizing module 'onepulse' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:100]
INFO: [Synth 8-6155] done synthesizing module 'onepulse' (3#1) [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:100]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:113]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display' (4#1) [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:113]
INFO: [Synth 8-6157] synthesizing module 'Parameterized_Ping_Pong_Counter_f' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:167]
INFO: [Synth 8-6155] done synthesizing module 'Parameterized_Ping_Pong_Counter_f' (5#1) [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:167]
INFO: [Synth 8-6155] done synthesizing module 'Parameterized_Ping_Pong_Counter_fpga' (6#1) [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.484 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1017.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Parameterized_Ping_Pong_Counter_fpga_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Parameterized_Ping_Pong_Counter_fpga_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1041.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1041.012 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.012 ; gain = 23.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.012 ; gain = 23.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.012 ; gain = 23.527
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:133]
WARNING: [Synth 8-327] inferring latch for variable 'seg_reg' [C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.srcs/sources_1/new/Lab3_Team30_Parameterized_Ping_Pong_Counter_fpga.v:141]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.012 ; gain = 23.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 2     
	   5 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1041.012 ; gain = 23.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1041.012 ; gain = 23.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1056.145 ; gain = 38.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1056.836 ; gain = 39.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |    33|
|5     |LUT3   |     3|
|6     |LUT4   |     9|
|7     |LUT5   |    12|
|8     |LUT6   |    23|
|9     |FDRE   |    63|
|10    |LDC    |     2|
|11    |LDP    |     5|
|12    |IBUF   |    12|
|13    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1062.570 ; gain = 21.559
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1062.570 ; gain = 45.086
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1074.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDC => LDCE: 2 instances
  LDP => LDPE: 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1074.648 ; gain = 57.164
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Desktop/LogicDesignLab/lab3_advanced/lab3_advanced.runs/synth_1/Parameterized_Ping_Pong_Counter_fpga.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Parameterized_Ping_Pong_Counter_fpga_utilization_synth.rpt -pb Parameterized_Ping_Pong_Counter_fpga_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 19 19:17:51 2022...
