<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\TangNano\tangnano9k-vfb-psram\impl\gwsynthesis\VFB_PSRAM_RefDesign.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\TangNano\tangnano9k-vfb-psram\src\VFB_PSRAM_RefDesign.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.06</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 03 09:25:48 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>5731</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3577</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>52</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>730</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>2</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>vdg_pix_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>vdg_pix_clk_s1/F </td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.173</td>
<td>162.000
<td>0.000</td>
<td>3.086</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.387</td>
<td>185.625
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_tmds_pll/rpll_inst/CLKOUT</td>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.346</td>
<td>81.000
<td>0.000</td>
<td>6.173</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>27.000(MHz)</td>
<td>107.763(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>vdg_pix_clk</td>
<td>50.000(MHz)</td>
<td>112.762(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;">72.444(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>81.000(MHz)</td>
<td style="color: #FF0000;">79.253(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of gowin_rpll_inst/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of gowin_rpll_inst/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of gowin_rpll_inst/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdg_pix_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>vdg_pix_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gowin_rpll_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.336</td>
<td>1</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.397</td>
<td>2</td>
</tr>
<tr>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-5.930</td>
<td>testpattern_inst/O_vs_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>4.960</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.058</td>
<td>syn_gen_inst/O_vs_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>-0.002</td>
<td>3.752</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-2.384</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[2]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.770</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-2.206</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[0]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.592</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.957</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_10_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>0.247</td>
<td>-0.787</td>
<td>2.561</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.891</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[0]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.278</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.875</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_9_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[1]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.261</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-1.875</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[3]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.261</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.875</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[2]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.261</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.875</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[1]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.261</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.875</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[0]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>1.261</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.682</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_10_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>1.122</td>
<td>-0.002</td>
<td>2.376</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-1.614</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>0.247</td>
<td>-0.787</td>
<td>2.218</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-1.614</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_9_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>0.247</td>
<td>-0.787</td>
<td>2.218</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-1.561</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[1]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>0.947</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-1.491</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[3]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>0.877</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-1.491</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[2]</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>0.877</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-1.349</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_1_s0/CE</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>1.335</td>
<td>6.114</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-1.349</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_2_s0/CE</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>1.335</td>
<td>6.114</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-1.349</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_3_s0/CE</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>1.335</td>
<td>6.114</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-1.349</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_4_s0/CE</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>1.335</td>
<td>6.114</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-1.349</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_5_s0/CE</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>1.335</td>
<td>6.114</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-1.349</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_6_s0/CE</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>1.335</td>
<td>6.114</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-1.318</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_0_s1/D</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.173</td>
<td>1.335</td>
<td>5.726</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-1.283</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>0.247</td>
<td>-0.787</td>
<td>1.887</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.017</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.456</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.017</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.456</td>
</tr>
<tr>
<td>3</td>
<td>0.007</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.480</td>
</tr>
<tr>
<td>4</td>
<td>0.028</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.501</td>
</tr>
<tr>
<td>5</td>
<td>0.062</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CE</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.123</td>
<td>-0.694</td>
<td>0.911</td>
</tr>
<tr>
<td>6</td>
<td>0.243</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.716</td>
</tr>
<tr>
<td>7</td>
<td>0.246</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.719</td>
</tr>
<tr>
<td>8</td>
<td>0.246</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.719</td>
</tr>
<tr>
<td>9</td>
<td>0.267</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.740</td>
</tr>
<tr>
<td>10</td>
<td>0.271</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.744</td>
</tr>
<tr>
<td>11</td>
<td>0.281</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.755</td>
</tr>
<tr>
<td>12</td>
<td>0.283</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.756</td>
</tr>
<tr>
<td>13</td>
<td>0.296</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.769</td>
</tr>
<tr>
<td>14</td>
<td>0.296</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>1.769</td>
</tr>
<tr>
<td>15</td>
<td>0.423</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>0.904</td>
</tr>
<tr>
<td>16</td>
<td>0.512</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s/ADA[9]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.587</td>
</tr>
<tr>
<td>17</td>
<td>0.521</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_9_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/DI[1]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.002</td>
<td>0.565</td>
</tr>
<tr>
<td>18</td>
<td>0.521</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/DI[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.002</td>
<td>0.565</td>
</tr>
<tr>
<td>19</td>
<td>0.521</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10/DI[3]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.002</td>
<td>0.565</td>
</tr>
<tr>
<td>20</td>
<td>0.531</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_10_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/DI[2]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.002</td>
<td>0.574</td>
</tr>
<tr>
<td>21</td>
<td>0.556</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>22</td>
<td>0.556</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_done_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CE</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>23</td>
<td>0.590</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>2.063</td>
</tr>
<tr>
<td>24</td>
<td>0.591</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s2/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/AD[0]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.606</td>
</tr>
<tr>
<td>25</td>
<td>0.598</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.443</td>
<td>2.071</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-6.284</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>0.787</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-4.945</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.123</td>
<td>-0.674</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-4.834</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.247</td>
<td>-0.662</td>
<td>5.668</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.282</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/RESETN</td>
<td>vdg_pix_clk:[R]</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.192</td>
<td>2.517</td>
</tr>
<tr>
<td>2</td>
<td>1.301</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.441</td>
<td>0.905</td>
</tr>
<tr>
<td>3</td>
<td>1.301</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
<td>vdg_pix_clk:[R]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.441</td>
<td>0.905</td>
</tr>
<tr>
<td>4</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_we_32b_s2/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>5</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_de_24b_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>6</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_0_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>7</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_1_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>8</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>9</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_3_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>10</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_4_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>11</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_5_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>12</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_6_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>13</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_7_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>14</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_8_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>15</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_9_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>16</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_10_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>17</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_11_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>18</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_12_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>19</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_13_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>20</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_14_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>21</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_15_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>22</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_16_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>23</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_17_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>24</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_18_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
<tr>
<td>25</td>
<td>1.380</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_19_s0/CLEAR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>vdg_pix_clk:[R]</td>
<td>-0.000</td>
<td>-0.452</td>
<td>1.876</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_63_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_1_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_14_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1</td>
</tr>
<tr>
<td>5</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1</td>
</tr>
<tr>
<td>6</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1</td>
</tr>
<tr>
<td>7</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_7_s3</td>
</tr>
<tr>
<td>9</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_1_s3</td>
</tr>
<tr>
<td>10</td>
<td>4.845</td>
<td>6.095</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>586.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>testpattern_inst/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C33[0][A]</td>
<td>testpattern_inst/O_vs_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R12C33[0][A]</td>
<td style=" font-weight:bold;">testpattern_inst/O_vs_s0/Q</td>
</tr>
<tr>
<td>583.115</td>
<td>1.296</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[3][A]</td>
<td>ch0_vfb_vs_in_s2/I0</td>
</tr>
<tr>
<td>584.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C30[3][A]</td>
<td style=" background: #97FFFF;">ch0_vfb_vs_in_s2/F</td>
</tr>
<tr>
<td>586.321</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>580.391</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 22.157%; route: 3.403, 68.602%; tC2Q: 0.458, 9.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>139.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>135.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>syn_gen_inst/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>134.680</td>
<td>134.680</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>134.680</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.010</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>135.252</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>syn_gen_inst/O_vs_s0/CLK</td>
</tr>
<tr>
<td>135.711</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C39[1][A]</td>
<td style=" font-weight:bold;">syn_gen_inst/O_vs_s0/Q</td>
</tr>
<tr>
<td>137.331</td>
<td>1.621</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td>n218_s2/I0</td>
</tr>
<tr>
<td>137.956</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">n218_s2/F</td>
</tr>
<tr>
<td>139.004</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>135.802</td>
<td>135.802</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>135.802</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>136.133</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>136.377</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>136.347</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>135.947</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.625, 16.659%; route: 2.668, 71.125%; tC2Q: 0.458, 12.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>583.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C28[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R12C28[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0/Q</td>
</tr>
<tr>
<td>583.131</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.312, 74.104%; tC2Q: 0.458, 25.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0/Q</td>
</tr>
<tr>
<td>582.953</td>
<td>1.134</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.134, 71.212%; tC2Q: 0.458, 28.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>419.753</td>
<td>419.753</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>419.753</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.083</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>420.327</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>420.785</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C29[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/Q</td>
</tr>
<tr>
<td>422.888</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>421.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>421.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_10_s0</td>
</tr>
<tr>
<td>420.931</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.103, 82.104%; tC2Q: 0.458, 17.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.639</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0/Q</td>
</tr>
<tr>
<td>582.639</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 64.131%; tC2Q: 0.458, 35.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_9_s0/Q</td>
</tr>
<tr>
<td>582.623</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 63.662%; tC2Q: 0.458, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s0/Q</td>
</tr>
<tr>
<td>582.623</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 63.662%; tC2Q: 0.458, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s0/Q</td>
</tr>
<tr>
<td>582.623</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 63.662%; tC2Q: 0.458, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s0/Q</td>
</tr>
<tr>
<td>582.623</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 63.662%; tC2Q: 0.458, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s0/Q</td>
</tr>
<tr>
<td>582.623</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 63.662%; tC2Q: 0.458, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>137.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>135.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>134.680</td>
<td>134.680</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>134.680</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>135.010</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>135.252</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0/CLK</td>
</tr>
<tr>
<td>135.711</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C23[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0/Q</td>
</tr>
<tr>
<td>137.628</td>
<td>1.918</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>135.802</td>
<td>135.802</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>135.802</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>136.133</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>136.377</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>136.347</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_10_s0</td>
</tr>
<tr>
<td>135.947</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.122</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.918, 80.709%; tC2Q: 0.458, 19.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>419.753</td>
<td>419.753</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>419.753</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.083</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>420.327</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>420.785</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>422.545</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>421.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>421.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>420.931</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.760, 79.337%; tC2Q: 0.458, 20.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.614</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>419.753</td>
<td>419.753</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>419.753</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.083</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>420.327</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>420.785</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_9_s0/Q</td>
</tr>
<tr>
<td>422.545</td>
<td>1.760</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>421.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>421.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>420.931</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.760, 79.337%; tC2Q: 0.458, 20.663%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C27[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s0/Q</td>
</tr>
<tr>
<td>582.308</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.489, 51.601%; tC2Q: 0.458, 48.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s0/Q</td>
</tr>
<tr>
<td>582.238</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 47.730%; tC2Q: 0.458, 52.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>582.238</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.748</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s0/Q</td>
</tr>
<tr>
<td>582.238</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>580.748</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 47.730%; tC2Q: 0.458, 52.270%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.196</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.763</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>10.871</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/I1</td>
</tr>
<tr>
<td>11.421</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/COUT</td>
</tr>
<tr>
<td>11.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/CIN</td>
</tr>
<tr>
<td>11.478</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>11.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>11.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>11.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.337</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.196</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_1_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.205%; route: 3.480, 56.916%; tC2Q: 0.115, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.196</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.763</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>10.871</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/I1</td>
</tr>
<tr>
<td>11.421</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/COUT</td>
</tr>
<tr>
<td>11.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/CIN</td>
</tr>
<tr>
<td>11.478</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>11.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>11.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>11.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.337</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.196</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_2_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.205%; route: 3.480, 56.916%; tC2Q: 0.115, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.196</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.763</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>10.871</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/I1</td>
</tr>
<tr>
<td>11.421</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/COUT</td>
</tr>
<tr>
<td>11.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/CIN</td>
</tr>
<tr>
<td>11.478</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>11.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>11.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>11.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.337</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.196</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_3_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.205%; route: 3.480, 56.916%; tC2Q: 0.115, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.196</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.763</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>10.871</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/I1</td>
</tr>
<tr>
<td>11.421</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/COUT</td>
</tr>
<tr>
<td>11.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/CIN</td>
</tr>
<tr>
<td>11.478</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>11.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>11.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>11.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.337</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.196</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_4_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.205%; route: 3.480, 56.916%; tC2Q: 0.115, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.196</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.763</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>10.871</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/I1</td>
</tr>
<tr>
<td>11.421</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/COUT</td>
</tr>
<tr>
<td>11.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/CIN</td>
</tr>
<tr>
<td>11.478</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>11.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>11.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>11.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.337</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.196</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_5_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.205%; route: 3.480, 56.916%; tC2Q: 0.115, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.349</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.196</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.763</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>10.871</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/I1</td>
</tr>
<tr>
<td>11.421</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/COUT</td>
</tr>
<tr>
<td>11.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/CIN</td>
</tr>
<tr>
<td>11.478</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>11.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>11.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>11.763</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.337</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C7[3][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/I0</td>
</tr>
<tr>
<td>13.398</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R6C7[3][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n444_s1/F</td>
</tr>
<tr>
<td>14.196</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_6_s0/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
<tr>
<td>12.846</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.519, 41.205%; route: 3.480, 56.916%; tC2Q: 0.115, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.490</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>6.173</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.833</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.833</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>8.082</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>8.196</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_TL</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>8.763</td>
<td>0.566</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>DLL_TL</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>10.871</td>
<td>2.108</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/I1</td>
</tr>
<tr>
<td>11.421</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C6[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s20/COUT</td>
</tr>
<tr>
<td>11.421</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C6[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/CIN</td>
</tr>
<tr>
<td>11.478</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C6[1][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s21/COUT</td>
</tr>
<tr>
<td>11.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/CIN</td>
</tr>
<tr>
<td>11.535</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s22/COUT</td>
</tr>
<tr>
<td>11.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C6[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/CIN</td>
</tr>
<tr>
<td>11.592</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C6[2][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s23/COUT</td>
</tr>
<tr>
<td>11.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/CIN</td>
</tr>
<tr>
<td>11.649</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s24/COUT</td>
</tr>
<tr>
<td>11.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C7[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s25/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/CIN</td>
</tr>
<tr>
<td>11.760</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C7[1][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n372_s26/COUT</td>
</tr>
<tr>
<td>12.709</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n382_s3/I1</td>
</tr>
<tr>
<td>13.808</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/n382_s3/F</td>
</tr>
<tr>
<td>13.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>12.346</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.920</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_0_s1/CLK</td>
</tr>
<tr>
<td>12.890</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
<tr>
<td>12.490</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/step_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.335</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.173</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.248, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.554, 44.606%; route: 3.057, 53.387%; tC2Q: 0.115, 2.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>422.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>420.931</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>419.753</td>
<td>419.753</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>419.753</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>420.083</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>420.327</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>420.785</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>422.214</td>
<td>1.429</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>420.000</td>
<td>420.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>420.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>421.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>421.331</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>420.931</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 75.715%; tC2Q: 0.458, 24.285%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.971</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL17[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.123, 77.105%; tC2Q: 0.333, 22.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.971</td>
<td>1.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.123, 77.105%; tC2Q: 0.333, 22.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>1.995</td>
<td>1.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.147, 77.477%; tC2Q: 0.333, 22.523%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.015</td>
<td>1.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.167, 77.788%; tC2Q: 0.333, 22.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>461.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>461.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>460.000</td>
<td>460.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>460.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>460.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>461.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R18C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0/Q</td>
</tr>
<tr>
<td>461.877</td>
<td>0.577</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>459.877</td>
<td>459.877</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>459.877</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>461.537</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>461.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>461.567</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>461.815</td>
<td>0.248</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.694</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.577, 63.402%; tC2Q: 0.333, 36.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.230</td>
<td>1.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.382, 80.571%; tC2Q: 0.333, 19.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>1.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.386, 80.613%; tC2Q: 0.333, 19.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.234</td>
<td>1.386</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.386, 80.613%; tC2Q: 0.333, 19.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.255</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.255</td>
<td>1.407</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.407, 80.847%; tC2Q: 0.333, 19.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.258</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.410, 80.884%; tC2Q: 0.333, 19.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.269</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 81.002%; tC2Q: 0.333, 18.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.283</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.270</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.270</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL4[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL4[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 81.014%; tC2Q: 0.333, 18.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.284</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 81.161%; tC2Q: 0.333, 18.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.284</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL3[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL3[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 81.161%; tC2Q: 0.333, 18.839%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1001.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1000.996</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>1001.418</td>
<td>0.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.570, 63.116%; tC2Q: 0.333, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R11C23[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.102</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.590</td>
<td>0.075</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 43.233%; tC2Q: 0.333, 56.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>149.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.663</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>148.996</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_9_s0/Q</td>
</tr>
<tr>
<td>149.227</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.661</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>148.691</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>148.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>149.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.663</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>148.996</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_8_s0/Q</td>
</tr>
<tr>
<td>149.227</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.661</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>148.691</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>148.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>149.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.663</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>148.996</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C23[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s0/Q</td>
</tr>
<tr>
<td>149.227</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.661</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10/CLK</td>
</tr>
<tr>
<td>148.691</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10</td>
</tr>
<tr>
<td>148.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>149.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>148.706</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.663</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>148.996</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C24[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_10_s0/Q</td>
</tr>
<tr>
<td>149.237</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>148.478</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>148.661</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>148.691</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td>148.706</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 41.956%; tC2Q: 0.333, 58.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.086</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.530</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_done_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_done_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_done_1_s0/Q</td>
</tr>
<tr>
<td>1.086</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.530</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.590</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C15[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0/Q</td>
</tr>
<tr>
<td>2.577</td>
<td>1.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.729, 83.841%; tC2Q: 0.333, 16.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R12C24[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s2/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>229</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12/CLK</td>
</tr>
<tr>
<td>0.528</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C24</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 44.954%; tC2Q: 0.333, 55.046%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.598</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0/Q</td>
</tr>
<tr>
<td>2.586</td>
<td>1.738</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>1.958</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL2[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>1.988</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>1.988</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL2[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.738, 83.905%; tC2Q: 0.333, 16.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 71.550%; route: 0.085, 28.450%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.284</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>587.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>580.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.000</td>
<td>580.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>580.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>581.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>581.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>583.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>584.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>587.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL18[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>580.247</td>
<td>580.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>580.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>580.577</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>580.821</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4/PCLK</td>
</tr>
<tr>
<td>580.791</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>580.746</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL18[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.787</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.945</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>47.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.084</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>41.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>41.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>43.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>44.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>47.029</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.123</td>
<td>40.123</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.123</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>41.784</td>
<td>1.661</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>41.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>42.038</td>
<td>0.254</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>42.159</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>42.129</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>42.084</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.674</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.254, 67.615%; route: 0.121, 32.385%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL23[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL23[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL27[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL27[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL26[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL26[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL25[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL25[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL24[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL24[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL21[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL21[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>87.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>82.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.000</td>
<td>80.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>80.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>81.361</td>
<td>1.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C10[2][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>81.820</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R22C10[2][B]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_3_s0/Q</td>
</tr>
<tr>
<td>83.468</td>
<td>1.648</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/I0</td>
</tr>
<tr>
<td>84.567</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>523</td>
<td>R14C2[0][B]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/ddr_rsti_s0/F</td>
</tr>
<tr>
<td>87.030</td>
<td>2.462</td>
<td>tNET</td>
<td>FF</td>
<td>4</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>80.247</td>
<td>80.247</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>80.247</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>81.907</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>81.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>82.156</td>
<td>0.248</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>82.271</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>82.241</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>82.196</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.361, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 19.389%; route: 4.111, 72.525%; tC2Q: 0.458, 8.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.248, 68.348%; route: 0.115, 31.652%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>0.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>1.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/dll_rst_s0/Q</td>
</tr>
<tr>
<td>1.852</td>
<td>0.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/n492_s1/I1</td>
</tr>
<tr>
<td>2.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td style=" background: #97FFFF;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/n492_s1/F</td>
</tr>
<tr>
<td>3.483</td>
<td>1.259</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.661</td>
<td>1.661</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_R</td>
<td>gowin_rpll_inst/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.661</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>1.873</td>
<td>0.213</td>
<td>tINS</td>
<td>RR</td>
<td>41</td>
<td>-</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>2.159</td>
<td>0.286</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/HCLKIN</td>
</tr>
<tr>
<td>2.189</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv</td>
</tr>
<tr>
<td>2.201</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 14.780%; route: 1.812, 71.976%; tC2Q: 0.333, 13.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.213, 42.689%; route: 0.286, 57.311%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>500.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>500.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>501.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>501.871</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>500.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>500.525</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1/CLK</td>
</tr>
<tr>
<td>500.555</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
<tr>
<td>500.570</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>501.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>500.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>500.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C27[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/CLK</td>
</tr>
<tr>
<td>501.300</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R17C27[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0/Q</td>
</tr>
<tr>
<td>501.871</td>
<td>0.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>500.330</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>500.525</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1/CLK</td>
</tr>
<tr>
<td>500.555</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
<tr>
<td>500.570</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C27[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.441</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.572, 63.164%; tC2Q: 0.333, 36.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_we_32b_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_we_32b_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_we_32b_s2/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_we_32b_s2</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_we_32b_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_de_24b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_de_24b_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_de_24b_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_de_24b_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C28[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_de_24b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_0_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_0_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C29[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_1_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_1_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_3_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_3_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_4_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_4_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_5_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_5_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_6_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_6_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C31[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_7_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_7_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_8_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_8_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C29[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_9_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_9_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_10_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_10_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[0][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_11_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_11_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_12_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_12_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_13_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_13_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_14_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_14_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_15_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_15_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[1][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_16_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_16_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[2][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_17_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_17_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][B]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_18_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_18_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.391</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.011</td>
</tr>
<tr>
<td class="label">From</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>vdg_pix_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>724</td>
<td>LEFTSIDE[0]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1000.515</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[2][A]</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/CLK</td>
</tr>
<tr>
<td>1000.848</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>477</td>
<td>R14C17[2][A]</td>
<td style=" font-weight:bold;">PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0/Q</td>
</tr>
<tr>
<td>1002.391</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td style=" font-weight:bold;">VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>vdg_pix_clk</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>296</td>
<td>R2C2[0][A]</td>
<td>vdg_pix_clk_s1/F</td>
</tr>
<tr>
<td>1000.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_19_s0/CLK</td>
</tr>
<tr>
<td>1000.996</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_19_s0</td>
</tr>
<tr>
<td>1001.011</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[2][A]</td>
<td>VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.543, 82.234%; tC2Q: 0.333, 17.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.966, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_63_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_63_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/rd_data_d_63_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/shift_burst128_w_1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_14_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].id_reg_10_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_21_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[1].id_reg_5_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/read_calibration[0].times_reg_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_7_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_7_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_7_s3/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_1_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_1_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_1_s3/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.845</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.095</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.173</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.503</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.765</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.346</td>
<td>0.000</td>
<td></td>
<td></td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.676</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>12.860</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/tvcs_cnt_0_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>724</td>
<td>dma_clk</td>
<td>-2.301</td>
<td>0.262</td>
</tr>
<tr>
<td>523</td>
<td>ddr_rsti</td>
<td>-6.284</td>
<td>2.462</td>
</tr>
<tr>
<td>477</td>
<td>init_calib</td>
<td>0.266</td>
<td>3.633</td>
</tr>
<tr>
<td>296</td>
<td>vdg_pix_clk</td>
<td>-6.284</td>
<td>1.727</td>
</tr>
<tr>
<td>229</td>
<td>pix_clk</td>
<td>-3.058</td>
<td>0.257</td>
</tr>
<tr>
<td>84</td>
<td>next_state.ST_IFF0_WRITE_DDR</td>
<td>-0.272</td>
<td>2.828</td>
</tr>
<tr>
<td>82</td>
<td>n64_5</td>
<td>-0.232</td>
<td>2.352</td>
</tr>
<tr>
<td>67</td>
<td>allian_cnt[0]</td>
<td>14.456</td>
<td>2.178</td>
</tr>
<tr>
<td>65</td>
<td>rd_data_valid_d1_0[1]</td>
<td>5.485</td>
<td>4.904</td>
</tr>
<tr>
<td>65</td>
<td>rd_data_valid_d1[0]</td>
<td>7.403</td>
<td>3.262</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R14C8</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C22</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R8C31</td>
<td>81.94%</td>
</tr>
<tr>
<td>R12C32</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C27</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C10</td>
<td>80.56%</td>
</tr>
<tr>
<td>R12C33</td>
<td>80.56%</td>
</tr>
<tr>
<td>R18C33</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
