INFO-FLOW: Workspace G:/Repo/hls_project/vivado_hls/solution1 opened at Sat Jun 05 22:28:37 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.135 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.209 sec.
Command     ap_source done; 0.209 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.7 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.897 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.25 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
Execute   config_sdx -target none 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   config_export -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'src/kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling src/kernel.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted src/kernel.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "src/kernel.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E src/kernel.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp
Command       clang done; 1.572 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.154 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp"  -o "G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from src/kernel.cpp:1:
src/kernel.cpp:35:19: warning: '&&' within '||' [-Wlogical-op-parentheses]
  return (i == 0) && (c == 'A') || (i == 1) && (c == 'C') ||
         ~~~~~~~~~^~~~~~~~~~~~~ ~~
src/kernel.cpp:35:19: note: place parentheses around the '&&' expression to silence this warning
  return (i == 0) && (c == 'A') || (i == 1) && (c == 'C') ||
                  ^
         (                     )
src/kernel.cpp:35:45: warning: '&&' within '||' [-Wlogical-op-parentheses]
  return (i == 0) && (c == 'A') || (i == 1) && (c == 'C') ||
                                ~~ ~~~~~~~~~^~~~~~~~~~~~~
src/kernel.cpp:35:45: note: place parentheses around the '&&' expression to silence this warning
  return (i == 0) && (c == 'A') || (i == 1) && (c == 'C') ||
                                            ^
                                   (                     )
src/kernel.cpp:36:19: warning: '&&' within '||' [-Wlogical-op-parentheses]
         (i == 2) && (c == 'G') || (i == 3) && (c == 'T');
         ~~~~~~~~~^~~~~~~~~~~~~
src/kernel.cpp:36:19: note: place parentheses around the '&&' expression to silence this warning
         (i == 2) && (c == 'G') || (i == 3) && (c == 'T');
                  ^
         (                     )
src/kernel.cpp:36:45: warning: '&&' within '||' [-Wlogical-op-parentheses]
         (i == 2) && (c == 'G') || (i == 3) && (c == 'T');
                                ~~ ~~~~~~~~~^~~~~~~~~~~~~
src/kernel.cpp:36:45: note: place parentheses around the '&&' expression to silence this warning
         (i == 2) && (c == 'G') || (i == 3) && (c == 'T');
                                            ^
                                   (                     )
4 warnings generated.
Command       clang done; 1.498 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 -directive=G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.diag.yml G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.out.log 2> G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.kernel.pp.0.cpp.err.log 
Command       ap_eval done; 0.193 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.out.log 2> G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/tidy-3.1.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.134 sec.
Execute         source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.out.log 2> G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.kernel.pp.0.cpp.err.log 
Command         ap_eval done; 0.247 sec.
Command       tidy_31 done; 0.42 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.115 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.bc
Command       clang done; 1.509 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.g.bc -hls-opt -except-internalize bwa_align -LC:/Xilinx/Vivado/2019.2/win64/lib -lhlsm -lhlsmc++ -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.346 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 171.914 ; gain = 79.492
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 171.914 ; gain = 79.492
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.pp.bc -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2019.2/win64/lib -lfloatconversion -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.862 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top bwa_align -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.0.bc -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 171.914 ; gain = 79.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.1.bc -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'match_symbol' into 'bwa_align' (src/kernel.cpp:120) automatically.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 171.914 ; gain = 79.492
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.g.1.bc to G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.o.1.bc -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_OUTER' (src/kernel.cpp:69) in function 'bwa_align' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_INNER' (src/kernel.cpp:100) in function 'bwa_align' completely with a factor of 4.
WARNING: [XFORM 203-104] Completely partitioning array 'read' (src/kernel.cpp:44) accessed through non-constant indices on dimension 1 (src/kernel.cpp:120:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'read' (src/kernel.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cum' (src/kernel.cpp:44) in dimension 1 completely.
Command         transform done; 0.992 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/kernel.cpp:37:1) in function 'match_symbol'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel.cpp:91:5) to (src/kernel.cpp:110:7) in function 'bwa_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel.cpp:105:9) to (src/kernel.cpp:110:7) in function 'bwa_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel.cpp:105:9) to (src/kernel.cpp:110:7) in function 'bwa_align'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/kernel.cpp:105:9) to (src/kernel.cpp:110:7) in function 'bwa_align'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'match_symbol' into 'bwa_align' (src/kernel.cpp:120) automatically.
Command         transform done; 0.963 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 171.914 ; gain = 79.492
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.o.2.bc -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 2.8 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 171.914 ; gain = 79.492
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.731 sec.
Command     elaborate done; 12.86 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'bwa_align' ...
Execute       ap_set_top_model bwa_align 
Execute       get_model_list bwa_align -filter all-wo-channel -topdown 
Execute       preproc_iomode -model bwa_align 
Execute       get_model_list bwa_align -filter all-wo-channel 
INFO-FLOW: Model list for configure: bwa_align
INFO-FLOW: Configuring Module : bwa_align ...
Execute       set_default_model bwa_align 
Execute       apply_spec_resource_limit bwa_align 
INFO-FLOW: Model list for preprocess: bwa_align
INFO-FLOW: Preprocessing Module: bwa_align ...
Execute       set_default_model bwa_align 
Execute       cdfg_preprocess -model bwa_align 
Command       cdfg_preprocess done; 0.536 sec.
Execute       rtl_gen_preprocess bwa_align 
WARNING: [SYN 201-107] Renaming port name 'bwa_align/buf' to 'bwa_align/buf_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: bwa_align
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'bwa_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model bwa_align 
Execute       schedule -model bwa_align 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_OUTER'.
WARNING: [SCHED 204-68] The II Violation in module 'bwa_align' (Loop: LOOP_OUTER): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('buf_addr_8_write_ln91', src/kernel.cpp:91) of variable 'add_ln91', src/kernel.cpp:91 on array 'buf_r' and 'load' operation ('i', src/kernel.cpp:71) on array 'buf_r'.
WARNING: [SCHED 204-68] The II Violation in module 'bwa_align' (Loop: LOOP_OUTER): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('buf_addr_12_write_ln112', src/kernel.cpp:112) of variable 'i', src/kernel.cpp:71 on array 'buf_r' and 'load' operation ('i', src/kernel.cpp:71) on array 'buf_r'.
WARNING: [SCHED 204-68] The II Violation in module 'bwa_align' (Loop: LOOP_OUTER): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('buf_addr_18_write_ln134', src/kernel.cpp:134) of variable 'select_ln104', src/kernel.cpp:104 on array 'buf_r' and 'load' operation ('i', src/kernel.cpp:71) on array 'buf_r'.
WARNING: [SCHED 204-68] The II Violation in module 'bwa_align' (Loop: LOOP_OUTER): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('buf_addr_24_write_ln134', src/kernel.cpp:134) of variable 'select_ln104_1', src/kernel.cpp:104 on array 'buf_r' and 'load' operation ('i', src/kernel.cpp:71) on array 'buf_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_addr_40_write_ln134', src/kernel.cpp:134) of variable 'select_ln104_3', src/kernel.cpp:104 on array 'buf_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 20, Depth = 20.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.406 sec.
INFO: [HLS 200-111]  Elapsed time: 19.229 seconds; current allocated memory: 100.143 MB.
Execute       syn_report -verbosereport -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.verbose.sched.rpt 
Command       syn_report done; 0.413 sec.
Execute       db_write -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.sched.adb -f 
Command       db_write done; 0.317 sec.
INFO-FLOW: Finish scheduling bwa_align.
Execute       set_default_model bwa_align 
Execute       bind -model bwa_align 
BIND OPTION: model=bwa_align
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.247 sec.
INFO: [HLS 200-111]  Elapsed time: 1.011 seconds; current allocated memory: 103.021 MB.
Execute       syn_report -verbosereport -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.verbose.bind.rpt 
Command       syn_report done; 0.599 sec.
Execute       db_write -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.bind.adb -f 
Command       db_write done; 0.362 sec.
INFO-FLOW: Finish binding bwa_align.
Execute       get_model_list bwa_align -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess bwa_align 
INFO-FLOW: Model list for RTL generation: bwa_align
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'bwa_align' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model bwa_align -vendor xilinx -mg_file G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/res_sa_itv' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/buf_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/occ' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/cum_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/cum_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/cum_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/cum_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/refn' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_18' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_19' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_20' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_21' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_22' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_23' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_24' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_25' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_26' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_27' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_28' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_29' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_30' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_31' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_32' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_33' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_34' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_35' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_36' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_37' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_38' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_39' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_40' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_41' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_42' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_43' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_44' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_45' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_46' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_47' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_48' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_49' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_50' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_51' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_52' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_53' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_54' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_55' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_56' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_57' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_58' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_59' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_60' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_61' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_62' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_63' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_64' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_65' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_66' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_67' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_68' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_69' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_70' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_71' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_72' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_73' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_74' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_75' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_76' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_77' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_78' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_79' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_80' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_81' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_82' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_83' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_84' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_85' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_86' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_87' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_88' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_89' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_90' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_91' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_92' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_93' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_94' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_95' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_96' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_97' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_98' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_99' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_100' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_101' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_102' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_103' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_104' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_105' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_106' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_107' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_108' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_109' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_110' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_111' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_112' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_113' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_114' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_115' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_116' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_117' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_118' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_119' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_120' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_121' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_122' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_123' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_124' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_125' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_126' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_127' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_128' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_129' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_130' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_131' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_132' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_133' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_134' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_135' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_136' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_137' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_138' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_139' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_140' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_141' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_142' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_143' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_144' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_145' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_146' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_147' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_148' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_149' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_150' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_151' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_152' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_153' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_154' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_155' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_156' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_157' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_158' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_159' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_160' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_161' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_162' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_163' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_164' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_165' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_166' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_167' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_168' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_169' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_170' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_171' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_172' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_173' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_174' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_175' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_176' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_177' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_178' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_179' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_180' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_181' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_182' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_183' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_184' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_185' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_186' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_187' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_188' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_189' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_190' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_191' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_192' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_193' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_194' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_195' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_196' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_197' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_198' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_199' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_200' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_201' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_202' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_203' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_204' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_205' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_206' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_207' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_208' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_209' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_210' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_211' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_212' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_213' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_214' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_215' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_216' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_217' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_218' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_219' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_220' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_221' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_222' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_223' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_224' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_225' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_226' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_227' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_228' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_229' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_230' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_231' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_232' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_233' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_234' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_235' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_236' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_237' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_238' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_239' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_240' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_241' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_242' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_243' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_244' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_245' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_246' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_247' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_248' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_249' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_250' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_251' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_252' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_253' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_254' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/read_255' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'bwa_align/readn' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'bwa_align' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'bwa_align_mux_2568_8_1_1' to 'bwa_align_mux_256bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'bwa_align_mux_256bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'bwa_align'.
Command       create_rtl_model done; 1.704 sec.
INFO: [HLS 200-111]  Elapsed time: 2.717 seconds; current allocated memory: 106.809 MB.
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.rtl_wrap.cfg.tcl 
Execute       gen_rtl bwa_align -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o G:/Repo/hls_project/vivado_hls/solution1/syn/systemc/bwa_align -synmodules bwa_align 
Execute       gen_rtl bwa_align -istop -style xilinx -f -lang vhdl -o G:/Repo/hls_project/vivado_hls/solution1/syn/vhdl/bwa_align 
Command       gen_rtl done; 0.282 sec.
Execute       gen_rtl bwa_align -istop -style xilinx -f -lang vlog -o G:/Repo/hls_project/vivado_hls/solution1/syn/verilog/bwa_align 
Command       gen_rtl done; 0.17 sec.
Execute       syn_report -csynth -model bwa_align -o G:/Repo/hls_project/vivado_hls/solution1/syn/report/bwa_align_csynth.rpt 
Command       syn_report done; 0.167 sec.
Execute       syn_report -rtlxml -model bwa_align -o G:/Repo/hls_project/vivado_hls/solution1/syn/report/bwa_align_csynth.xml 
Command       syn_report done; 0.169 sec.
Execute       syn_report -verbosereport -model bwa_align -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.verbose.rpt 
Command       syn_report done; 1.391 sec.
Execute       db_write -model bwa_align -f -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.adb 
Command       db_write done; 0.54 sec.
Execute       gen_tb_info bwa_align -p G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align 
Execute       export_constraint_db -f -tool general -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.constraint.tcl 
Execute       syn_report -designview -model bwa_align -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.design.xml 
Command       syn_report done; 0.259 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model bwa_align -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model bwa_align -o G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks bwa_align 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain bwa_align 
INFO-FLOW: Model list for RTL component generation: bwa_align
INFO-FLOW: Handling components in module [bwa_align] ... 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.compgen.tcl 
INFO-FLOW: Found component bwa_align_mux_256bkb.
INFO-FLOW: Append model bwa_align_mux_256bkb
INFO-FLOW: Append model bwa_align
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: bwa_align_mux_256bkb bwa_align
INFO-FLOW: To file: write model bwa_align_mux_256bkb
INFO-FLOW: To file: write model bwa_align
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model bwa_align -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.10 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d G:/Repo/hls_project/vivado_hls/solution1
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.116 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.176 sec.
Command       ap_source done; 0.176 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d G:/Repo/hls_project/vivado_hls/solution1
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.126 sec.
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.186 sec.
Command       ap_source done; 0.186 sec.
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=bwa_align xml_exists=0
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.rtl_wrap.cfg.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.rtl_wrap.cfg.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.rtl_wrap.cfg.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute         source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute         source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 2.998 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.constraint.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=534
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=266
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=2 #gSsdmPorts=534
Execute       source C:/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.rtl_wrap.cfg.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.compgen.dataonly.tcl 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.constraint.tcl 
Execute       sc_get_clocks bwa_align 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/bwa_align.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 195.207 ; gain = 102.785
INFO: [VHDL 208-304] Generating VHDL RTL for bwa_align.
INFO: [VLOG 209-307] Generating Verilog RTL for bwa_align.
Command     autosyn done; 22.214 sec.
Command   csynth_design done; 35.086 sec.
Command ap_source done; 36.595 sec.
Execute cleanup_all 
INFO-FLOW: Workspace G:/Repo/hls_project/vivado_hls/solution1 opened at Sun Jun 06 02:48:02 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.139 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.202 sec.
Command     ap_source done; 0.203 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.627 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.825 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.18 sec.
Execute   csim_design -argv "G:\Repo\hls_project\data\ref\1.fasta.fmi" "G:\Repo\hls_project\data\reads\1.fastq" -quiet 
Execute     source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted G:/Repo/hls_project/src/bwa.cpp 
Execute     is_xip G:/Repo/hls_project/src/bwa.cpp 
Execute     is_encrypted G:/Repo/hls_project/src/align.cpp 
Execute     is_xip G:/Repo/hls_project/src/align.cpp 
Execute     is_encrypted G:/Repo/hls_project/src/BWT.cpp 
Execute     is_xip G:/Repo/hls_project/src/BWT.cpp 
Execute     is_encrypted G:/Repo/hls_project/data/reads/1.fastq 
Execute     is_xip G:/Repo/hls_project/data/reads/1.fastq 
Execute     is_encrypted G:/Repo/hls_project/data/ref/1.fasta.fmi 
Execute     is_xip G:/Repo/hls_project/data/ref/1.fasta.fmi 
Execute     is_encrypted G:/Repo/hls_project/src/kernel.cpp 
Execute     is_xip G:/Repo/hls_project/src/kernel.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.884 sec.
Command ap_source done; error code: 1; 5.069 sec.
Execute cleanup_all 
INFO-FLOW: Workspace G:/Repo/hls_project/vivado_hls/solution1 opened at Sun Jun 06 02:50:03 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.195 sec.
Command     ap_source done; 0.195 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.601 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.793 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Command   open_solution done; 1.11 sec.
Execute   csim_design -argv "G:\Repo\hls_project\data\ref\1.fasta.fmi" "G:\Repo\hls_project\data\reads\1.fastq" -quiet 
Execute     source G:/Repo/hls_project/vivado_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted G:/Repo/hls_project/src/bwa.cpp 
Execute     is_xip G:/Repo/hls_project/src/bwa.cpp 
Execute     is_encrypted G:/Repo/hls_project/src/align.cpp 
Execute     is_xip G:/Repo/hls_project/src/align.cpp 
Execute     is_encrypted G:/Repo/hls_project/src/BWT.cpp 
Execute     is_xip G:/Repo/hls_project/src/BWT.cpp 
Execute     is_encrypted G:/Repo/hls_project/data/reads/1.fastq 
Execute     is_xip G:/Repo/hls_project/data/reads/1.fastq 
Execute     is_encrypted G:/Repo/hls_project/data/ref/1.fasta.fmi 
Execute     is_xip G:/Repo/hls_project/data/ref/1.fasta.fmi 
Execute     is_encrypted G:/Repo/hls_project/src/kernel.cpp 
Execute     is_xip G:/Repo/hls_project/src/kernel.cpp 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.273 sec.
Command ap_source done; error code: 1; 2.388 sec.
Execute cleanup_all 
