/* Generated by Yosys 0.38 (git sha1 a0cd5d1bb, gcc 11.2.1 -fPIC -Os) */

module fabric_clk_buf_primitive_inst(\$auto$rs_design_edit.cc:880:execute$414 , wire1, wire_out_clk);
  output \$auto$rs_design_edit.cc:880:execute$414 ;
  input wire1;
  output wire_out_clk;
  wire \$auto$rs_design_edit.cc:880:execute$414 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/rtl/clk_buf_primitive_inst.v:6.6-6.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/rtl/clk_buf_primitive_inst.v:6.6-6.11" *)
  wire wire1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/rtl/clk_buf_primitive_inst.v:7.5-7.17" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/clk_buf_primitive_inst/rtl/clk_buf_primitive_inst.v:7.5-7.17" *)
  wire wire_out_clk;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_06_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$193$auto$blifparse.cc:377:parse_blif$194  (
    .C(wire1),
    .D(wire1),
    .E(1'h1),
    .Q(wire_out_clk),
    .R(1'h1)
  );
  assign \$auto$rs_design_edit.cc:880:execute$414  = 1'h1;
endmodule
