
RISC-V Processor Debug Log
==========================
Session: 2025-07-07 04:10:43
Log File: logs/risc_v_debug_20250707_041043.log
==========================

[04:10:43.004] INFO    | üöÄ Simple Logger Started
[04:10:43.004] SUCCESS | üñ•Ô∏è Processor initialized with logging
[04:10:43.004] INFO    | üìÇ Loading program from: src/examples/branch_test.asm
[04:10:43.006] SUCCESS | Program loaded: 11 instructions
[04:10:43.006] INFO    | ‚ñ∂Ô∏è Starting execution (max 100 cycles)
[04:10:43.006] INFO    | Cycle   0 | PC:0x0001 | 0x510A | addi x1, x0, -6 | {'reg_changes': {'x1': '0‚Üí10'}}
[04:10:43.006] INFO    | Cycle   1 | PC:0x0002 | 0x5205 | addi x2, x0, 5 | {'reg_changes': {'x2': '0‚Üí5'}}
[04:10:43.006] INFO    | Cycle   2 | PC:0x0003 | 0xA123 | beq x1, x2, 3
[04:10:43.006] INFO    | Cycle   3 | PC:0x0004 | 0x9100 | sw x1, 0(x0)
[04:10:43.007] INFO    | Cycle   4 | PC:0x0007 | 0xB123 | bne x1, x2, 3
[04:10:43.007] INFO    | Cycle   5 | PC:0x0008 | 0x9300 | sw x3, 0(x0)
[04:10:43.007] INFO    | Cycle   6 | PC:0x0009 | 0x0312 | add x3, x1, x2 | {'reg_changes': {'x3': '0‚Üí15'}}
[04:10:43.007] INFO    | Cycle   7 | PC:0x000A | 0x9300 | sw x3, 0(x0)
[04:10:43.007] INFO    | Cycle   8 | PC:0x000A | 0xF000 | halt
[04:10:43.007] SUCCESS | Program completed successfully in 9 cycles
[04:10:43.007] SUCCESS | Execution completed in 9 cycles


Session ended: 2025-07-07 04:10:43.008491
