<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='177' type='bool'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='944' u='r' c='_ZNK4llvm16GenericScheduler20shouldTrackLaneMasksEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='2772' u='w' c='_ZN4llvm16GenericScheduler10initPolicyENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_j'/>
<offset>8</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='175'>/// Track LaneMasks to allow reordering of independent subregister writes
  /// of the same vreg. \sa MachineSchedStrategy::shouldTrackLaneMasks()</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp' l='537' u='w' c='_ZNK4llvm12GCNSubtarget19overrideSchedPolicyERNS_18MachineSchedPolicyEj'/>
