------------------------------------------------------------------
-- stratixiv_hssi_tx_pcs parameterized megafunction component declaration
-- Generated with 'mega_defn_creator' loader - do not edit
------------------------------------------------------------------

FUNCTION stratixiv_hssi_tx_pcs(
	bitslipboundaryselect[4..0],
	coreclk,
	ctrlenable[3..0],
	datain[39..0],
	datainfull[43..0],
	detectrxloop,
	digitalreset,
	dispval[3..0],
	dpriodisable,
	dprioin[149..0],
	elecidleinfersel[2..0],
	enrevparallellpbk,
	forcedisp[3..0],
	forcedispcompliance,
	forceelecidle,
	freezptr,
	hipdatain[9..0],
	hipdetectrxloop,
	hipelecidleinfersel[2..0],
	hipforceelecidle,
	hippowerdn[1..0],
	hiptxdeemph,
	hiptxmargin[2..0],
	invpol,
	iqpphfifoxnbytesel[1..0],
	iqpphfifoxnrdclk[1..0],
	iqpphfifoxnrdenable[1..0],
	iqpphfifoxnwrenable[1..0],
	localrefclk,
	phfifobyteserdisable,
	phfifoptrsreset,
	phfiforddisable,
	phfiforeset,
	phfifowrenable,
	phfifox4bytesel,
	phfifox4rdclk,
	phfifox4rdenable,
	phfifox4wrenable,
	phfifoxnbottombytesel,
	phfifoxnbottomrdclk,
	phfifoxnbottomrdenable,
	phfifoxnbottomwrenable,
	phfifoxnbytesel[2..0],
	phfifoxnptrsreset[2..0],
	phfifoxnrdclk[2..0],
	phfifoxnrdenable[2..0],
	phfifoxntopbytesel,
	phfifoxntoprdclk,
	phfifoxntoprdenable,
	phfifoxntopwrenable,
	phfifoxnwrenable[2..0],
	pipestatetransdone,
	pipetxdeemph,
	pipetxmargin[2..0],
	pipetxswing,
	powerdn[1..0],
	prbscidenable,
	quadreset,
	rateswitch,
	rateswitchisdone,
	rateswitchxndone,
	refclk,
	revparallelfdbk[19..0],
	xgmctrl,
	xgmdatain[7..0]
)
WITH(
	allow_polarity_inversion,
	auto_spd_self_switch_enable,
	bitslip_enable,
	channel_bonding,
	channel_number,
	channel_width,
	core_clock_0ppm,
	datapath_low_latency_mode,
	datapath_protocol,
	disable_ph_low_latency_mode,
	disparity_mode,
	dprio_config_mode,
	elec_idle_delay,
	enable_bit_reversal,
	enable_idle_selection,
	enable_phfifo_bypass,
	enable_reverse_parallel_loopback,
	enable_self_test_mode,
	enable_symbol_swap,
	enc_8b_10b_compatibility_mode,
	enc_8b_10b_mode,
	force_echar,
	force_kchar,
	hip_enable,
	iqp_bypass,
	iqp_ph_fifo_xn_select,
	logical_channel_address,
	lpm_type,
	ph_fifo_reg_mode,
	ph_fifo_reset_enable,
	ph_fifo_user_ctrl_enable,
	ph_fifo_xn_mapping0,
	ph_fifo_xn_mapping1,
	ph_fifo_xn_mapping2,
	ph_fifo_xn_select,
	pipe_auto_speed_nego_enable,
	pipe_freq_scale_mode,
	pipe_voltage_swing_control,
	prbs_all_one_detect,
	prbs_cid_pattern,
	prbs_cid_pattern_length,
	protocol_hint,
	refclk_select,
	reset_clock_output_during_digital_reset,
	self_test_mode,
	use_double_data_mode,
	use_serializer_double_data_mode,
	wr_clk_mux_select
)
RETURNS(
	clkout,
	coreclkout,
	dataout[19..0],
	dprioout[149..0],
	forceelecidleout,
	grayelecidleinferselout[2..0],
	hiptxclkout,
	iqpphfifobyteselout,
	iqpphfifordclkout,
	iqpphfifordenableout,
	iqpphfifowrenableout,
	parallelfdbkout[19..0],
	phfifobyteselout,
	phfifooverflow,
	phfifordclkout,
	phfiforddisableout,
	phfifordenableout,
	phfiforesetout,
	phfifounderflow,
	phfifowrenableout,
	pipeenrevparallellpbkout,
	pipepowerdownout[1..0],
	pipepowerstateout[3..0],
	rateswitchout,
	rdenablesync,
	txdetectrx,
	xgmctrlenable,
	xgmdataout[7..0]
);