

================================================================
== Vitis HLS Report for 'readDataM2S'
================================================================
* Date:           Thu Jan 14 21:55:37 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Adler32Kernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_20_1  |        ?|        ?|         3|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 44
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 44 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 44 42 
42 --> 43 
43 --> 41 
44 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.91>
ST_1 : Operation 45 [1/1] (1.45ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %n" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 45 'read' 'n_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%inData_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %inData" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 46 'read' 'inData_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (1.45ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_fifo.i32P, i32 %n_out, i32 %n_read" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 47 'write' 'write_ln63' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outDataStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inData, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outDataStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem2, void @empty_4, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.88ns)   --->   "%sub_i = add i32 %n_read, i32" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 55 'add' 'sub_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sub_i, i32" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 56 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.88ns)   --->   "%p_neg_i = sub i32, i32 %n_read" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 57 'sub' 'p_neg_i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_lshr_cast_cast_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %p_neg_i, i32, i32" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 58 'partselect' 'p_lshr_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_lshr_cast_cast_i_cast = zext i30 %p_lshr_cast_cast_i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 59 'zext' 'p_lshr_cast_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.86ns)   --->   "%p_neg_t_i = sub i31, i31 %p_lshr_cast_cast_i_cast" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 60 'sub' 'p_neg_t_i' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast_i = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %sub_i, i32, i32" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 61 'partselect' 'p_lshr_f_cast_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_lshr_f_cast_cast_i_cast = zext i30 %p_lshr_f_cast_cast_i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 62 'zext' 'p_lshr_f_cast_cast_i_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.25ns)   --->   "%div_i = select i1 %tmp, i31 %p_neg_t_i, i31 %p_lshr_f_cast_cast_i_cast" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:19]   --->   Operation 63 'select' 'div_i' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i31 %div_i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 64 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.85ns)   --->   "%icmp_ln20 = icmp_sgt  i32 %n_read, i32" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 65 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.exit, void %.lr.ph.i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 66 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %inData_read, i32, i32" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 67 'partselect' 'trunc_ln' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln20_1 = sext i58 %trunc_ln" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 68 'sext' 'sext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i512 %gmem2, i64 %sext_ln20_1" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 69 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [38/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 70 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 71 [37/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 71 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 72 [36/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 72 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 73 [35/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 73 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 74 [34/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 75 [33/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 76 [32/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 77 [31/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 78 [30/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 79 [29/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 80 [28/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 81 [27/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 81 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 82 [26/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 82 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 83 [25/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 83 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 84 [24/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 85 [23/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 85 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 86 [22/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 86 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 87 [21/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 87 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 88 [20/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 88 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 89 [19/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 89 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 90 [18/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 90 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 91 [17/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 91 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 92 [16/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 92 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 93 [15/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 93 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 94 [14/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 94 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 95 [13/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 96 [12/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 97 [11/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 98 [10/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 99 [9/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 100 [8/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 101 [7/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 101 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 102 [6/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 102 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 103 [5/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 104 [4/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 105 [3/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 106 [2/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 107 [1/38] (2.92ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem2_addr, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 108 [1/1] (0.60ns)   --->   "%br_ln20 = br void %bb.i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 108 'br' 'br_ln20' <Predicate = true> <Delay = 0.60>

State 41 <SV = 40> <Delay = 0.88>
ST_41 : Operation 109 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln20, void %bb.split.i, i32, void %.lr.ph.i" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 109 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 110 [1/1] (0.85ns)   --->   "%icmp_ln20_1 = icmp_eq  i32 %i, i32 %sext_ln20" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 110 'icmp' 'icmp_ln20_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln20 = add i32 %i, i32" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 111 'add' 'add_ln20' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20_1, void %bb.split.i, void %.exit.loopexit" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 112 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 113 [1/1] (2.92ns)   --->   "%gmem2_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem2_addr, i1 %empty" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 113 'read' 'gmem2_addr_read' <Predicate = (!icmp_ln20_1)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 1.46>
ST_43 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 114 'specpipeline' 'specpipeline_ln20' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_43 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:20->/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 115 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>
ST_43 : Operation 116 [1/1] (1.46ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P, i512 %outDataStrm, i512 %gmem2_addr_read" [/opt/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 116 'write' 'write_ln167' <Predicate = (!icmp_ln20_1)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.57> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 64> <FIFO>
ST_43 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln20_1)> <Delay = 0.00>

State 44 <SV = 41> <Delay = 0.00>
ST_44 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 118 'br' 'br_ln0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_44 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [/home/centos/workspace/adler32_security_benchmark/src/kernel/adler32_kernel.cpp:63]   --->   Operation 119 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ outDataStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inData]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read                    (read         ) [ 001000000000000000000000000000000000000000000]
inData_read               (read         ) [ 001000000000000000000000000000000000000000000]
write_ln63                (write        ) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000000000000]
specinterface_ln0         (specinterface) [ 000000000000000000000000000000000000000000000]
sub_i                     (add          ) [ 000000000000000000000000000000000000000000000]
tmp                       (bitselect    ) [ 000000000000000000000000000000000000000000000]
p_neg_i                   (sub          ) [ 000000000000000000000000000000000000000000000]
p_lshr_cast_cast_i        (partselect   ) [ 000000000000000000000000000000000000000000000]
p_lshr_cast_cast_i_cast   (zext         ) [ 000000000000000000000000000000000000000000000]
p_neg_t_i                 (sub          ) [ 000000000000000000000000000000000000000000000]
p_lshr_f_cast_cast_i      (partselect   ) [ 000000000000000000000000000000000000000000000]
p_lshr_f_cast_cast_i_cast (zext         ) [ 000000000000000000000000000000000000000000000]
div_i                     (select       ) [ 000000000000000000000000000000000000000000000]
sext_ln20                 (sext         ) [ 000111111111111111111111111111111111111111110]
icmp_ln20                 (icmp         ) [ 001111111111111111111111111111111111111111111]
br_ln20                   (br           ) [ 000000000000000000000000000000000000000000000]
trunc_ln                  (partselect   ) [ 000100000000000000000000000000000000000000000]
sext_ln20_1               (sext         ) [ 000000000000000000000000000000000000000000000]
gmem2_addr                (getelementptr) [ 000011111111111111111111111111111111111111110]
empty                     (readreq      ) [ 000000000000000000000000000000000000000000000]
br_ln20                   (br           ) [ 000000000000000000000000000000000000000011110]
i                         (phi          ) [ 000000000000000000000000000000000000000001000]
icmp_ln20_1               (icmp         ) [ 000000000000000000000000000000000000000001110]
add_ln20                  (add          ) [ 000000000000000000000000000000000000000011110]
br_ln20                   (br           ) [ 000000000000000000000000000000000000000000000]
gmem2_addr_read           (read         ) [ 000000000000000000000000000000000000000001010]
specpipeline_ln20         (specpipeline ) [ 000000000000000000000000000000000000000000000]
specloopname_ln20         (specloopname ) [ 000000000000000000000000000000000000000000000]
write_ln167               (write        ) [ 000000000000000000000000000000000000000000000]
br_ln0                    (br           ) [ 000000000000000000000000000000000000000011110]
br_ln0                    (br           ) [ 000000000000000000000000000000000000000000000]
ret_ln63                  (ret          ) [ 000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="outDataStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outDataStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inData">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="n_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="inData_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inData_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln63_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_readreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="512" slack="0"/>
<pin id="93" dir="0" index="2" bw="31" slack="1"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="gmem2_addr_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="512" slack="0"/>
<pin id="98" dir="0" index="1" bw="512" slack="39"/>
<pin id="99" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/42 "/>
</bind>
</comp>

<comp id="101" class="1004" name="write_ln167_write_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="512" slack="0"/>
<pin id="104" dir="0" index="2" bw="512" slack="1"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/43 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/41 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sub_i_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="3" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub_i/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="6" slack="0"/>
<pin id="128" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_neg_i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_i/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="p_lshr_cast_cast_i_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="30" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="3" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_cast_cast_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_lshr_cast_cast_i_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="30" slack="0"/>
<pin id="149" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_cast_cast_i_cast/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_neg_t_i_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="30" slack="0"/>
<pin id="154" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg_t_i/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="p_lshr_f_cast_cast_i_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="30" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="0" index="3" bw="6" slack="0"/>
<pin id="162" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_cast_cast_i/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_lshr_f_cast_cast_i_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="30" slack="0"/>
<pin id="169" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_lshr_f_cast_cast_i_cast/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="div_i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="31" slack="0"/>
<pin id="174" dir="0" index="2" bw="30" slack="0"/>
<pin id="175" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="div_i/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln20_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="31" slack="0"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln20_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="40"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="trunc_ln_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="58" slack="0"/>
<pin id="190" dir="0" index="1" bw="64" slack="1"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="0" index="3" bw="7" slack="0"/>
<pin id="193" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln20_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="58" slack="1"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="gmem2_addr_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="512" slack="0"/>
<pin id="202" dir="0" index="1" bw="58" slack="0"/>
<pin id="203" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln20_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="31" slack="39"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_1/41 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln20_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/41 "/>
</bind>
</comp>

<comp id="218" class="1005" name="n_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_read "/>
</bind>
</comp>

<comp id="225" class="1005" name="inData_read_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="1"/>
<pin id="227" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inData_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="sext_ln20_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="1"/>
<pin id="232" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20 "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln20_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="40"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20 "/>
</bind>
</comp>

<comp id="240" class="1005" name="trunc_ln_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="58" slack="1"/>
<pin id="242" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="245" class="1005" name="gmem2_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="512" slack="1"/>
<pin id="247" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="icmp_ln20_1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln20_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="add_ln20_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="260" class="1005" name="gmem2_addr_read_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="512" slack="1"/>
<pin id="262" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="70" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="58" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="119" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="44" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="132" pin="2"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="150"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="147" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="119" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="165"><net_src comp="30" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="170"><net_src comp="157" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="124" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="151" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="194"><net_src comp="52" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="54" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="200" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="211"><net_src comp="112" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="112" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="70" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="228"><net_src comp="76" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="233"><net_src comp="179" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="239"><net_src comp="183" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="188" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="248"><net_src comp="200" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="250"><net_src comp="245" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="254"><net_src comp="207" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="212" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="263"><net_src comp="96" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="101" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outDataStrm | {43 }
	Port: n_out | {1 }
 - Input state : 
	Port: readDataM2S : gmem2 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 42 }
	Port: readDataM2S : n | {1 }
	Port: readDataM2S : inData | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		p_lshr_cast_cast_i : 1
		p_lshr_cast_cast_i_cast : 2
		p_neg_t_i : 3
		p_lshr_f_cast_cast_i : 1
		p_lshr_f_cast_cast_i_cast : 2
		div_i : 4
		sext_ln20 : 5
		br_ln20 : 1
	State 3
		gmem2_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		icmp_ln20_1 : 1
		add_ln20 : 1
		br_ln20 : 2
	State 42
	State 43
	State 44


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|    add   |           sub_i_fu_119           |    0    |    39   |
|          |          add_ln20_fu_212         |    0    |    39   |
|----------|----------------------------------|---------|---------|
|    sub   |          p_neg_i_fu_132          |    0    |    39   |
|          |         p_neg_t_i_fu_151         |    0    |    37   |
|----------|----------------------------------|---------|---------|
|   icmp   |         icmp_ln20_fu_183         |    0    |    20   |
|          |        icmp_ln20_1_fu_207        |    0    |    20   |
|----------|----------------------------------|---------|---------|
|  select  |           div_i_fu_171           |    0    |    31   |
|----------|----------------------------------|---------|---------|
|          |         n_read_read_fu_70        |    0    |    0    |
|   read   |      inData_read_read_fu_76      |    0    |    0    |
|          |    gmem2_addr_read_read_fu_96    |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |      write_ln63_write_fu_82      |    0    |    0    |
|          |     write_ln167_write_fu_101     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|  readreq |         grp_readreq_fu_90        |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|            tmp_fu_124            |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |     p_lshr_cast_cast_i_fu_137    |    0    |    0    |
|partselect|    p_lshr_f_cast_cast_i_fu_157   |    0    |    0    |
|          |          trunc_ln_fu_188         |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   zext   |  p_lshr_cast_cast_i_cast_fu_147  |    0    |    0    |
|          | p_lshr_f_cast_cast_i_cast_fu_167 |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   sext   |         sext_ln20_fu_179         |    0    |    0    |
|          |        sext_ln20_1_fu_197        |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   225   |
|----------|----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln20_reg_255   |   32   |
|gmem2_addr_read_reg_260|   512  |
|   gmem2_addr_reg_245  |   512  |
|       i_reg_108       |   32   |
|  icmp_ln20_1_reg_251  |    1   |
|   icmp_ln20_reg_236   |    1   |
|  inData_read_reg_225  |   64   |
|     n_read_reg_218    |   32   |
|   sext_ln20_reg_230   |   32   |
|    trunc_ln_reg_240   |   58   |
+-----------------------+--------+
|         Total         |  1276  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_90 |  p1  |   2  |  512 |  1024  ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1024  ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   225  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1276  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1276  |   234  |
+-----------+--------+--------+--------+
