Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Oct 31 15:00:34 2017
| Host         : DESKTOP-NHGQ0HT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BLDC_design_wrapper_control_sets_placed.rpt
| Design       : BLDC_design_wrapper
| Device       : xc7z010
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              88 |           28 |
| Yes          | No                    | No                     |               8 |            6 |
| Yes          | No                    | Yes                    |              48 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+--------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                   Enable Signal                  |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------------------------------------------+--------------------------------------------------+-----------------------------------------------------+------------------+----------------+
|  BLDC_design_i/PWM_generator_0/U0/scaled_CLK       |                                                  |                                                     |                1 |              1 |
|  BLDC_design_i/processing_system7_0/inst/FCLK_CLK1 |                                                  |                                                     |                2 |              5 |
|  BLDC_design_i/processing_system7_0/inst/FCLK_CLK1 | BLDC_design_i/btn_counter_0/U0/count[7]_i_1_n_0  |                                                     |                6 |              8 |
|  BLDC_design_i/processing_system7_0/inst/FCLK_CLK1 |                                                  | BLDC_design_i/btn_counter_0/U0/timer_reg[0]_i_1_n_0 |                6 |             24 |
|  BLDC_design_i/processing_system7_0/inst/FCLK_CLK1 | BLDC_design_i/debounce_0/U0/timer_reg[0]_i_1_n_0 | BLDC_design_i/invert_top_0/signal_out               |                6 |             24 |
|  BLDC_design_i/processing_system7_0/inst/FCLK_CLK1 | BLDC_design_i/debounce_1/U0/timer_reg[0]_i_1_n_0 | BLDC_design_i/invert_top_0/signal_out               |                6 |             24 |
|  BLDC_design_i/PWM_generator_0/U0/scaled_CLK       |                                                  | BLDC_design_i/invert_top_0/signal_out               |               11 |             32 |
|  BLDC_design_i/processing_system7_0/inst/FCLK_CLK1 |                                                  | BLDC_design_i/invert_top_0/signal_out               |               14 |             38 |
+----------------------------------------------------+--------------------------------------------------+-----------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     1 |
| 8      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


