# AIì‹œìŠ¤í…œ ë°˜ë„ì²´ ì„¤ê³„
ëŒ€í•œìƒê³µíšŒì˜ì†Œì—ì„œ ì§„í–‰í•˜ëŠ” AIì‹œìŠ¤í…œë°˜ë„ì²´ì„¤ê³„ ë¶€íŠ¸ìº í”„ ê³µë¶€ ë‚´ìš© ê¸°ë¡ì…ë‹ˆë‹¤

# ğŸ“–ëª©ì°¨
- [AIì‹œìŠ¤í…œ ë°˜ë„ì²´ ì„¤ê³„](#aiì‹œìŠ¤í…œ-ë°˜ë„ì²´-ì„¤ê³„)
- [ğŸ“–ëª©ì°¨](#ëª©ì°¨)
	- [ğŸ–‹ï¸ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°](#ï¸ì‹œìŠ¤í…œ-í”„ë¡œê·¸ë˜ë°)
		- [Cì–¸ì–´ ê¸°ë³¸](#cì–¸ì–´-ê¸°ë³¸)
		- [ê³¼ì œ](#ê³¼ì œ)
	- [ğŸ–‹ï¸ARM ë””ë°”ì´ìŠ¤ í”„ë¡œê·¸ë˜ë°](#ï¸arm-ë””ë°”ì´ìŠ¤-í”„ë¡œê·¸ë˜ë°)
		- [ë””ë°”ì´ìŠ¤ ì´ë¡ ](#ë””ë°”ì´ìŠ¤-ì´ë¡ )
		- [Assignment](#assignment)
		- [í”„ë¡œì íŠ¸](#í”„ë¡œì íŠ¸)
	- [ğŸ–‹ï¸Verilog](#ï¸verilog)
		- [ì´ë¡ ](#ì´ë¡ )
		- [Assignment](#assignment-1)
		- [Project](#project)
		- [ì–´ë ¤ì› ë˜ ì ](#ì–´ë ¤ì› ë˜-ì )
	- [ğŸ–‹ï¸System Verilog](#ï¸system-verilog)
		- [ì´ë¡ ](#ì´ë¡ -1)
		- [Assignment](#assignment-2)
	- [ğŸ–‹ï¸Custom Compiler (Synopsys)](#ï¸custom-compiler-synopsys)
		- [ì´ë¡ ](#ì´ë¡ -2)
		- [Assignment](#assignment-3)
	- [ğŸ“˜ê°œì¸ê³µë¶€](#ê°œì¸ê³µë¶€)
		- [ğŸ‘¨â€ğŸ’»TCL](#tcl)



## ğŸ–‹ï¸ì‹œìŠ¤í…œ í”„ë¡œê·¸ë˜ë°
### Cì–¸ì–´ ê¸°ë³¸
- [1. í‘œì¤€ì…ì¶œë ¥1](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/1.%ED%91%9C%EC%A4%80%EC%9E%85%EC%B6%9C%EB%A0%A51.md)
- [2. í‘œì¤€ì…ì¶œë ¥2](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/2.%ED%91%9C%EC%A4%80%EC%9E%85%EC%B6%9C%EB%A0%A52.md)
- [3. C ì—°ì‚°ì](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/3.%EC%97%B0%EC%82%B0%EC%9E%90.md)
- [4.í•¨ìˆ˜ì™€ í—¤ë”íŒŒì¼](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/4.%ED%95%A8%EC%88%98%EC%99%80%20%ED%97%A4%EB%8D%94%ED%8C%8C%EC%9D%BC.md)
- [5.ì¡°ê±´ë¬¸](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/5.%EC%A1%B0%EA%B1%B4%EB%AC%B8(if%2C%20switch-case).md)
- [6.ë°˜ë³µë¬¸](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/6.%EB%B0%98%EB%B3%B5%EB%AC%B8(for%2C%20while).md)
- [7.ë°°ì—´](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/7.%EB%B0%B0%EC%97%B4.md)
- [8.ì´ì°¨ì› ë°°ì—´](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/8.%EC%9D%B4%EC%B0%A8%EC%9B%90%EB%B0%B0%EC%97%B4.md#%EC%9D%B4%EC%B0%A8%EC%9B%90-%EB%B0%B0%EC%97%B4%EC%9D%98-%EA%B5%AC%EC%A1%B0)
- [9.ìœ ë„í˜• íƒ€ì…: êµ¬ì¡°ì²´ì™€ ê³µìš©ì²´](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/9.%EC%9C%A0%EB%8F%84%ED%98%95%20%ED%83%80%EC%9E%85.md)

### [ê³¼ì œ](https://github.com/drgn88/ai-btcamp-TIL/tree/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EA%B3%BC%EC%A0%9C)
- [1.PartA](https://github.com/drgn88/ai-btcamp-TIL/tree/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EA%B3%BC%EC%A0%9C/PartA)
- [2.PartB](https://github.com/drgn88/ai-btcamp-TIL/tree/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EA%B3%BC%EC%A0%9C/PartB)
- [3.PartC](https://github.com/drgn88/ai-btcamp-TIL/tree/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EA%B3%BC%EC%A0%9C/PartC)
- [4.PartD](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EA%B3%BC%EC%A0%9C/PartD/solve_D.c)
- [5.PartE](https://github.com/drgn88/ai-btcamp-TIL/tree/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EA%B3%BC%EC%A0%9C/PartE)
- [6.C_lang_test](https://github.com/drgn88/ai-btcamp-TIL/blob/main/%EC%8B%9C%EC%8A%A4%ED%85%9C%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EA%B3%BC%EC%A0%9C/C_level_test/c_lang_test.c)

## ğŸ–‹ï¸ARM ë””ë°”ì´ìŠ¤ í”„ë¡œê·¸ë˜ë°
> stm ideë¥¼ í†µí•œ í¸ë¦¬í•œ ì‚¬ìš©ë³´ë‹¤ëŠ” ë°˜ë„ì²´ ì„¤ê³„ì ê´€ì ì—ì„œ ë°°ìš°ê¸°(ë¬´ì—ì„œ ìœ ë¥¼ ë‚´ê°€ ì§ì ‘ ë§Œë“œëŠ” ê³¼ì •)
### ë””ë°”ì´ìŠ¤ ì´ë¡ 
- [1. ê¸°ë³¸ ì»´í“¨í„° êµ¬ì¡°](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/1.%EA%B8%B0%EB%B3%B8_%EC%BB%B4%ED%93%A8%ED%84%B0%EA%B5%AC%EC%A1%B0.md)
- [2. â­â­â­ARM ë©”ëª¨ë¦¬ì™€ Bus decoding](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/2.ARM%20%EB%A9%94%EB%AA%A8%EB%A6%AC%EC%99%80%20Bus%20decoding.md#1-%EB%B0%98%EB%8F%84%EC%B2%B4-%EB%A9%94%EB%AA%A8%EB%A6%AC-%EB%B6%84%EC%84%9D)
- [3. GPIO ì¶œë ¥: ì´ë¡ ](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/3.GPIO%EC%B6%9C%EB%A0%A5_%EC%9D%B4%EB%A1%A0.md)
- [4. GPIO ì¶œë ¥ ì‹¤ìŠµ: LED ì œì–´](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/4.GPIO_PORT_LED.md)
- [5. â­Type Qualifer(ì œí•œì)](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/5.Type_Qualifier.md)
- [6. CMSIS-Register ì •ì˜](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/6.CMSIS.md)
- [7. â­â­â­Bit ì—°ì‚°ê³¼ Macroí™œìš©](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/7.%EB%B9%84%ED%8A%B8%EC%97%B0%EC%82%B0%EA%B3%BC%20%EB%A7%A4%ED%81%AC%EB%A1%9C%ED%99%9C%EC%9A%A9.md)
- [8. â­System Clock](https://github.com/drgn88/ai-btcamp-TIL/blob/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/8.System%20clk.md)

### [Assignment](https://github.com/drgn88/ai-btcamp-TIL/tree/main/ARM%20%EB%94%94%EB%B0%94%EC%9D%B4%EC%8A%A4%20%ED%94%84%EB%A1%9C%EA%B7%B8%EB%9E%98%EB%B0%8D/%EC%8B%A4%EC%8A%B5)
- 1.LED ê³¼ì œ1
- 2.LED ê³¼ì œ2
- 3.kEY ê³¼ì œ 1
- 4.kEY ê³¼ì œ 2
- 5.UART: ìˆ«ì ë°›ê¸° ê³¼ì œ1

### í”„ë¡œì íŠ¸
- [ARM m3 Boardë¥¼ ì´ìš©í•œ ê²Œì„ ê°œë°œ](https://github.com/drgn88/Arm_device_Mini_Prj/tree/main)

## ğŸ–‹ï¸Verilog
### ì´ë¡ 
- [1.Verilog & Vivado Overview](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/1.Vivado_Overview.md)
- [2. VSCODE setting & LUT](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/2.%20VSCODE%20setting%20%26%20LUT.md)
- [3.Counter & Clk Divider](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/3.Counter%20%26%20Clk%20Divider.md)
- [4. Verilog ìë£Œí˜• ë° FPGA ì´ë¡ ](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/4.Verilog_%EC%9E%90%EB%A3%8C%ED%98%95%20%EB%B0%8F%20FPGA%20%EC%9D%B4%EB%A1%A0.md)
- [5. â­Gate ìˆ˜ì¤€ Modeling/ D F/F / CDC](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/5.Gate%EC%88%98%EC%A4%80%EB%AA%A8%EB%8D%B8%EB%A7%81_DFF_Delay_CDC.md)
- [6. í–‰ìœ„ìˆ˜ì¤€ Modeling/ â­FSM](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/6.Behavioral_FSM.md)
- [7. êµ¬ì¡°ì  ëª¨ë¸ë§ê³¼ Task, Macro](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/7.%EA%B5%AC%EC%A1%B0%EC%A0%81%20%EB%AA%A8%EB%8D%B8%EB%A7%81%EA%B3%BC%20Task%2C%20Macro.md)
- [8. Combination Logic & Sequential Logic](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/8.%20Combination%20Logic%20%26%20Sequential%20Logic.md)
- [9. UART ì´ë¡  ë° ì„¤ê³„](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/9.%20UART%20%EC%9D%B4%EB%A1%A0%20%EB%B0%8F%20%EC%84%A4%EA%B3%84.md)
- [10. ë©”ëª¨ë¦¬ ì´ë¡ ê³¼ ì„¤ê³„(w FPGA BRAM)](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Verilog/10.%20%EB%A9%94%EB%AA%A8%EB%A6%AC%20%EC%9D%B4%EB%A1%A0%EA%B3%BC%20%EC%84%A4%EA%B3%84(w%20FPGA%20BRAM).md)
### Assignment
- [1. 4bit_adder](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/adder_4b)
- [2. 8b_adder_with_FND](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/adder_w_FND.srcs)
- [3. 10000ì§„ ì¹´ìš´í„°](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/counter_10000)
- [4. ë¶„ì´ˆ íƒ€ì´ë¨¸ì™€ í‹± ìƒì„±ê¸°](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/min_sec_timer_w_tick_gen)
- [5. Non-overlapping 1010 using FSM](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/non_overlapping_1010)
- [6. Blink FND Watch Timer](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/blink_watch_timer)
- [7. Btn Debouncer](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/Debouncer)
- [8. UART TX](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/UART_TX)
- [9. UART TX + RX](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/UART_TX_RX)
- [10. FIFO Using RAM(w BRAM)](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/FIFO_using_ram)
- [11. UART FIFO](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/UART_FIFO)
- [12. UART ASCII Sender](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/Sender_uart)
- [13. SR04 ì´ˆìŒíŒŒ ì„¼ì„œ ì œì–´](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/SR04_sonic_sensor)
- [14. DHT11 ì˜¨ìŠµë„ ì„¼ì„œ ì œì–´](https://github.com/drgn88/ai-btcamp-TIL/tree/main/Verilog/Project/DHT11_humid_temp_sensor)

### Project
- [ê°œì¸ í”„ë¡œì íŠ¸: Stop Watch & Watch Using Basys3](https://github.com/drgn88/stop_watch_watch_basys3)
- [íŒ€ í”„ë¡œì íŠ¸: UARTì™€ FPGAë¥¼ ì´ìš©í•œ ì‹œê³„-ì„¼ì„œ ì œì–´(w Basys 3)](https://github.com/drgn88/uart_sensor_stop_watch)
- [ê°œì¸ í”„ë¡œì íŠ¸: PWMì„ ì´ìš©í•œ ì „ìë ˆì¸ì§€ êµ¬í˜„(w Basys3)](https://github.com/drgn88/Basys3_microwave_pwm)

### ì–´ë ¤ì› ë˜ ì 

## ğŸ–‹ï¸System Verilog
### ì´ë¡ 
- [1.VCS Verdi ê¸°ì´ˆ ë° Blocking Vs Non-Blocking](https://github.com/drgn88/ai-btcamp-TIL/blob/main/System_Verilog/TIL/250604.md)
- [2.Delta Delay & System Verilog Basic](https://github.com/drgn88/ai-btcamp-TIL/blob/main/System_Verilog/TIL/250605.md)
- [3.SV: 4-type Array & Subroutine(w fork-join)](https://github.com/drgn88/ai-btcamp-TIL/blob/main/System_Verilog/TIL/260609.md)
- [4. Class & Randomization](https://github.com/drgn88/ai-btcamp-TIL/blob/main/System_Verilog/TIL/260610.md)
- [5. Class Inheritance & Thread í†µì‹  & Coverage](https://github.com/drgn88/ai-btcamp-TIL/blob/main/System_Verilog/TIL/250611.md)
- [6. How to Use VCS](https://github.com/drgn88/ai-btcamp-TIL/blob/main/System_Verilog/TIL/250612.md)
- [7. Verdi & Gate Level Simulation](https://github.com/drgn88/ai-btcamp-TIL/blob/main/System_Verilog/TIL/250613.md)

### Assignment
- [SV TB Format w Shift_reg](https://github.com/drgn88/ai-btcamp-TIL/tree/main/System_Verilog/%EC%8B%A4%EC%8A%B5/250604)
- [enum & string](https://github.com/drgn88/ai-btcamp-TIL/tree/main/System_Verilog/%EC%8B%A4%EC%8A%B5/250605)
- [â­4-type Array & Fork-join](https://github.com/drgn88/ai-btcamp-TIL/tree/main/System_Verilog/%EC%8B%A4%EC%8A%B5/250609/ARRAY)
- [Class & Randomization](https://github.com/drgn88/ai-btcamp-TIL/tree/main/System_Verilog/%EC%8B%A4%EC%8A%B5/250610)
- [Extended Class/ DPI-C / Semaphore](https://github.com/drgn88/ai-btcamp-TIL/tree/main/System_Verilog/%EC%8B%A4%EC%8A%B5/250611)
- [VCS & Verdi-Gate level Simulation]

## ğŸ–‹ï¸Custom Compiler (Synopsys)
### ì´ë¡ 
- [1. CMOS Design/ Custom Compiler ê¸°ë³¸ ì‚¬ìš©ë²•: Inverter](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Custom_Compiler/TIL/250616.md)
- [2. CMOS Layout & Stick Diagram/ Custom Compiler PrimeSim: Inverter](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Custom_Compiler/TIL/250617.md)
- [3. MOSFET ë™ì‘ì˜ì—­ & Beta ratio/ 2NAND Simulation](https://github.com/drgn88/ai-btcamp-TIL/blob/main/Custom_Compiler/TIL/250618.md)
### Assignment


## ğŸ“˜ê°œì¸ê³µë¶€

### ğŸ‘¨â€ğŸ’»TCL
- [Chapter1. ë³€ìˆ˜ì™€ set ëª…ë ¹ì–´](https://github.com/drgn88/ai-btcamp-TIL/blob/main/TCL/TIL/Chap1.%EB%B3%80%EC%88%98%26set.md)
- [Chapter2. put ëª…ë ¹ì–´ì™€ ì¶œë ¥](https://github.com/drgn88/ai-btcamp-TIL/blob/main/TCL/TIL/Chap2.%EC%B6%9C%EB%A0%A5%2C%20puts.md)