// Seed: 4141087295
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wire id_8
);
  wire id_10;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input tri id_5,
    input tri0 id_6,
    inout logic id_7,
    output wire id_8,
    output wand id_9,
    input tri0 id_10,
    input wand id_11,
    output tri0 id_12,
    input uwire id_13,
    input tri id_14,
    output wor id_15,
    output supply1 id_16,
    input tri id_17,
    input tri id_18
);
  always id_7 <= id_7;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_9,
      id_1,
      id_3,
      id_17,
      id_9,
      id_15
  );
  assign modCall_1.type_12 = 0;
endmodule
