
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001012                       # Number of seconds simulated
sim_ticks                                  1011672500                       # Number of ticks simulated
final_tick                                 1011672500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89693                       # Simulator instruction rate (inst/s)
host_op_rate                                   168290                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110728702                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708016                       # Number of bytes of host memory used
host_seconds                                     9.14                       # Real time elapsed on the host
sim_insts                                      819475                       # Number of instructions simulated
sim_ops                                       1537583                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          106880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           36608                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              143488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       106880                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         106880                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1670                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              572                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2242                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          105646837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           36185623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              141832461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     105646837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         105646837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         105646837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          36185623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             141832461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1670.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       572.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4569                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2242                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  143488                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   143488                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 66                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                249                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                237                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                313                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                133                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                145                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                151                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                110                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               113                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               158                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1011579500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2242                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1609                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      524                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       91                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          511                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     275.663405                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    176.249651                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    278.490687                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           177     34.64%     34.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          140     27.40%     62.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           66     12.92%     74.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           30      5.87%     80.82% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           27      5.28%     86.11% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           22      4.31%     90.41% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           11      2.15%     92.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            8      1.57%     94.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           30      5.87%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           511                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       106880                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        36608                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 105646837.291712477803                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 36185623.311891935766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1670                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          572                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     63367000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     25908000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     37944.31                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     45293.71                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      47237500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 89275000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11210000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21069.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39819.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        141.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     141.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.11                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      1.11                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1722                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.81                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      451195.14                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.81                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2270520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1180245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  9788940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          36878400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23430420                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2078400                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        133676970                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         48564000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         135640920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               393508815                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             388.968579                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             954649000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3876500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       15600000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     535257750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    126468500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       37280250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    293189500                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1442280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    759000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6218940                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              18806010                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2900640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        146901540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         76318080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         116015520                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               413616090                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             408.843860                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             962822000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5717000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       18720000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     441978750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    198738250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       24363750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    322154750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  299017                       # Number of BP lookups
system.cpu.branchPred.condPredicted            299017                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             42577                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               160932                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  109257                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              18692                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          160932                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              60156                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           100776                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        20068                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      306392                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      231366                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1414                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           319                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      260820                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           279                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2023346                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             148811                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1516710                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      299017                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             169413                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1755063                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   86320                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1522                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    260665                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1554                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1948775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.534869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.797798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   377768     19.38%     19.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   150899      7.74%     27.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1420108     72.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1948775                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147783                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.749605                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   268064                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                204273                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1335725                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 97553                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  43160                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                2647030                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                149027                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  43160                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   434846                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   54343                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1563                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1262013                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                152850                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2493960                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 74348                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    46                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  65256                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  46730                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents              746                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2296944                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               5949985                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4345822                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4845                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1402356                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   894588                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 31                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             28                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    142114                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               434166                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              274849                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             46757                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            15884                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2343021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 821                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1818381                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             94734                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          806258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1419301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            805                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1948775                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.933089                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.758861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              630679     32.36%     32.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              817811     41.97%     74.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              500285     25.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1948775                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  575574     79.17%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    228      0.03%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     19      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 105614     14.53%     93.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 45586      6.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9284      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1237885     68.08%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1767      0.10%     68.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    57      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  842      0.05%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  292      0.02%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 286      0.02%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               330006     18.15%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              235681     12.96%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1415      0.08%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            848      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1818381                       # Type of FU issued
system.cpu.iq.rate                           0.898700                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      727042                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.399829                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6399518                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           3144110                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1710863                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7795                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               6524                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3357                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2532162                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3977                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           107962                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       170584                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          759                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          549                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        54145                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           87                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            11                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  43160                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   27444                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5753                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             2343842                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             38471                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                434166                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               274849                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                302                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    135                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5536                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            549                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          19544                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        25476                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                45020                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1728837                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                306264                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89544                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       537589                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   152502                       # Number of branches executed
system.cpu.iew.exec_stores                     231325                       # Number of stores executed
system.cpu.iew.exec_rate                     0.854445                       # Inst execution rate
system.cpu.iew.wb_sent                        1718449                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1714220                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1181987                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2093124                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.847220                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.564700                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          730899                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             42699                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1881130                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.817372                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.879652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       930941     49.49%     49.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       362795     19.29%     68.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       587394     31.23%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1881130                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               819475                       # Number of instructions committed
system.cpu.commit.committedOps                1537583                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         484286                       # Number of memory references committed
system.cpu.commit.loads                        263582                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     145863                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2820                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1523290                       # Number of committed integer instructions.
system.cpu.commit.function_calls                51163                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4969      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1045227     67.98%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1697      0.11%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.05%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.02%     68.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.02%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262774     17.09%     85.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         220048     14.31%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          808      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          656      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1537583                       # Class of committed instruction
system.cpu.commit.bw_lim_events                587394                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      3562218                       # The number of ROB reads
system.cpu.rob.rob_writes                     4604711                       # The number of ROB writes
system.cpu.timesIdled                             856                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           74571                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      819475                       # Number of Instructions Simulated
system.cpu.committedOps                       1537583                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.469076                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.469076                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.405010                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.405010                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3015940                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1306117                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3671                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2286                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    293160                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   263898                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  807560                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.706354                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              417432                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               796                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            524.412060                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.706354                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989893                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3342228                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3342228                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       196301                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          196301                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       220326                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220326                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       416627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           416627                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       416627                       # number of overall hits
system.cpu.dcache.overall_hits::total          416627                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          652                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           652                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          400                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          400                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         1052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1052                       # number of overall misses
system.cpu.dcache.overall_misses::total          1052                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     34958000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     34958000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     37191500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     37191500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     72149500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     72149500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     72149500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     72149500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       196953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       196953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       220726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       417679                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       417679                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       417679                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       417679                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003310                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003310                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001812                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002519                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002519                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53616.564417                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53616.564417                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92978.750000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92978.750000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 68583.174905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68583.174905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 68583.174905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68583.174905                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          303                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          471                       # number of writebacks
system.cpu.dcache.writebacks::total               471                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          245                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          245                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          249                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          249                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          249                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          407                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          396                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          396                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          803                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          803                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          803                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     20527500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20527500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     36500000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     36500000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     57027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     57027500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     57027500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     57027500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001923                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001923                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50436.117936                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50436.117936                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92171.717172                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92171.717172                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71018.057285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71018.057285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71018.057285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71018.057285                       # average overall mshr miss latency
system.cpu.dcache.replacements                    668                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           495.920876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              260104                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            104.459438                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.920876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.968595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.968595                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2087810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2087810                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       257614                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257614                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       257614                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257614                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257614                       # number of overall hits
system.cpu.icache.overall_hits::total          257614                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3051                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3051                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3051                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3051                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3051                       # number of overall misses
system.cpu.icache.overall_misses::total          3051                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186843500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186843500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    186843500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186843500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186843500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186843500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       260665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       260665                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       260665                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       260665                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       260665                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       260665                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011705                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011705                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011705                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011705                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011705                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011705                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61240.085218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61240.085218                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61240.085218                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61240.085218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61240.085218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61240.085218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          719                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   102.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          560                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          560                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          560                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          560                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          560                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          560                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2491                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2491                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    155824000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    155824000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    155824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    155824000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    155824000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    155824000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009556                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009556                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009556                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009556                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62554.797270                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62554.797270                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62554.797270                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62554.797270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62554.797270                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62554.797270                       # average overall mshr miss latency
system.cpu.icache.replacements                   1971                       # number of replacements
system.l2bus.snoop_filter.tot_requests           5933                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests         2645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2896                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           471                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2178                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 7                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                390                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               390                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2897                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6945                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2267                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    9212                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       158912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        81088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   240000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                17                       # Total snoops (count)
system.l2bus.snoopTraffic                         448                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               3304                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014528                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119671                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     3256     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                       48      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 3304                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              3908500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6225998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1991497                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1866.712488                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   3750                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2242                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.672614                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1372.756211                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   493.956277                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.335146                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.120595                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.455740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2232                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1889                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                32250                       # Number of tag accesses
system.l2cache.tags.data_accesses               32250                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          471                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          471                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           30                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               30                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          813                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          194                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         1007                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             813                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             224                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                1037                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            813                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            224                       # number of overall hits
system.l2cache.overall_hits::total               1037                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          360                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            360                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1671                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1883                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1671                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           572                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2243                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1671                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          572                       # number of overall misses
system.l2cache.overall_misses::total             2243                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     35657000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35657000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    143886500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     17824000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    161710500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    143886500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     53481000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    197367500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    143886500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     53481000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    197367500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          471                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          471                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          390                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          390                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2484                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          406                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         2890                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2484                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          796                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3280                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2484                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          796                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3280                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.923077                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.923077                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.672705                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.522167                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.651557                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.672705                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.718593                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.683841                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.672705                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.718593                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.683841                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 99047.222222                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 99047.222222                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 86108.019150                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 84075.471698                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85879.182156                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 86108.019150                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 93498.251748                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 87992.643781                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 86108.019150                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 93498.251748                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 87992.643781                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1671                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          212                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1883                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1671                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          572                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2243                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1671                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          572                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2243                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     34937000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     34937000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    140546500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     17400000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    157946500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    140546500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     52337000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    192883500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    140546500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     52337000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    192883500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.923077                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.923077                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.672705                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.522167                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.651557                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.672705                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.718593                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.683841                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.672705                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.718593                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.683841                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 97047.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 97047.222222                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 84109.216038                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82075.471698                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83880.244291                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 84109.216038                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 91498.251748                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 85993.535444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 84109.216038                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 91498.251748                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 85993.535444                       # average overall mshr miss latency
system.l2cache.replacements                        10                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2252                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1882                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                10                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                360                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               360                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1882                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4494                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       143488                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2242                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2242    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2242                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1126000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5605000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1868.701183                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2242                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2242                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1374.733403                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   493.967780                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.041954                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.015075                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.057028                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2242                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1899                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3          220                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.068420                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                38114                       # Number of tag accesses
system.l3cache.tags.data_accesses               38114                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          360                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            360                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1670                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          212                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1882                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1670                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           572                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2242                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1670                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          572                       # number of overall misses
system.l3cache.overall_misses::total             2242                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     31697000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     31697000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    125516500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     15492000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    141008500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    125516500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     47189000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    172705500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    125516500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     47189000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    172705500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          360                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1670                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          212                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1882                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1670                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          572                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2242                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1670                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          572                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2242                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 88047.222222                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 88047.222222                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 75159.580838                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 73075.471698                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74924.814028                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 75159.580838                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 82498.251748                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 77031.891169                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 75159.580838                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 82498.251748                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 77031.891169                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          360                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1670                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          212                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1882                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1670                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          572                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2242                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1670                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          572                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2242                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     30977000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     30977000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    122176500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15068000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    137244500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    122176500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     46045000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    168221500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    122176500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     46045000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    168221500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 86047.222222                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 86047.222222                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73159.580838                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71075.471698                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72924.814028                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 73159.580838                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 80498.251748                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 75031.891169                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 73159.580838                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 80498.251748                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 75031.891169                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2242                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1011672500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1882                       # Transaction distribution
system.membus.trans_dist::ReadExReq               360                       # Transaction distribution
system.membus.trans_dist::ReadExResp              360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1882                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4484                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       143488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       143488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  143488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2242                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2242    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2242                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1121000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6081500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
