
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Documents/College/LDL/FinalProject/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.cache/ip 
Command: link_design -top top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.gen/sources_1/ip/KeyboardCtrl_0_2/KeyboardCtrl_0.dcp' for cell 'KeyEv/key_de/inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1018.184 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2931 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.srcs/constrs_1/new/constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1018.184 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

11 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1018.184 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.692 . Memory (MB): peak = 1018.184 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 21a1fd2c0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1383.125 ; gain = 364.941

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 155bd2b3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 1600.426 ; gain = 0.074
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17b1e9f7c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.782 . Memory (MB): peak = 1600.426 ; gain = 0.074
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 19132cf3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.940 . Memory (MB): peak = 1600.426 ; gain = 0.074
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG gs1/clk_25/out[0]_BUFG_inst to drive 31 load(s) on clock net gs1/clk_25/out_BUFG[0]
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 155ac029c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1600.426 ; gain = 0.074
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 155ac029c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1600.426 ; gain = 0.074
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 155ac029c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1600.426 ; gain = 0.074
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |              16  |                                              0  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               0  |               2  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1600.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 228fd1801

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1600.426 ; gain = 0.074

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 11 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 22
Ending PowerOpt Patch Enables Task | Checksum: 1e146242e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1734.379 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1e146242e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.379 ; gain = 133.953

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e146242e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1734.379 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1734.379 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c49f0714

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1734.379 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1734.379 ; gain = 716.195
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1734.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1734.379 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14190a286

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1734.379 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fe603a3c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.562 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1497acc75

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1497acc75

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.379 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1497acc75

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 123306c7c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 181fc64ad

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 367 LUTNM shape to break, 293 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 325, two critical 42, total 367, new lutff created 2
INFO: [Physopt 32-775] End 1 Pass. Optimized 500 nets or cells. Created 367 new cells, deleted 133 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net gs1/nn/on1/g[8] could not be optimized because driver gs1/nn/on1/sum20_i_4 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[9] could not be optimized because driver gs1/nn/on1/sum20_i_3 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[1] could not be optimized because driver gs1/nn/on1/sum20_i_11 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[2] could not be optimized because driver gs1/nn/on1/sum20_i_10 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[11] could not be optimized because driver gs1/nn/on1/sum20_i_1 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[10] could not be optimized because driver gs1/nn/on1/sum20_i_2 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[6] could not be optimized because driver gs1/nn/on1/sum20_i_6 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[3] could not be optimized because driver gs1/nn/on1/sum20_i_9 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[7] could not be optimized because driver gs1/nn/on1/sum20_i_5 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[5] could not be optimized because driver gs1/nn/on1/sum20_i_7 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[0] could not be optimized because driver gs1/nn/on1/sum20_i_12 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/g[4] could not be optimized because driver gs1/nn/on1/sum20_i_8 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[9] could not be optimized because driver gs1/nn/on1/sum1_i_2 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[10] could not be optimized because driver gs1/nn/on1/sum1_i_1 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[4] could not be optimized because driver gs1/nn/on1/sum1_i_7 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[8] could not be optimized because driver gs1/nn/on1/sum1_i_3 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[0] could not be optimized because driver gs1/nn/on1/sum1_i_11 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[6] could not be optimized because driver gs1/nn/on1/sum1_i_5 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[5] could not be optimized because driver gs1/nn/on1/sum1_i_6 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[7] could not be optimized because driver gs1/nn/on1/sum1_i_4 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[3] could not be optimized because driver gs1/nn/on1/sum1_i_8 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on3/sum1_i_17[0] could not be optimized because driver gs1/nn/on3/sum1_i_12 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[1] could not be optimized because driver gs1/nn/on1/sum1_i_10 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/a[2] could not be optimized because driver gs1/nn/on1/sum1_i_9 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[8] could not be optimized because driver gs1/nn/on1/sum10_i_4 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[10] could not be optimized because driver gs1/nn/on1/sum10_i_2 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[11] could not be optimized because driver gs1/nn/on1/sum10_i_1 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[9] could not be optimized because driver gs1/nn/on1/sum10_i_3 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[2] could not be optimized because driver gs1/nn/on1/sum10_i_10 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[1] could not be optimized because driver gs1/nn/on1/sum10_i_11 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[5] could not be optimized because driver gs1/nn/on1/sum10_i_7 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[4] could not be optimized because driver gs1/nn/on1/sum10_i_8 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[3] could not be optimized because driver gs1/nn/on1/sum10_i_9 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[6] could not be optimized because driver gs1/nn/on1/sum10_i_6 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[7] could not be optimized because driver gs1/nn/on1/sum10_i_5 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/f[0] could not be optimized because driver gs1/nn/on1/sum10_i_12 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[9] could not be optimized because driver gs1/nn/on1/sum2__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[5] could not be optimized because driver gs1/nn/on1/sum2__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[6] could not be optimized because driver gs1/nn/on1/sum2__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[11] could not be optimized because driver gs1/nn/on1/sum2__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[8] could not be optimized because driver gs1/nn/on1/sum2__0_i_4 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[4] could not be optimized because driver gs1/nn/on1/sum2__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[7] could not be optimized because driver gs1/nn/on1/sum2__0_i_5 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[1] could not be optimized because driver gs1/nn/on1/sum2__0_i_11 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[2] could not be optimized because driver gs1/nn/on1/sum2__0_i_10 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[10] could not be optimized because driver gs1/nn/on1/sum2__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[3] could not be optimized because driver gs1/nn/on1/sum2__0_i_9 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/e[0] could not be optimized because driver gs1/nn/on1/sum2__0_i_12 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[11] could not be optimized because driver gs1/nn/on1/sum2_i_1 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[10] could not be optimized because driver gs1/nn/on1/sum2_i_2 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[8] could not be optimized because driver gs1/nn/on1/sum2_i_4 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[9] could not be optimized because driver gs1/nn/on1/sum2_i_3 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[7] could not be optimized because driver gs1/nn/on1/sum2_i_5 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[11] could not be optimized because driver gs1/nn/on1/sum2__1_i_1 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[10] could not be optimized because driver gs1/nn/on1/sum2__1_i_2 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[6] could not be optimized because driver gs1/nn/on1/sum2_i_6 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[9] could not be optimized because driver gs1/nn/on1/sum2__1_i_3 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[1] could not be optimized because driver gs1/nn/on1/sum2_i_11 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[7] could not be optimized because driver gs1/nn/on1/sum2__1_i_5 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[8] could not be optimized because driver gs1/nn/on1/sum2__1_i_4 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[5] could not be optimized because driver gs1/nn/on1/sum2_i_7 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[4] could not be optimized because driver gs1/nn/on1/sum2_i_8 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[3] could not be optimized because driver gs1/nn/on1/sum2_i_9 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[2] could not be optimized because driver gs1/nn/on1/sum2_i_10 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[6] could not be optimized because driver gs1/nn/on1/sum2__1_i_6 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[10] could not be optimized because driver gs1/nn/on1/sum1__0_i_2 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/b[0] could not be optimized because driver gs1/nn/on1/sum2_i_12 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[11] could not be optimized because driver gs1/nn/on1/sum1__0_i_1 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[5] could not be optimized because driver gs1/nn/on1/sum2__1_i_7 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[9] could not be optimized because driver gs1/nn/on1/sum1__0_i_3 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[4] could not be optimized because driver gs1/nn/on1/sum1__0_i_8 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[4] could not be optimized because driver gs1/nn/on1/sum2__1_i_8 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[6] could not be optimized because driver gs1/nn/on1/sum1__0_i_6 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[5] could not be optimized because driver gs1/nn/on1/sum1__0_i_7 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[7] could not be optimized because driver gs1/nn/on1/sum1__0_i_5 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[0] could not be optimized because driver gs1/nn/on1/sum2__1_i_12 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[3] could not be optimized because driver gs1/nn/on1/sum2__1_i_9 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[2] could not be optimized because driver gs1/nn/on1/sum2__1_i_10 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/c[1] could not be optimized because driver gs1/nn/on1/sum2__1_i_11 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[8] could not be optimized because driver gs1/nn/on1/sum1__0_i_4 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[2] could not be optimized because driver gs1/nn/on1/sum1__0_i_10 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[1] could not be optimized because driver gs1/nn/on1/sum1__0_i_11 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[3] could not be optimized because driver gs1/nn/on1/sum1__0_i_9 could not be replicated
INFO: [Physopt 32-117] Net gs1/nn/on1/d[0] could not be optimized because driver gs1/nn/on1/sum1__0_i_12 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1734.379 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          367  |            133  |                   500  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          367  |            133  |                   500  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 10910cc12

Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1734.379 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 14e7329a4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1734.379 ; gain = 0.000
Phase 2 Global Placement | Checksum: 14e7329a4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2b779bd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bb13afc0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c769b279

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1869f3a21

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 131fd3ff7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e854abfe

Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c4ca8c7f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1037f1447

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d3a86b4b

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 1734.379 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d3a86b4b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 1734.379 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1708db6a5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-19.791 | TNS=-298.589 |
Phase 1 Physical Synthesis Initialization | Checksum: 14eb40400

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 1742.164 ; gain = 0.000
INFO: [Place 46-33] Processed net OP_R2/rst2, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 15d6e6170

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 1742.164 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1708db6a5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:32 . Memory (MB): peak = 1742.164 ; gain = 7.785
INFO: [Place 30-746] Post Placement Timing Summary WNS=-18.837. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785
Phase 4.1 Post Commit Optimization | Checksum: 13589e8c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 13589e8c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 13589e8c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785
Phase 4.3 Placer Reporting | Checksum: 13589e8c5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1742.164 ; gain = 0.000

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 118986c95

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785
Ending Placer Task | Checksum: bdc0f079

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1742.164 ; gain = 7.785
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1742.164 ; gain = 7.785
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.975 . Memory (MB): peak = 1746.906 ; gain = 4.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1746.906 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1746.906 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1751.055 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.837 | TNS=-296.544 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b841cdc7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.852 ; gain = 7.797
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.837 | TNS=-296.544 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1b841cdc7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1758.852 ; gain = 7.797

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.837 | TNS=-296.544 |
INFO: [Physopt 32-702] Processed net gs1/move_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/as4_reg_n_0_[5].  Did not re-place instance gs1/as4_reg[5]
INFO: [Physopt 32-81] Processed net gs1/as4_reg_n_0_[5]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net gs1/as4_reg_n_0_[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.805 | TNS=-303.444 |
INFO: [Physopt 32-662] Processed net gs1/as4_reg_n_0_[5].  Did not re-place instance gs1/as4_reg[5]
INFO: [Physopt 32-702] Processed net gs1/as4_reg_n_0_[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net KeyEv/key_de/switch_ai.  Did not re-place instance KeyEv/key_de/move[1]_i_4
INFO: [Physopt 32-710] Processed net gs1/move[0]_i_1_n_0. Critical path length was reduced through logic transformation on cell gs1/move[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net KeyEv/key_de/switch_ai. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.692 | TNS=-303.331 |
INFO: [Physopt 32-662] Processed net gs1/move[0]_i_2_n_0.  Did not re-place instance gs1/move[0]_i_2
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/mkey_reg[0]_i_1_n_0.  Did not re-place instance gs1/mkey_reg[0]_i_1
INFO: [Physopt 32-710] Processed net gs1/move[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell gs1/move[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net gs1/mkey_reg[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.677 | TNS=-303.316 |
INFO: [Physopt 32-662] Processed net gs1/move[0]_i_4_n_0.  Did not re-place instance gs1/move[0]_i_4
INFO: [Physopt 32-710] Processed net gs1/move[0]_i_2_n_0. Critical path length was reduced through logic transformation on cell gs1/move[0]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net gs1/move[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.676 | TNS=-303.315 |
INFO: [Physopt 32-662] Processed net gs1/last_move_reg[0]_0[1].  Did not re-place instance gs1/mkey_reg[3]_i_1
INFO: [Physopt 32-572] Net gs1/last_move_reg[0]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net gs1/last_move_reg[0]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.546 | TNS=-303.137 |
INFO: [Physopt 32-702] Processed net gs1/move_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net KeyEv/key_de/switch_ai.  Did not re-place instance KeyEv/key_de/move[1]_i_4
INFO: [Physopt 32-702] Processed net KeyEv/key_de/switch_ai. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/switch_ai.  Did not re-place instance gs1/move[1]_i_9
INFO: [Physopt 32-710] Processed net KeyEv/key_de/switch_ai. Critical path length was reduced through logic transformation on cell KeyEv/key_de/move[1]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net gs1/switch_ai. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.505 | TNS=-303.001 |
INFO: [Physopt 32-662] Processed net gs1/mkey_reg[1]_i_1_n_0.  Did not re-place instance gs1/mkey_reg[1]_i_1
INFO: [Physopt 32-572] Net gs1/mkey_reg[1]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net gs1/mkey_reg[1]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.403 | TNS=-302.860 |
INFO: [Physopt 32-663] Processed net gs1/last_move_reg[0]_0[0].  Re-placed instance gs1/mkey_reg[2]_i_1
INFO: [Physopt 32-735] Processed net gs1/last_move_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.364 | TNS=-302.746 |
INFO: [Physopt 32-662] Processed net gs1/switch_ai.  Did not re-place instance gs1/move[1]_i_9
INFO: [Physopt 32-702] Processed net gs1/switch_ai. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net gs1/mkey_reg[0]_i_1_n_0.  Re-placed instance gs1/mkey_reg[0]_i_1
INFO: [Physopt 32-735] Processed net gs1/mkey_reg[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.356 | TNS=-302.738 |
INFO: [Physopt 32-662] Processed net gs1/move[0]_i_3_n_0.  Did not re-place instance gs1/move[0]_i_3
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/last_move_reg[0]_0[0].  Did not re-place instance gs1/mkey_reg[2]_i_1
INFO: [Physopt 32-710] Processed net gs1/move[0]_i_3_n_0. Critical path length was reduced through logic transformation on cell gs1/move[0]_i_3_comp.
INFO: [Physopt 32-735] Processed net gs1/last_move_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.323 | TNS=-302.699 |
INFO: [Physopt 32-662] Processed net gs1/mkey_reg[0]_i_1_n_0.  Did not re-place instance gs1/mkey_reg[0]_i_1
INFO: [Physopt 32-572] Net gs1/mkey_reg[0]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net gs1/mkey_reg[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.316 | TNS=-302.692 |
INFO: [Physopt 32-662] Processed net gs1/last_move_reg[0]_0[1].  Did not re-place instance gs1/mkey_reg[3]_i_1
INFO: [Physopt 32-572] Net gs1/last_move_reg[0]_0[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gs1/last_move_reg[0]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on3/mkey_reg[3]_i_45_n_0.  Did not re-place instance gs1/nn/on3/mkey_reg[3]_i_45
INFO: [Physopt 32-735] Processed net gs1/nn/on3/mkey_reg[3]_i_45_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.262 | TNS=-302.572 |
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_13_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on1/mkey_reg[3]_i_40[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net gs1/nn/on1/mkey_reg[3]_i_33_n_0.  Re-placed instance gs1/nn/on1/mkey_reg[3]_i_33
INFO: [Physopt 32-735] Processed net gs1/nn/on1/mkey_reg[3]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.254 | TNS=-302.564 |
INFO: [Physopt 32-663] Processed net gs1/nn/on1/mkey_reg[3]_i_36_n_0.  Re-placed instance gs1/nn/on1/mkey_reg[3]_i_36
INFO: [Physopt 32-735] Processed net gs1/nn/on1/mkey_reg[3]_i_36_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.250 | TNS=-302.560 |
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0.  Did not re-place instance gs1/nn/on3/mkey_reg[3]_i_73
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_309_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.214 | TNS=-302.488 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_225__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.191 | TNS=-302.442 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_310_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.188 | TNS=-302.436 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_308_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.120 | TNS=-302.300 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_108__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.098 | TNS=-302.256 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_109__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.097 | TNS=-302.254 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_224__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.081 | TNS=-302.222 |
INFO: [Physopt 32-662] Processed net gs1/nn/on3/mkey_reg[3]_i_44_n_0.  Did not re-place instance gs1/nn/on3/mkey_reg[3]_i_44
INFO: [Physopt 32-735] Processed net gs1/nn/on3/mkey_reg[3]_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.072 | TNS=-302.204 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_223__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.060 | TNS=-302.180 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_307_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.052 | TNS=-302.164 |
INFO: [Physopt 32-662] Processed net gs1/nn/on3/mkey_reg[3]_i_45_n_0.  Did not re-place instance gs1/nn/on3/mkey_reg[3]_i_45
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_45_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_90_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_178_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_284__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-18.032 | TNS=-302.124 |
INFO: [Physopt 32-735] Processed net gs1/nn/on3/cur_level[3]_i_285__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.996 | TNS=-302.052 |
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level[3]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net gs1/move[0]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.965 | TNS=-302.021 |
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[9].  Did not re-place instance gs1/nn/on1/sum20_i_3
INFO: [Physopt 32-81] Processed net gs1/nn/on1/g[9]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net gs1/nn/on1/g[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.951 | TNS=-301.993 |
INFO: [Physopt 32-663] Processed net gs1/nn/on1/g[9]_repN.  Re-placed instance gs1/nn/on1/sum20_i_3_replica
INFO: [Physopt 32-735] Processed net gs1/nn/on1/g[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.948 | TNS=-301.987 |
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[9]_repN.  Did not re-place instance gs1/nn/on1/sum20_i_3_replica
INFO: [Physopt 32-735] Processed net gs1/nn/on1/g[9]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.948 | TNS=-301.987 |
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[8].  Did not re-place instance gs1/nn/on1/sum20_i_4
INFO: [Physopt 32-81] Processed net gs1/nn/on1/g[8]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net gs1/nn/on1/g[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.947 | TNS=-301.985 |
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[10].  Did not re-place instance gs1/nn/on1/sum20_i_2
INFO: [Physopt 32-81] Processed net gs1/nn/on1/g[10]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net gs1/nn/on1/g[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.941 | TNS=-301.973 |
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[8].  Did not re-place instance gs1/nn/on1/sum20_i_4
INFO: [Physopt 32-572] Net gs1/nn/on1/g[8] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net gs1/nn/on1/g[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.940 | TNS=-301.971 |
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[10].  Did not re-place instance gs1/nn/on1/sum20_i_2
INFO: [Physopt 32-572] Net gs1/nn/on1/g[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net gs1/nn/on1/g[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.880 | TNS=-301.851 |
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[10].  Did not re-place instance gs1/nn/on1/sum20_i_2
INFO: [Physopt 32-572] Net gs1/nn/on1/g[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gs1/nn/on1/g[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/C[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net gs1/sum20_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.872 | TNS=-301.835 |
INFO: [Physopt 32-735] Processed net gs1/sum20_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.870 | TNS=-301.831 |
INFO: [Physopt 32-662] Processed net gs1/as4_reg_n_0_[4].  Did not re-place instance gs1/as4_reg[4]
INFO: [Physopt 32-81] Processed net gs1/as4_reg_n_0_[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net gs1/as4_reg_n_0_[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.865 | TNS=-305.543 |
INFO: [Physopt 32-663] Processed net gs1/as4_reg_n_0_[4]_repN.  Re-placed instance gs1/as4_reg[4]_replica
INFO: [Physopt 32-735] Processed net gs1/as4_reg_n_0_[4]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.863 | TNS=-305.980 |
INFO: [Physopt 32-662] Processed net gs1/as4_reg_n_0_[4]_repN.  Did not re-place instance gs1/as4_reg[4]_replica
INFO: [Physopt 32-572] Net gs1/as4_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gs1/as4_reg_n_0_[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net gs1/num[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net gs1/num[1].  Did not re-place instance gs1/nin5
INFO: [Physopt 32-702] Processed net gs1/num[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum10_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/move_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/as4_reg_n_0_[4]_repN.  Did not re-place instance gs1/as4_reg[4]_replica
INFO: [Physopt 32-702] Processed net gs1/as4_reg_n_0_[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/move[0]_i_2_n_0.  Did not re-place instance gs1/move[0]_i_2_comp_1
INFO: [Physopt 32-735] Processed net gs1/move[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.861 | TNS=-305.958 |
INFO: [Physopt 32-702] Processed net gs1/move_reg[1]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net KeyEv/key_de/switch_ai.  Did not re-place instance KeyEv/key_de/move[1]_i_4_comp_1
INFO: [Physopt 32-735] Processed net KeyEv/key_de/switch_ai. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.841 | TNS=-305.803 |
INFO: [Physopt 32-662] Processed net gs1/switch_ai.  Did not re-place instance gs1/move[1]_i_9
INFO: [Physopt 32-702] Processed net gs1/switch_ai. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net gs1/last_move_reg[0]_0[0].  Re-placed instance gs1/mkey_reg[2]_i_1
INFO: [Physopt 32-735] Processed net gs1/last_move_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.717 | TNS=-305.616 |
INFO: [Physopt 32-662] Processed net gs1/move[0]_i_2_n_0.  Did not re-place instance gs1/move[0]_i_2_comp_1
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/mkey_reg[1]_i_1_n_0.  Did not re-place instance gs1/mkey_reg[1]_i_1
INFO: [Physopt 32-702] Processed net gs1/mkey_reg[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0.  Did not re-place instance gs1/nn/on3/mkey_reg[3]_i_73
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level[3]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[10].  Did not re-place instance gs1/nn/on1/sum20_i_2
INFO: [Physopt 32-702] Processed net gs1/nn/on1/g[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/C[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/num[1].  Did not re-place instance gs1/nin5
INFO: [Physopt 32-702] Processed net gs1/num[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.717 | TNS=-305.616 |
Phase 3 Critical Path Optimization | Checksum: 1b841cdc7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1764.477 ; gain = 13.422

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.717 | TNS=-305.616 |
INFO: [Physopt 32-702] Processed net gs1/move_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/as4_reg_n_0_[4]_repN.  Did not re-place instance gs1/as4_reg[4]_replica
INFO: [Physopt 32-572] Net gs1/as4_reg_n_0_[4]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gs1/as4_reg_n_0_[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/move[0]_i_2_n_0.  Did not re-place instance gs1/move[0]_i_2_comp_1
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/mkey_reg[1]_i_1_n_0.  Did not re-place instance gs1/mkey_reg[1]_i_1
INFO: [Physopt 32-572] Net gs1/mkey_reg[1]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gs1/mkey_reg[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0.  Did not re-place instance gs1/nn/on3/mkey_reg[3]_i_73
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_49__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_101_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level_reg[3]_i_217_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level[3]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__2_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__0_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[10].  Did not re-place instance gs1/nn/on1/sum20_i_2
INFO: [Physopt 32-572] Net gs1/nn/on1/g[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net gs1/nn/on1/g[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_25_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/C[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_48_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net gs1/num[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net gs1/num[1].  Did not re-place instance gs1/nin5
INFO: [Physopt 32-702] Processed net gs1/num[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum10_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/move_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/as4_reg_n_0_[4]_repN.  Did not re-place instance gs1/as4_reg[4]_replica
INFO: [Physopt 32-702] Processed net gs1/as4_reg_n_0_[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/move[0]_i_2_n_0.  Did not re-place instance gs1/move[0]_i_2_comp_1
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/mkey_reg[1]_i_1_n_0.  Did not re-place instance gs1/mkey_reg[1]_i_1
INFO: [Physopt 32-702] Processed net gs1/mkey_reg[1]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_7_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0.  Did not re-place instance gs1/nn/on3/mkey_reg[3]_i_73
INFO: [Physopt 32-702] Processed net gs1/nn/on3/mkey_reg[3]_i_73_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/cur_level[3]_i_309_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/move[0]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/nn/on3/sum1__3_n_102. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/nn/on1/g[10].  Did not re-place instance gs1/nn/on1/sum20_i_2
INFO: [Physopt 32-702] Processed net gs1/nn/on1/g[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/p_0_in[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/hn7/C[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net gs1/sum20_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net gs1/num[1].  Did not re-place instance gs1/nin5
INFO: [Physopt 32-702] Processed net gs1/num[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-17.717 | TNS=-305.616 |
Phase 4 Critical Path Optimization | Checksum: 1b841cdc7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1764.477 ; gain = 13.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1764.477 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-17.717 | TNS=-305.616 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.120  |         -9.072  |            7  |              0  |                    41  |           0  |           2  |  00:00:09  |
|  Total          |          1.120  |         -9.072  |            7  |              0  |                    41  |           0  |           3  |  00:00:09  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1764.477 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 24d6efa16

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1764.477 ; gain = 13.422
INFO: [Common 17-83] Releasing license: Implementation
461 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 1764.477 ; gain = 17.570
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1775.219 ; gain = 10.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cfd99883 ConstDB: 0 ShapeSum: de82cff4 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 121c3deba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1838.520 ; gain = 59.242
Post Restoration Checksum: NetGraph: 4d7a42e6 NumContArr: d4499bd4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 121c3deba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1838.520 ; gain = 59.242

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 121c3deba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1845.941 ; gain = 66.664

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 121c3deba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1845.941 ; gain = 66.664
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 210356a92

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1874.379 ; gain = 95.102
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.349| TNS=-274.261| WHS=-0.172 | THS=-159.525|

Phase 2 Router Initialization | Checksum: 231ca515a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2006.820 ; gain = 227.543

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0027904 %
  Global Horizontal Routing Utilization  = 0.00234253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16476
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16444
  Number of Partially Routed Nets     = 32
  Number of Node Overlaps             = 18


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 231ca515a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 2006.820 ; gain = 227.543
Phase 3 Initial Routing | Checksum: 1de7a66c0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2006.820 ; gain = 227.543
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                                       gs1/game_over_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3884
 Number of Nodes with overlaps = 230
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-18.001| TNS=-24324.576| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d1cba687

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 247
 Number of Nodes with overlaps = 87
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.878| TNS=-22978.165| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1943db8ca

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.932| TNS=-22945.653| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17112f86e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2006.820 ; gain = 227.543
Phase 4 Rip-up And Reroute | Checksum: 17112f86e

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 185c4ab2c

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 2006.820 ; gain = 227.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.870| TNS=-22875.845| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1df6a1366

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1df6a1366

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2006.820 ; gain = 227.543
Phase 5 Delay and Skew Optimization | Checksum: 1df6a1366

Time (s): cpu = 00:01:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f829fe1b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2006.820 ; gain = 227.543
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-17.870| TNS=-22813.407| WHS=0.122  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f829fe1b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2006.820 ; gain = 227.543
Phase 6 Post Hold Fix | Checksum: 1f829fe1b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.65032 %
  Global Horizontal Routing Utilization  = 11.7192 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 73.8739%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 76.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1abeb9113

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1abeb9113

Time (s): cpu = 00:01:01 ; elapsed = 00:00:48 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 146b6a1ca

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2006.820 ; gain = 227.543

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-17.870| TNS=-22813.407| WHS=0.122  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 146b6a1ca

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2006.820 ; gain = 227.543
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2006.820 ; gain = 227.543

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
481 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2006.820 ; gain = 231.602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2006.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/User/Documents/College/LDL/FinalProject/FinalProject/FinalProject.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
493 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on1/sum1 input gs1/nn/on1/sum1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on1/sum10 input gs1/nn/on1/sum10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on1/sum1__0 input gs1/nn/on1/sum1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on1/sum2 input gs1/nn/on1/sum2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on1/sum20 input gs1/nn/on1/sum20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on1/sum2__0 input gs1/nn/on1/sum2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on1/sum2__1 input gs1/nn/on1/sum2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on2/sum1 input gs1/nn/on2/sum1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on2/sum10 input gs1/nn/on2/sum10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on2/sum1__0 input gs1/nn/on2/sum1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on2/sum1__1 input gs1/nn/on2/sum1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on2/sum2 input gs1/nn/on2/sum2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on2/sum20 input gs1/nn/on2/sum20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on2/sum2__0 input gs1/nn/on2/sum2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on3/sum1 input gs1/nn/on3/sum1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on3/sum10 input gs1/nn/on3/sum10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on3/sum1__0 input gs1/nn/on3/sum1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on3/sum1__1 input gs1/nn/on3/sum1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on3/sum1__2 input gs1/nn/on3/sum1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on3/sum1__3 input gs1/nn/on3/sum1__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP gs1/nn/on3/sum2 input gs1/nn/on3/sum2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP gs1/nn/on1/sum1__0 output gs1/nn/on1/sum1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP gs1/nn/on1/sum2__1 output gs1/nn/on1/sum2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP gs1/nn/on2/sum1__1 output gs1/nn/on2/sum1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP gs1/nn/on2/sum2__0 output gs1/nn/on2/sum2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP gs1/nn/on3/sum1__3 output gs1/nn/on3/sum1__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP gs1/nn/on3/sum2 output gs1/nn/on3/sum2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP gs1/nn/on1/sum1__0 multiplier stage gs1/nn/on1/sum1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP gs1/nn/on1/sum2__1 multiplier stage gs1/nn/on1/sum2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP gs1/nn/on2/sum1__1 multiplier stage gs1/nn/on2/sum1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP gs1/nn/on2/sum2__0 multiplier stage gs1/nn/on2/sum2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP gs1/nn/on3/sum1__3 multiplier stage gs1/nn/on3/sum1__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP gs1/nn/on3/sum2 multiplier stage gs1/nn/on3/sum2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 33 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 6006112 bits.
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2453.602 ; gain = 440.160
INFO: [Common 17-206] Exiting Vivado at Thu Jan 11 04:14:41 2024...
