{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Web Edition " "Info: Version 6.0 Build 178 04/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 21 11:17:30 2006 " "Info: Processing started: Wed Jun 21 11:17:30 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEGA/CYCLONE_ROM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MEGA/CYCLONE_ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclone_rom-SYN " "Info: Found design unit 1: cyclone_rom-SYN" {  } { { "MEGA/CYCLONE_ROM.vhd" "" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_ROM.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CYCLONE_ROM " "Info: Found entity 1: CYCLONE_ROM" {  } { { "MEGA/CYCLONE_ROM.vhd" "" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_ROM.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEGA/CYCLONE_RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file MEGA/CYCLONE_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cyclone_ram-SYN " "Info: Found design unit 1: cyclone_ram-SYN" {  } { { "MEGA/CYCLONE_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_RAM.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CYCLONE_RAM " "Info: Found entity 1: CYCLONE_RAM" {  } { { "MEGA/CYCLONE_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_RAM.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIR_core.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file FIR_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_core-FIR_core_architecture " "Info: Found design unit 1: FIR_core-FIR_core_architecture" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 48 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 FIR_core " "Info: Found entity 1: FIR_core" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCM3006.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PCM3006.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCM3006-PCM3006_architecture " "Info: Found design unit 1: PCM3006-PCM3006_architecture" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 PCM3006 " "Info: Found entity 1: PCM3006" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex13.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ex13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex13 " "Info: Found entity 1: ex13" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex13 " "Info: Elaborating entity \"ex13\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LED\[1\] " "Warning: Pin \"LED\[1\]\" is missing source" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 8 512 688 24 "LED\[1\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "50MHz " "Warning: Pin \"50MHz\" not connected" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 8 8 176 24 "50MHz" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "SWITCH2 " "Warning: Pin \"SWITCH2\" not connected" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 504 0 168 520 "SWITCH2" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0}
{ "Warning" "WGDFX_PIN_IGNORED" "DIPSWITCH " "Warning: Pin \"DIPSWITCH\" not connected" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCM3006 PCM3006:inst6 " "Info: Elaborating entity \"PCM3006\" for hierarchy \"PCM3006:inst6\"" {  } { { "ex13.bdf" "inst6" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 88 256 440 304 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_core FIR_core:inst " "Info: Elaborating entity \"FIR_core\" for hierarchy \"FIR_core:inst\"" {  } { { "ex13.bdf" "inst" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 232 680 880 384 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CYCLONE_RAM FIR_core:inst\|CYCLONE_RAM:Altera_ram " "Info: Elaborating entity \"CYCLONE_RAM\" for hierarchy \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\"" {  } { { "FIR_core.vhd" "Altera_ram" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 97 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 426 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\"" {  } { { "MEGA/CYCLONE_RAM.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_RAM.vhd" 86 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\"" {  } { { "MEGA/CYCLONE_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_RAM.vhd" 86 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ppc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppc1 " "Info: Found entity 1: altsyncram_ppc1" {  } { { "db/altsyncram_ppc1.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_ppc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppc1 FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated " "Info: Elaborating entity \"altsyncram_ppc1\" for hierarchy \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmk2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fmk2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmk2 " "Info: Found entity 1: altsyncram_fmk2" {  } { { "db/altsyncram_fmk2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_fmk2.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmk2 FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|altsyncram_fmk2:altsyncram1 " "Info: Elaborating entity \"altsyncram_fmk2\" for hierarchy \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|altsyncram_fmk2:altsyncram1\"" {  } { { "db/altsyncram_ppc1.tdf" "altsyncram1" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_ppc1.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mod_ram_rom_pack " "Info: Found design unit 1: sld_mod_ram_rom_pack" {  } { { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_mod_ram_rom-rtl " "Info: Found design unit 2: sld_mod_ram_rom-rtl" {  } { { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mod_ram_rom " "Info: Found entity 1: sld_mod_ram_rom" {  } { { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ppc1.tdf" "mgl_prim2" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_ppc1.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ppc1.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_ppc1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 635 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\", which is child of megafunction instantiation \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 635 -1 0 } } { "db/altsyncram_ppc1.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_ppc1.tdf" 37 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"FIR_core:inst\|CYCLONE_RAM:Altera_ram\|altsyncram:altsyncram_component\|altsyncram_ppc1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Info: Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1229848576 " "Info: Parameter \"NODE_NAME\" = \"1229848576\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Info: Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Info: Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Info: Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "db/altsyncram_ppc1.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_ppc1.tdf" 37 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CYCLONE_ROM FIR_core:inst\|CYCLONE_ROM:Altera_rom " "Info: Elaborating entity \"CYCLONE_ROM\" for hierarchy \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\"" {  } { { "FIR_core.vhd" "Altera_rom" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 107 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\"" {  } { { "MEGA/CYCLONE_ROM.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_ROM.vhd" 80 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\"" {  } { { "MEGA/CYCLONE_ROM.vhd" "" { Text "C:/altera/FPGA_course/ex13/MEGA/CYCLONE_ROM.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lg81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lg81 " "Info: Found entity 1: altsyncram_lg81" {  } { { "db/altsyncram_lg81.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_lg81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lg81 FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated " "Info: Elaborating entity \"altsyncram_lg81\" for hierarchy \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e9m2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e9m2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e9m2 " "Info: Found entity 1: altsyncram_e9m2" {  } { { "db/altsyncram_e9m2.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_e9m2.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e9m2 FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1 " "Info: Elaborating entity \"altsyncram_e9m2\" for hierarchy \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|altsyncram_e9m2:altsyncram1\"" {  } { { "db/altsyncram_lg81.tdf" "altsyncram1" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_lg81.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lg81.tdf" "mgl_prim2" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_lg81.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"FIR_core:inst\|CYCLONE_ROM:Altera_rom\|altsyncram:altsyncram_component\|altsyncram_lg81:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lg81.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/altsyncram_lg81.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file ../../quartus60/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1133 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1118 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 564 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf" 37 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 595 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_decode.tdf" 62 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 684 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ogi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ogi " "Info: Found entity 1: decode_ogi" {  } { { "db/decode_ogi.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/decode_ogi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 763 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 842 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:2:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 910 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 953 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1018 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 2 " "Info: Parameter \"N_NODES\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 2 " "Info: Parameter \"N_SEL_BITS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 0000100000011000011011100000000100001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"0000100000011000011011100000000100001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "PCM3006:inst6\|COUNT\[7\] PCM3006:inst6\|LRCOUT_INT " "Info: Duplicate register \"PCM3006:inst6\|COUNT\[7\]\" merged to single register \"PCM3006:inst6\|LRCOUT_INT\"" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "PCM3006:inst6\|COUNT\[2\] PCM3006:inst6\|BCKOUT_INT " "Info: Duplicate register \"PCM3006:inst6\|COUNT\[2\]\" merged to single register \"PCM3006:inst6\|BCKOUT_INT\"" {  } { { "PCM3006.vhd" "" { Text "C:/altera/FPGA_course/ex13/PCM3006.vhd" 70 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../quartus60/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../quartus60/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 281 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_core:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"FIR_core:inst\|lpm_mult:Mult0\"" {  } { { "FIR_core.vhd" "" { Text "C:/altera/FPGA_course/ex13/FIR_core.vhd" 173 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jg01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_jg01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jg01 " "Info: Found entity 1: mult_jg01" {  } { { "db/mult_jg01.tdf" "" { Text "C:/altera/FPGA_course/ex13/db/mult_jg01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 0 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "550 " "Info: Ignored 550 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "414 " "Info: Ignored 414 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0} { "Info" "IOPT_MLS_IGNORED_LCELL" "136 " "Info: Ignored 136 LCELL buffer(s)" {  } {  } 0 0 "Ignored %1!d! LCELL buffer(s)" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_STARTED_INFO" "" "Info: Performing gate-level register retiming" {  } {  } 0 0 "Performing gate-level register retiming" 0 0}
{ "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_HDR" "13 " "Info: Not allowed to move 13 registers" { { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_INPUT_DETAILS" "1 " "Info: Not allowed to move 1 registers because they are directly fed by input pins" {  } {  } 0 0 "Not allowed to move %1!d! registers because they are directly fed by input pins" 0 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_OUTPUT_DETAILS" "3 " "Info: Not allowed to move 3 registers because they feed output pins directly" {  } {  } 0 0 "Not allowed to move %1!d! registers because they feed output pins directly" 0 0} { "Info" "IOPT_MLS_RETIMING_DONT_TOUCH_REGISTERS_FEEDING_SECONDARIES_DETAILS" "9 " "Info: Not allowed to move 9 registers because they feed clock or asynchronous control signals of other registers" {  } {  } 0 0 "Not allowed to move %1!d! registers because they feed clock or asynchronous control signals of other registers" 0 0}  } {  } 0 0 "Not allowed to move %1!d! registers" 0 0}
{ "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_HDR" "1 " "Info: Quartus II software applied gate-level register retiming to 1 clock domains" { { "Info" "IOPT_MLS_GATE_LEVEL_RETIMING_RESULTS_DETAILS" "!altera_internal_jtag~TCKUTAP 3 1 0 " "Info: Quartus II software applied gate-level register retiming to clock \"!altera_internal_jtag~TCKUTAP\": created 3 new registers, removed 1 registers, left 0 registers untouched" {  } {  } 0 0 "Quartus II software applied gate-level register retiming to clock \"%1!s!\": created %2!d! new registers, removed %3!d! registers, left %4!d! registers untouched" 0 0}  } {  } 0 0 "Quartus II software applied gate-level register retiming to %1!d! clock domains" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "RESETn VCC " "Warning: Pin \"RESETn\" stuck at VCC" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 208 512 688 224 "RESETn" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LED\[1\] GND " "Warning: Pin \"LED\[1\]\" stuck at GND" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 8 512 688 24 "LED\[1\]" "" } } } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } } { "../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN_HDR" "10 " "Warning: Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "50MHz " "Warning: No output dependent on input pin \"50MHz\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 8 8 176 24 "50MHz" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "SWITCH2 " "Warning: No output dependent on input pin \"SWITCH2\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 504 0 168 520 "SWITCH2" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[7\] " "Warning: No output dependent on input pin \"DIPSWITCH\[7\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[6\] " "Warning: No output dependent on input pin \"DIPSWITCH\[6\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[5\] " "Warning: No output dependent on input pin \"DIPSWITCH\[5\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[4\] " "Warning: No output dependent on input pin \"DIPSWITCH\[4\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[3\] " "Warning: No output dependent on input pin \"DIPSWITCH\[3\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[2\] " "Warning: No output dependent on input pin \"DIPSWITCH\[2\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[1\] " "Warning: No output dependent on input pin \"DIPSWITCH\[1\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0} { "Warning" "WSCL_SCL_UNNECESSARY_INPUT_PIN" "DIPSWITCH\[0\] " "Warning: No output dependent on input pin \"DIPSWITCH\[0\]\"" {  } { { "ex13.bdf" "" { Schematic "C:/altera/FPGA_course/ex13/ex13.bdf" { { 560 -16 160 576 "DIPSWITCH\[7..0\]" "" } { 552 160 248 568 "DIPSWITCH\[7..0\]" "" } } } }  } 0 0 "No output dependent on input pin \"%1!s!\"" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "903 " "Info: Implemented 903 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "16 " "Info: Implemented 16 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "848 " "Info: Implemented 848 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 21 11:17:55 2006 " "Info: Processing ended: Wed Jun 21 11:17:55 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
