0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/fumi/Zybo/practice_VGA/practice_VGA.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sim_1/new/gradation_sim.v,1563442305,verilog,,,C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/vga_param.vh,gradation_sim,,,../../../../practice_VGA.srcs/sources_1/imports/HDL;//Mac/Home/Downloads/XilinxFPGA/Zybo/dai2-3sho/gradation/HDL,,,,,
C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/gradation.v,1466315712,verilog,,C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/pckgen.v,C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/vga_param.vh,gradation,,,../../../../practice_VGA.srcs/sources_1/imports/HDL;//Mac/Home/Downloads/XilinxFPGA/Zybo/dai2-3sho/gradation/HDL,,,,,
C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/pckgen.v,1477117740,verilog,,C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/syncgen.v,,pckgen,,,../../../../practice_VGA.srcs/sources_1/imports/HDL;//Mac/Home/Downloads/XilinxFPGA/Zybo/dai2-3sho/gradation/HDL,,,,,
C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/syncgen.v,1466294632,verilog,,C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sim_1/new/gradation_sim.v,C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/vga_param.vh,syncgen,,,../../../../practice_VGA.srcs/sources_1/imports/HDL;//Mac/Home/Downloads/XilinxFPGA/Zybo/dai2-3sho/gradation/HDL,,,,,
C:/Users/fumi/Zybo/practice_VGA/practice_VGA.srcs/sources_1/imports/HDL/vga_param.vh,1467450956,verilog,,,,,,,,,,,,
