// Seed: 3831309472
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5
);
  assign id_4 = 1 && 1'b0 == 1'b0;
  defparam id_6.id_7 = "";
endmodule
