create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[0]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[1]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[2]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[3]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[4]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[5]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[6]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[7]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[8]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[9]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[10]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[11]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[12]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[13]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[14]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TSTRB[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 128 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[0]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[1]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[2]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[3]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[4]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[5]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[6]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[7]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[8]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[9]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[10]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[11]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[12]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[13]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[14]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[15]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[16]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[17]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[18]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[19]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[20]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[21]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[22]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[23]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[24]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[25]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[26]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[27]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[28]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[29]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[30]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[31]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[32]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[33]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[34]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[35]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[36]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[37]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[38]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[39]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[40]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[41]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[42]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[43]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[44]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[45]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[46]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[47]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[48]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[49]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[50]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[51]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[52]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[53]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[54]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[55]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[56]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[57]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[58]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[59]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[60]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[61]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[62]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[63]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[64]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[65]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[66]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[67]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[68]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[69]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[70]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[71]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[72]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[73]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[74]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[75]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[76]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[77]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[78]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[79]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[80]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[81]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[82]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[83]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[84]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[85]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[86]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[87]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[88]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[89]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[90]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[91]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[92]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[93]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[94]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[95]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[96]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[97]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[98]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[99]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[100]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[101]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[102]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[103]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[104]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[105]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[106]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[107]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[108]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[109]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[110]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[111]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[112]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[113]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[114]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[115]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[116]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[117]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[118]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[119]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[120]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[121]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[122]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[123]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[124]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[125]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[126]} {design_1_i/KNN_DMA_0_M_AXIS_MM2S_TDATA[127]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_1_i/KNN_DMA_0_M_AXIS_MM2S_TLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/KNN_DMA_0_M_AXIS_MM2S_TREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/KNN_DMA_0_M_AXIS_MM2S_TVALID]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
