<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p62" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_62{left:80px;bottom:933px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2_62{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_62{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_62{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_62{left:80px;bottom:878px;letter-spacing:0.16px;}
#t6_62{left:145px;bottom:878px;letter-spacing:0.11px;word-spacing:0.04px;}
#t7_62{left:145px;bottom:850px;letter-spacing:-0.12px;word-spacing:-0.9px;}
#t8_62{left:145px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t9_62{left:145px;bottom:806px;letter-spacing:-0.12px;word-spacing:0.04px;}
#ta_62{left:145px;bottom:789px;letter-spacing:-0.11px;word-spacing:0.05px;}
#tb_62{left:193px;bottom:756px;letter-spacing:0.13px;}
#tc_62{left:145px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#td_62{left:145px;bottom:691px;letter-spacing:-0.12px;word-spacing:0.02px;}
#te_62{left:145px;bottom:665px;letter-spacing:-0.23px;}
#tf_62{left:204px;bottom:665px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tg_62{left:145px;bottom:650px;letter-spacing:-0.23px;}
#th_62{left:204px;bottom:650px;letter-spacing:-0.24px;word-spacing:0.03px;}
#ti_62{left:145px;bottom:635px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tj_62{left:341px;bottom:635px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tk_62{left:145px;bottom:620px;letter-spacing:-0.23px;}
#tl_62{left:204px;bottom:620px;letter-spacing:-0.22px;}
#tm_62{left:341px;bottom:620px;letter-spacing:-0.24px;word-spacing:-0.02px;}
#tn_62{left:341px;bottom:606px;letter-spacing:-0.25px;word-spacing:0.04px;}
#to_62{left:145px;bottom:591px;letter-spacing:-0.23px;}
#tp_62{left:204px;bottom:591px;letter-spacing:-0.22px;}
#tq_62{left:341px;bottom:591px;letter-spacing:-0.24px;}
#tr_62{left:145px;bottom:576px;letter-spacing:-0.23px;}
#ts_62{left:204px;bottom:576px;letter-spacing:-0.22px;}
#tt_62{left:341px;bottom:576px;letter-spacing:-0.24px;}
#tu_62{left:145px;bottom:561px;letter-spacing:-0.23px;}
#tv_62{left:205px;bottom:561px;letter-spacing:-0.24px;word-spacing:0.03px;}
#tw_62{left:341px;bottom:561px;letter-spacing:-0.24px;word-spacing:0.01px;}
#tx_62{left:145px;bottom:547px;letter-spacing:-0.23px;word-spacing:-0.04px;}
#ty_62{left:157px;bottom:532px;letter-spacing:-0.24px;}
#tz_62{left:181px;bottom:517px;letter-spacing:-0.22px;}
#t10_62{left:216px;bottom:517px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t11_62{left:157px;bottom:502px;letter-spacing:-0.25px;}
#t12_62{left:181px;bottom:488px;letter-spacing:-0.22px;}
#t13_62{left:216px;bottom:488px;letter-spacing:-0.25px;word-spacing:0.04px;}
#t14_62{left:145px;bottom:473px;letter-spacing:-0.22px;}
#t15_62{left:157px;bottom:458px;letter-spacing:-0.23px;word-spacing:-0.05px;}
#t16_62{left:341px;bottom:458px;letter-spacing:-0.25px;word-spacing:0.02px;}
#t17_62{left:145px;bottom:430px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t18_62{left:169px;bottom:404px;letter-spacing:-0.24px;word-spacing:-0.08px;}
#t19_62{left:145px;bottom:376px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_62{left:145px;bottom:359px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#t1b_62{left:80px;bottom:316px;letter-spacing:0.13px;}
#t1c_62{left:145px;bottom:316px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1d_62{left:145px;bottom:289px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1e_62{left:145px;bottom:272px;letter-spacing:-0.12px;word-spacing:-0.65px;}
#t1f_62{left:145px;bottom:255px;letter-spacing:-0.12px;}
#t1g_62{left:145px;bottom:228px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_62{left:145px;bottom:211px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1i_62{left:193px;bottom:178px;letter-spacing:0.13px;}
#t1j_62{left:145px;bottom:157px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1k_62{left:145px;bottom:113px;letter-spacing:-0.12px;word-spacing:0.02px;}

.s1_62{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_62{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_62{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_62{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_62{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.s6_62{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.t.v0_62{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts62" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg62Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg62" style="-webkit-user-select: none;"><object width="825" height="990" data="62/62.svg" type="image/svg+xml" id="pdf62" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_62" class="t s1_62">Programmers’ Model </span>
<span id="t2_62" class="t s2_62">A2-24 </span><span id="t3_62" class="t s1_62">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_62" class="t s2_62">ARM DDI 0100I </span>
<span id="t5_62" class="t s3_62">A2.6.8 </span><span id="t6_62" class="t s3_62">Interrupt request (IRQ) exception </span>
<span id="t7_62" class="t s4_62">The IRQ exception is generated externally by asserting the IRQ input on the processor. It has a lower priority </span>
<span id="t8_62" class="t s4_62">than FIQ (see Table A2-1 on page A2-25), and is masked out when an FIQ sequence is entered. </span>
<span id="t9_62" class="t s4_62">Interrupts are disabled when the I bit in the CPSR is set. If the I bit is clear, ARM checks for an IRQ at </span>
<span id="ta_62" class="t s4_62">instruction boundaries. </span>
<span id="tb_62" class="t s5_62">Note </span>
<span id="tc_62" class="t s4_62">The I bit can only be changed from a privileged mode. </span>
<span id="td_62" class="t s4_62">When an IRQ is detected, the following actions are performed: </span>
<span id="te_62" class="t v0_62 s6_62">R14_irq </span><span id="tf_62" class="t v0_62 s6_62">= address of next instruction to be executed + 4 </span>
<span id="tg_62" class="t v0_62 s6_62">SPSR_irq </span><span id="th_62" class="t v0_62 s6_62">= CPSR </span>
<span id="ti_62" class="t v0_62 s6_62">CPSR[4:0] = 0b10010 </span><span id="tj_62" class="t v0_62 s6_62">/* Enter IRQ mode */ </span>
<span id="tk_62" class="t v0_62 s6_62">CPSR[5] </span><span id="tl_62" class="t v0_62 s6_62">= 0 </span><span id="tm_62" class="t v0_62 s6_62">/* Execute in ARM state */ </span>
<span id="tn_62" class="t v0_62 s6_62">/* CPSR[6] is unchanged */ </span>
<span id="to_62" class="t v0_62 s6_62">CPSR[7] </span><span id="tp_62" class="t v0_62 s6_62">= 1 </span><span id="tq_62" class="t v0_62 s6_62">/* Disable normal interrupts */ </span>
<span id="tr_62" class="t v0_62 s6_62">CPSR[8] </span><span id="ts_62" class="t v0_62 s6_62">= 1 </span><span id="tt_62" class="t v0_62 s6_62">/* Disable Imprecise Data Aborts (v6 only) */ </span>
<span id="tu_62" class="t v0_62 s6_62">CPSR[9] </span><span id="tv_62" class="t v0_62 s6_62">= CP15_reg1_EEbit </span><span id="tw_62" class="t v0_62 s6_62">/* Endianness on exception entry */ </span>
<span id="tx_62" class="t v0_62 s6_62">if VE==0 then </span>
<span id="ty_62" class="t v0_62 s6_62">if high vectors configured then </span>
<span id="tz_62" class="t v0_62 s6_62">PC </span><span id="t10_62" class="t v0_62 s6_62">= 0xFFFF0018 </span>
<span id="t11_62" class="t v0_62 s6_62">else </span>
<span id="t12_62" class="t v0_62 s6_62">PC </span><span id="t13_62" class="t v0_62 s6_62">= 0x00000018 </span>
<span id="t14_62" class="t v0_62 s6_62">else </span>
<span id="t15_62" class="t v0_62 s6_62">PC = IMPLEMENTATION DEFINED </span><span id="t16_62" class="t v0_62 s6_62">/* see page A2-26 */ </span>
<span id="t17_62" class="t s4_62">To return after servicing the interrupt, use: </span>
<span id="t18_62" class="t v0_62 s6_62">SUBS PC,R14,#4 </span>
<span id="t19_62" class="t s4_62">This restores both the PC (from R14_irq) and CPSR (from SPSR_irq), and resumes execution of the </span>
<span id="t1a_62" class="t s4_62">interrupted code. </span>
<span id="t1b_62" class="t s3_62">A2.6.9 </span><span id="t1c_62" class="t s3_62">Fast interrupt request (FIQ) exception </span>
<span id="t1d_62" class="t s4_62">The FIQ exception is generated externally by asserting the FIQ input on the processor. FIQ is designed to </span>
<span id="t1e_62" class="t s4_62">support a data transfer or channel process, and has sufficient private registers to remove the need for register </span>
<span id="t1f_62" class="t s4_62">saving in such applications, therefore minimizing the overhead of context switching. </span>
<span id="t1g_62" class="t s4_62">Fast interrupts are disabled when the F bit in the CPSR is set. If the F bit is clear, ARM checks for an FIQ </span>
<span id="t1h_62" class="t s4_62">at instruction boundaries. </span>
<span id="t1i_62" class="t s5_62">Note </span>
<span id="t1j_62" class="t s4_62">The F bit can only be changed from a privileged mode. </span>
<span id="t1k_62" class="t s4_62">When an FIQ is detected, the following actions are performed: </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
