#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct  6 19:04:16 2022
# Process ID: 16688
# Current directory: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15724 C:\TDD\lab03spi-g03\Ejercicios\Proyectos\Ejercicio3\vivado_project.xpr
# Log file: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado.log
# Journal file: C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/TDD/Repo/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK.xci'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'WCLK'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 705.348 ; gain = 73.586
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_spi_pmodALS' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_spi_pmodALS_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_clk1s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_clk1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_clk_divider_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_clk_divider_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/pkg_global.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/new/module_control_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_control_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_control_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_control_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_memoria.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_memoria
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_salida.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_mux_salida
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_mux_we.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_mux_we
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_datos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_miso.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_miso
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_mosi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_reg_mosi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Compartido/module_seg7_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_seg7_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/module_state_machine_pmod.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_state_machine_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_state_machine_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module module_state_machine_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/sim_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_interface_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_master_race_spi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_master_race_spi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_pmodALS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/tb_spi_pmodALS.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_pmodALS
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.sim/sim_1/behav/xsim'
"xelab -wto a9d15ee8a6084ca0b38595b14eb35717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_pmodALS_behav xil_defaultlib.tb_spi_pmodALS xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a9d15ee8a6084ca0b38595b14eb35717 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_spi_pmodALS_behav xil_defaultlib.tb_spi_pmodALS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'addr_pmod_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'send_o' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:68]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 1 for port 'addr_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:84]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dato_ram_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:86]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'dato_pmod_o' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/top_pmodALS.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dato_in' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/top_interface_spi.sv:85]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'data_in_i' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:77]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'rs1_o' [C:/TDD/lab03spi-g03/Ejercicios/Ejercicio2/module_reg_datos.sv:78]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.pkg_global
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=41,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.WCLK_clk_wiz
Compiling module xil_defaultlib.WCLK
Compiling module xil_defaultlib.module_state_machine_pmodALS
Compiling module xil_defaultlib.module_control_pmodALS
Compiling module xil_defaultlib.module_clk1s(PERIODO=1.0E-06)
Compiling module xil_defaultlib.module_pmodALS
Compiling module xil_defaultlib.top_pmodALS
Compiling module xil_defaultlib.module_mux_we
Compiling module xil_defaultlib.module_clk_divider_spi
Compiling module xil_defaultlib.module_state_machine_spi
Compiling module xil_defaultlib.module_control_spi
Compiling module xil_defaultlib.module_reg_mosi
Compiling module xil_defaultlib.module_reg_miso
Compiling module xil_defaultlib.top_master_race_spi
Compiling module xil_defaultlib.module_reg_control
Compiling module xil_defaultlib.module_memoria
Compiling module xil_defaultlib.module_reg_datos
Compiling module xil_defaultlib.module_mux_salida
Compiling module xil_defaultlib.top_interface_spi
Compiling module xil_defaultlib.module_seg7_control
Compiling module xil_defaultlib.sim_top
Compiling module xil_defaultlib.tb_spi_pmodALS
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_spi_pmodALS_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 771.141 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/TDD/lab03spi-g03/Ejercicios/Proyectos/Ejercicio3/vivado_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_spi_pmodALS_behav -key {Behavioral:sim_1:Functional:tb_spi_pmodALS} -tclbatch {tb_spi_pmodALS.tcl} -view {C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/tb_spi_pmodALS_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/TDD/lab03spi-g03/Ejercicios/Ejercicio3/tb_spi_pmodALS_behav.wcfg
source tb_spi_pmodALS.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_spi_pmodALS_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 781.016 ; gain = 28.480
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 781.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  6 19:06:40 2022...
