{
  "paper_id": "2204.11275v1",
  "title": "Enabling High-Performance and Energy-Efficient Hybrid Transactional/Analytical Databases with Hardware/Software Cooperation",
  "abstract": "Abstract\nA growth in data volume, combined with increasing demand for real-time analysis (using the most recent data), has resulted in the emergence of database systems that concurrently support transactions and data analytics. These hybrid transactional and analytical processing (HTAP) database systems can support real-time data analysis without the high costs of synchronizing across separate single-purpose databases. Unfortunately, for many applications that perform a high rate of data updates, state-of-the-art HTAP systems incur significant losses in transactional (up to 74.6%) and/or analytical (up to 49.8%)\nthroughput compared to performing only transactional or only\nanalytical queries in isolation, due to\n(1) data movement between the CPU and memory,\n(2) data update propagation from transactional to analytical workloads, and\n(3) the cost to maintain a consistent view of data across the system.\n\\Copy\nCR1/1AWe propose Polynesia, a hardware–software co-designed system for in-memory HTAP databases that avoids the large throughput losses of traditional HTAP systems. Polynesia (1) divides the HTAP system into transactional and analytical processing islands,\n(2) implements new custom hardware that unlocks software optimizations\nto reduce the costs of update propagation and consistency, and\n(3) exploits processing-in-memory for the analytical islands to alleviate data movement overheads.\nOur evaluation shows that Polynesia outperforms three state-of-the-art\nHTAP systems, with average transactional/analytical throughput improvements of\n1.7×\\times/3.7×\\times, and reduces\nenergy consumption by 48% over the prior lowest-energy HTAP system.",
  "reference_labels": [
    {
      "index": 0,
      "title": "Cisco Global Cloud Index: Forecast and Methodology, 2016-2021",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 1,
      "title": "TitAnt: Online Real-time Transaction Fraud Detection in Ant Financial",
      "abstract": "",
      "year": "2019",
      "venue": "arXiv:1906.07407 [cs.LG]",
      "authors": "S. Cao et al.",
      "orig_title": "TitAnt: Online Real-Time Transaction Fraud Detection in Ant Financial",
      "paper_id": "1906.07407v1"
    },
    {
      "index": 2,
      "title": "Real-Time Constrained Cycle Detection in Large Dynamic Graphs",
      "abstract": "",
      "year": "2018",
      "venue": "VLDB Endowment",
      "authors": "X. Qiu et al."
    },
    {
      "index": 3,
      "title": "Real-Time Credit Card Fraud Detection Using Computational Intelligence",
      "abstract": "",
      "year": "2008",
      "venue": "Expert Systems with Applications",
      "authors": "J. T. Quah and M. Sriganesh"
    },
    {
      "index": 4,
      "title": "Real-Time Analytical Processing with SQL Server",
      "abstract": "",
      "year": "2015",
      "venue": "PVLDB",
      "authors": "P.-Å. Larson et al."
    },
    {
      "index": 5,
      "title": "SnappyData: Streaming, Transactions, and Interactive Analytics in a Unified Engine",
      "abstract": "",
      "year": "2016",
      "venue": "CIDR",
      "authors": "J. Ramnarayan et al."
    },
    {
      "index": 6,
      "title": "Real Time Business Intelligence in Supply Chain Analytics",
      "abstract": "",
      "year": "2008",
      "venue": "Information Management & Computer Security",
      "authors": "B. Sahay and J. Ranjan"
    },
    {
      "index": 7,
      "title": "Adopting Medical Technologies and Diagnostics Recommended by NICE: The Health Technologies Adoption Programme",
      "abstract": "",
      "year": "2014",
      "venue": "Annals of the Royal College of Surgeons of England",
      "authors": "S. Chisholm"
    },
    {
      "index": 8,
      "title": "Big Data Stream Computing in Healthcare Real-Time Analytics",
      "abstract": "",
      "year": "2016",
      "venue": "ICCCBDA",
      "authors": "V.-D. Ta et al."
    },
    {
      "index": 9,
      "title": "WiSer: A Highly Available HTAP DBMS for IoT Applications",
      "abstract": "",
      "year": "2019",
      "venue": "arXiv:1908.01908 [cs.DB]",
      "authors": "R. Barber et al.",
      "orig_title": "WiSer: A Highly Available HTAP DBMS for IoT Applications",
      "paper_id": "1908.01908v1"
    },
    {
      "index": 10,
      "title": "Kunpeng: Parameter Server Based Distributed Learning Systems and Its Applications in Alibaba and Ant Financial",
      "abstract": "",
      "year": "2017",
      "venue": "SIGKDD",
      "authors": "J. Zhou et al."
    },
    {
      "index": 11,
      "title": "Real-Time Analytical Processing with SQL Server",
      "abstract": "",
      "year": "2015",
      "venue": "VLDB Endowment",
      "authors": "P.-A. Larson et al."
    },
    {
      "index": 12,
      "title": "TiDB: A Raft-Based HTAP Database",
      "abstract": "",
      "year": "2020",
      "venue": "VLDB Endowment",
      "authors": "D. Huang et al."
    },
    {
      "index": 13,
      "title": "Hybrid Transaction/Analytical Processing Will Foster Opportunities for Dramatic Business Innovation",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": "M. Pezzini et al."
    },
    {
      "index": 14,
      "title": "SAP HANA: The Evolution from a Modern Main-Memory Data Platform to an Enterprise Application Platform",
      "abstract": "",
      "year": "2013",
      "venue": "VLDB Endowment",
      "authors": "V. Sikka et al."
    },
    {
      "index": 15,
      "title": "Hybrid OLTP and OLAP",
      "abstract": "",
      "year": "2018",
      "venue": "Encyclopedia of Big Data Technologies. Springer, Cham",
      "authors": "J. Giceva and M. Sadoghi"
    },
    {
      "index": 16,
      "title": "Bridging the Archipelago Between Row-Stores and Column-Stores for Hybrid Workloads",
      "abstract": "",
      "year": "2016",
      "venue": "SIGMOD",
      "authors": "J. Arulraj et al."
    },
    {
      "index": 17,
      "title": "BatchDB: Efficient Isolated Execution of Hybrid OLTP+OLAP Workloads for Interactive Applications",
      "abstract": "",
      "year": "2017",
      "venue": "SIGMOD",
      "authors": "D. Makreshanski et al."
    },
    {
      "index": 18,
      "title": "Hybrid Transactional/Analytical Processing: A Survey",
      "abstract": "",
      "year": "2017",
      "venue": "SIGMOD",
      "authors": "F. Özcan et al."
    },
    {
      "index": 19,
      "title": "CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators",
      "abstract": "",
      "year": "2019",
      "venue": "ISCA",
      "authors": "A. Boroumand et al."
    },
    {
      "index": 20,
      "title": "LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory",
      "abstract": "",
      "year": "2017",
      "venue": "IEEE CAL",
      "authors": "A. Boroumand et al."
    },
    {
      "index": 21,
      "title": "Practical Mechanisms for Reducing Processor-Memory Data Movement in Modern Workloads",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "A. Boroumand"
    },
    {
      "index": 22,
      "title": "A Modern Primer on Processing in Memory",
      "abstract": "",
      "year": "2021",
      "venue": "arXiv:2012.03112 [cs.AR]",
      "authors": "O. Mutlu et al.",
      "orig_title": "A Modern Primer on Processing in Memory",
      "paper_id": "2012.03112v5"
    },
    {
      "index": 23,
      "title": "Processing Data Where It Makes Sense: Enabling In-Memory Computation",
      "abstract": "",
      "year": "2019",
      "venue": "MICPRO",
      "authors": "O. Mutlu et al.",
      "orig_title": "Processing Data Where It Makes Sense: Enabling In-Memory Computation",
      "paper_id": "1903.03988v1"
    },
    {
      "index": 24,
      "title": "Processing-in-Memory: A Workload-Driven Perspective",
      "abstract": "",
      "year": "2019",
      "venue": "IBM JRD",
      "authors": "S. Ghose et al."
    },
    {
      "index": 25,
      "title": "Cellular Logic-in-Memory Arrays",
      "abstract": "",
      "year": "1969",
      "venue": "IEEE TC",
      "authors": "W. H. Kautz"
    },
    {
      "index": 26,
      "title": "A Logic-in-Memory Computer",
      "abstract": "",
      "year": "1970",
      "venue": "IEEE TC",
      "authors": "H. S. Stone"
    },
    {
      "index": 27,
      "title": "EXECUBE: A New Architecture for Scaleable MPPs",
      "abstract": "",
      "year": "1994",
      "venue": "ICPP",
      "authors": "P. M. Kogge"
    },
    {
      "index": 28,
      "title": "Processing in Memory: The Terasys Massively Parallel PIM Array",
      "abstract": "",
      "year": "1995",
      "venue": "Computer",
      "authors": "M. Gokhale et al."
    },
    {
      "index": 29,
      "title": "A Case for Intelligent RAM",
      "abstract": "",
      "year": "1997",
      "venue": "IEEE Micro",
      "authors": "D. Patterson et al."
    },
    {
      "index": 30,
      "title": "Active Pages: A Computation Model for Intelligent Memory",
      "abstract": "",
      "year": "1998",
      "venue": "ISCA",
      "authors": "M. Oskin et al."
    },
    {
      "index": 31,
      "title": "The Architecture of the DIVA Processing-in-Memory Chip",
      "abstract": "",
      "year": "2002",
      "venue": "ICS",
      "authors": "J. Draper et al."
    },
    {
      "index": 32,
      "title": "Ambit: In-Memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology",
      "abstract": "",
      "year": "2017",
      "venue": "MICRO",
      "authors": "V. Seshadri et al."
    },
    {
      "index": 33,
      "title": "Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM",
      "abstract": "",
      "year": "2016",
      "venue": "arXiv:1611.09988 [cs:AR]",
      "authors": "V. Seshadri et al.",
      "orig_title": "Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM",
      "paper_id": "1611.09988v1"
    },
    {
      "index": 34,
      "title": "RowClone: Fast and Energy-Efficient In-DRAM Bulk Data Copy and Initialization",
      "abstract": "",
      "year": "2013",
      "venue": "MICRO",
      "authors": "V. Seshadri et al."
    },
    {
      "index": 35,
      "title": "RowClone: Accelerating Data Movement and Initialization Using DRAM",
      "abstract": "",
      "year": "2018",
      "venue": "arXiv:1805.03502 [cs.AR]",
      "authors": "V. Seshadri et al.",
      "orig_title": "RowClone: Accelerating Data Movement and Initialization Using DRAM",
      "paper_id": "1805.03502v1"
    },
    {
      "index": 36,
      "title": "GraphidDe: A Graph Processing Accelerator Leveraging In-DRAM-Computing",
      "abstract": "",
      "year": "2019",
      "venue": "GLSVLSI",
      "authors": "S. Angizi and D. Fan"
    },
    {
      "index": 37,
      "title": "The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency–Reliability Tradeoff in Modern DRAM Devices",
      "abstract": "",
      "year": "2018",
      "venue": "HPCA",
      "authors": "J. Kim et al."
    },
    {
      "index": 38,
      "title": "D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput",
      "abstract": "",
      "year": "2019",
      "venue": "HPCA",
      "authors": "J. Kim et al."
    },
    {
      "index": 39,
      "title": "Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM",
      "abstract": "",
      "year": "2016",
      "venue": "HPCA",
      "authors": "K. K. Chang et al."
    },
    {
      "index": 40,
      "title": "SIMDRAM: A Framework for Bit-Serial SIMD Processing Using DRAM",
      "abstract": "",
      "year": "2021",
      "venue": "ASPLOS",
      "authors": "N. Hajinazar et al."
    },
    {
      "index": 41,
      "title": "NoM: Network-on-Memory for Inter-Bank Data Transfer in Highly-Banked Memories",
      "abstract": "",
      "year": "2020",
      "venue": "CAL",
      "authors": "S. H. S. Rezaei et al."
    },
    {
      "index": 42,
      "title": "FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching",
      "abstract": "",
      "year": "2020",
      "venue": "MICRO",
      "authors": "Y. Wang et al.",
      "orig_title": "FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching",
      "paper_id": "2009.08437v1"
    },
    {
      "index": 43,
      "title": "SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures",
      "abstract": "",
      "year": "2021",
      "venue": "HPCA",
      "authors": "C. Giannoula et al.",
      "orig_title": "SynCron: Efficient Synchronization Support for Near-Data-Processing Architectures",
      "paper_id": "2101.07557v3"
    },
    {
      "index": 44,
      "title": "NATSA: A Near-Data Processing Accelerator for Time Series Analysis",
      "abstract": "",
      "year": "2020",
      "venue": "ICCD",
      "authors": "I. Fernandez et al.",
      "orig_title": "NATSA: A Near-Data Processing Accelerator for Time Series Analysis",
      "paper_id": "2010.02079v2"
    },
    {
      "index": 45,
      "title": "Accelerating Genome Analysis:A Primer on an Ongoing Journey",
      "abstract": "",
      "year": "2020",
      "venue": "IEEE Micro",
      "authors": "M. Alser et al.",
      "orig_title": "Accelerating Genome Analysis: A Primer on an Ongoing Journey",
      "paper_id": "2008.00961v2"
    },
    {
      "index": 46,
      "title": "GenASM: A High-Performance, Low-Power Approximate String Matching Acceleration Framework for Genome Sequence Analysis",
      "abstract": "",
      "year": "2020",
      "venue": "MICRO",
      "authors": "D. S. Cali et al."
    },
    {
      "index": 47,
      "title": "GRIM-Filter: Fast Seed Filtering in Read Mapping Using Emerging Memory Technologies",
      "abstract": "",
      "year": "2017",
      "venue": "arXiv:1708.04329 [q-bio.GN]",
      "authors": "J. S. Kim et al."
    },
    {
      "index": 48,
      "title": "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies",
      "abstract": "",
      "year": "2018",
      "venue": "BMC Genomics",
      "authors": "J. S. Kim et al.",
      "orig_title": "GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies",
      "paper_id": "1711.01177v1"
    },
    {
      "index": 49,
      "title": "PIM-Enabled Instructions: A Low-Overhead, Locality-Aware Processing-in-Memory Architecture",
      "abstract": "",
      "year": "2015",
      "venue": "ISCA",
      "authors": "J. Ahn et al."
    },
    {
      "index": 50,
      "title": "A Scalable Processing-in-Memory Accelerator for Parallel Graph Processing",
      "abstract": "",
      "year": "2015",
      "venue": "ISCA",
      "authors": "J. Ahn et al."
    },
    {
      "index": 51,
      "title": "“Google Workloads for Consumer Devices: Mitigating Data Movement Bottlenecks",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 52,
      "title": "“LazyPIM: Efficient Support for Cache Coherence in Processing-in-Memory Architectures",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 53,
      "title": "“NAPEL: Near-Memory Computing Application Performance Prediction via Ensemble Learning",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 54,
      "title": "“JAFAR: Near-Data Processing for Databases",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 55,
      "title": "“NDA: Near-DRAM Acceleration Architecture Leveraging Commodity DRAM Devices and Standard Memory Modules",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 56,
      "title": "“Practical Near-Data Processing for In-Memory Analytics Frameworks",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 57,
      "title": "“HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 58,
      "title": "“Biscuit: A Framework for Near-Data Processing of Big Data Workloads",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 59,
      "title": "“3D-Stacked Memory-Side Acceleration: Accelerator and System Design",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 60,
      "title": "“Accelerating Dependent Cache Misses with an Enhanced Memory Controller",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 61,
      "title": "“Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 62,
      "title": "“Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 63,
      "title": "“NeuroCube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 64,
      "title": "“Toward Standardized Near-Data Processing with Unrestricted Data Placement for GPUs",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 65,
      "title": "“BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 66,
      "title": "“Concurrent Data Structures for Near-Memory Computing",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 67,
      "title": "“GP-SIMD Processing-in-Memory",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 68,
      "title": "“GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 69,
      "title": "“Scheduling Techniques for GPU Architectures with Processing-in-Memory Capabilities",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 70,
      "title": "“NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 71,
      "title": "“TOP-PIM: Throughput-Oriented Programmable Processing in Memory",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 72,
      "title": "“Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 73,
      "title": "“Data Reorganization in Memory Using 3D-Stacked DRAM",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 74,
      "title": "“TETRIS: Scalable and Efficient Neural Network Acceleration with 3D Memory",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 75,
      "title": "“The Mondrian Data Engine",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 76,
      "title": "“GraphH: A Processing-in-Memory Architecture for Large-Scale Graph Processing",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 77,
      "title": "“GraphP: Reducing Communication for PIM-Based Graph Processing with Efficient Data Partition",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 78,
      "title": "“A Heterogeneous PIM Hardware-Software Co-Design for Energy-Efficient Graph Processing",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 79,
      "title": "“GraphQ: Scalable PIM-Based Graph Processing",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 80,
      "title": "“Operand Size Reconfiguration for Big Data Processing in Memory",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 81,
      "title": "“A Workload and Programming Ease Driven Perspective of Processing-in-Memory",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 82,
      "title": "“SISA: Set-Centric Instruction Set Architecture for Graph Mining on Processing-in-Memory Systems",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 83,
      "title": "“pLUTo: In-DRAM Lookup Tables to Enable Massively Parallel General-Purpose Computation",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 84,
      "title": "“QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAMs",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 85,
      "title": "“In-Memory Data Rearrangement for Irregular",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 86,
      "title": "“Computational RAM: Implementing Processors in Memory",
      "abstract": "",
      "year": "1999",
      "venue": "",
      "authors": ""
    },
    {
      "index": 87,
      "title": "Combining Emulation and Simulation to Evaluate a Near Memory Key/Value Lookup Accelerator",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“Combining Emulation and Simulation to Evaluate a Near Memory Key/Value Lookup Accelerator",
      "paper_id": "2105.06594v1"
    },
    {
      "index": 88,
      "title": "“Towards a Scatter-Gather Architecture: Hardware and Software Issues",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 89,
      "title": "“Near Memory Key/Value Lookup Acceleration",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 90,
      "title": "“Near Memory Data Structure Rearrangement",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 91,
      "title": "“Active Memory Cube: A Processing-in-Memory Architecture for Exascale Systems",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 92,
      "title": "“Exploring the Processing-in-Memory Paradigm for Future Computing Systems (Fall 2021)",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 93,
      "title": "PiDRAM: A Holistic End-to-end FPGA-based Framework for Processing-in-DRAM",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“PiDRAM: A Holistic End-to-End FPGA-Based Framework for Processing-in-DRAM",
      "paper_id": "2111.00082v6"
    },
    {
      "index": 94,
      "title": "16Gb/s/Pin GDDR6-Based Accelerator-in-Memory Supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 95,
      "title": "“Near-Memory Processing in Action: Accelerating Personalized Recommendation with AxDIMM",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 96,
      "title": "“25.4 A 20nm 6GB Function-In-Memory DRAM",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 97,
      "title": "“Hardware Architecture and Software Stack for PIM Based on Commercial DRAM Technology: Industrial Product",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 98,
      "title": "“Enabling Fast and Energy-Efficient FM-Index Exact Matching Using Processing-Near-Memory",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 99,
      "title": "FPGA-Based Near-Memory Accelerationof Modern Data-Intensive Applications",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“FPGA-Based Near-Memory Acceleration of Modern Data-Intensive Applications",
      "paper_id": "2106.06433v2"
    },
    {
      "index": 100,
      "title": "“Accelerating Weather Prediction Using Near-Memory Reconfigurable Fabric",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 101,
      "title": "DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“DAMOV: A New Methodology and Benchmark Suite for Evaluating Data Movement Bottlenecks",
      "paper_id": "2105.03725v6"
    },
    {
      "index": 102,
      "title": "Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks",
      "paper_id": "2109.14320v1"
    },
    {
      "index": 103,
      "title": "Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“Google Neural Network Models for Edge Devices: Analyzing and Mitigating Machine Learning Inference Bottlenecks",
      "paper_id": "2109.14320v1"
    },
    {
      "index": 104,
      "title": "Casper: Accelerating Stencil Computations using Near-Cache Processing",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“Casper: Accelerating Stencil Computation Using Near-Cache Processing",
      "paper_id": "2112.14216v4"
    },
    {
      "index": 105,
      "title": "GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": "",
      "orig_title": "“GenStore: A High-Performance and Energy-Efficient In-Storage Computing System for Genome Sequence Analysis",
      "paper_id": "2202.10400v2"
    },
    {
      "index": 106,
      "title": "“NIM: An HMC-Based Machine for Neuron Computation",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 107,
      "title": "“184QPS/W 64Mb/m​m2𝑚superscript𝑚2mm^{2} 3D Logic-to-DRAM Hybrid Bonding with Process-Near-Memory Engine for Recommendation System",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 108,
      "title": "“The True Processing in Memory Accelerator",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 109,
      "title": "Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture",
      "paper_id": "2105.03814v7"
    },
    {
      "index": 110,
      "title": "Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": "",
      "orig_title": "“Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-in-Memory Hardware",
      "paper_id": "2110.01709v2"
    },
    {
      "index": 111,
      "title": "“Mythic — Power-Efficient AI Acceleration for the Edge",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 112,
      "title": "“HMC Specification 2.0",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 113,
      "title": "“Simultaneous Multi-Layer Access: Improving 3D-Stacked Memory Bandwidth at Low Cost",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 114,
      "title": "“HyPer: A Hybrid OLTP&OLAP Main Memory Database System Based on Virtual Memory Snapshots",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 115,
      "title": "Accelerating Analytical Processing in MVCC using Fine-Granular High-Frequency Virtual Snapshotting",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": "",
      "orig_title": "“Accelerating Analytical Processing in MVCC Using Fine-Granular High-Frequency Virtual Snapshotting",
      "paper_id": "1709.04284v1"
    },
    {
      "index": 116,
      "title": "“Polynesia — GitHub Repository",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 117,
      "title": "“The SAP HANA Database – An Architecture Overview",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 118,
      "title": "“Oracle Database In-Memory: A Dual Format In-Memory Database",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 119,
      "title": "“Towards Scalable Real-Time Analytics: An Architecture for Scale-Out of OLxP Workloads",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 120,
      "title": "“HYRISE: A Main Memory Hybrid Storage Engine",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 121,
      "title": "“The Case For Heterogeneous HTAP",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 122,
      "title": "L-Store: A Real-time OLTP and OLAP System",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": "",
      "orig_title": "“L-Store: A Real-Time OLTP and OLAP System",
      "paper_id": "1601.04084v2"
    },
    {
      "index": 123,
      "title": "“ScyPer: A Hybrid OLTP and OLAP Distributed Main Memory Database System for Scalable Real-Time Analytics",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 124,
      "title": "“Janus: A Hybrid Scalable Multi-Representation Cloud Datastore",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 125,
      "title": "“Janus: Transaction Processing of Navigation and Analytic Graph Queries on Many-Core Servers",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 126,
      "title": "“Parallel Replication across Formats in SAP HANA for Scaling Out Mixed OLTP/OLAP Workloads",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 127,
      "title": "The Relational Model for Database Management: Version 2. Addison-Wesley",
      "abstract": "",
      "year": "1990",
      "venue": "",
      "authors": ""
    },
    {
      "index": 128,
      "title": "“The Notions of Consistency and Predicate Locks in a Database System",
      "abstract": "",
      "year": "1976",
      "venue": "",
      "authors": ""
    },
    {
      "index": 129,
      "title": "“Virtual Lightweight Snapshots for Consistent Analytics in NoSQL Stores",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 130,
      "title": "“Fast Serializable Multi-Version Concurrency Control for Main-Memory Database Systems",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 131,
      "title": "“A Critique of ANSI SQL Isolation Levels",
      "abstract": "",
      "year": "1995",
      "venue": "",
      "authors": ""
    },
    {
      "index": 132,
      "title": "“Serializable Isolation for Snapshot Databases",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 133,
      "title": "“A Comparison of the Use of Virtual Versus Physical Snapshots for Supporting Update-Intensive Workloads",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 134,
      "title": "“H-Store: A High-Performance",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 135,
      "title": "“A Decomposition Storage Model",
      "abstract": "",
      "year": "1985",
      "venue": "",
      "authors": ""
    },
    {
      "index": 136,
      "title": "“C-Store: A Column-oriented DBMS",
      "abstract": "",
      "year": "2005",
      "venue": "",
      "authors": ""
    },
    {
      "index": 137,
      "title": "“MISE: Providing Performance Predictability and Improving Fairness in Shared Main Memory Systems",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 138,
      "title": "“Application-to-Core Mapping Policies to Reduce Memory System Interference in Multi-Core Systems",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 139,
      "title": "“Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 140,
      "title": "“Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 141,
      "title": "“Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 142,
      "title": "“Fairness via Source Throttling: A Configurable and High-Performance Fairness Substrate for Multi-Core Memory Systems",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 143,
      "title": "“Memory Scaling: A Systems Architecture Perspective",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 144,
      "title": "“Research Problems and Opportunities in Memory Systems",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 145,
      "title": "“Main Memory Scaling: Challenges and Solution Directions",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 146,
      "title": "“The Application Slowdown Model: Quantifying and Controlling the Impact of Inter-Application Interference at Shared Caches and Main Memory",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 147,
      "title": "“Providing High and Controllable Performance in Multicore Systems Through Shared Resource Management",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 148,
      "title": "“ATLAS: A Scalable and High-Performance Scheduling Algorithm for Multiple Memory Controllers",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 149,
      "title": "“Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 150,
      "title": "“Memory Performance Attacks: Denial of Memory Service in Multi-Core Systems",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 151,
      "title": "“DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems With Hardware Accelerators",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 152,
      "title": "“BLISS: Balancing Performance",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 153,
      "title": "“Decoupled Direct Memory Access: Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 154,
      "title": "“Staged Memory Scheduling: Achieving High Performance and Scalability in Heterogeneous Systems",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 155,
      "title": "“Kilo-NOC: A Heterogeneous Network-on-Chip Architecture for Scalability and Service Guarantees",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 156,
      "title": "“Fair Queuing Memory Systems",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 157,
      "title": "“Multicore Resource Management",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 158,
      "title": "“Multiversion Concurrency Control—Theory and Algorithms",
      "abstract": "",
      "year": "1983",
      "venue": "",
      "authors": ""
    },
    {
      "index": 159,
      "title": "“Scaling Up Concurrent Main-Memory Column-Store Scans: Towards Adaptive NUMA-Aware Data and Task Placement",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 160,
      "title": "“Dictionary-Based Order-Preserving String Compression for Main Memory Column Stores",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 161,
      "title": "“Speeding Up Queries in Column Stores: A Case for Compression",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 162,
      "title": "“Staring into the Abyss: An Evaluation of Concurrency Control with One Thousand Cores",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 163,
      "title": "“Morsel-Driven Parallelism: A NUMA-Aware Query Evaluation Framework for the Many-Core Age",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 164,
      "title": "“Fast Updates on Read-Optimized Databases Using Multi-Core CPUs",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 165,
      "title": "“Database Compression on Graphics Processors",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 166,
      "title": "“Fixed-Function Hardware Sorting Accelerators for Near Data MapReduce Execution",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 167,
      "title": "“Q100: The Architecture and Design of a Database Processing Unit",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 168,
      "title": "“Materialization Strategies in a Column-Oriented DBMS",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 169,
      "title": "“Hardware Acceleration for Memory to Memory Copies",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 170,
      "title": "“ComputeDRAM: In-Memory Compute Using Off-the-Shelf DRAMs",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 171,
      "title": "“In-DRAM Bulk Bitwise Execution Engine",
      "abstract": "",
      "year": "2019",
      "venue": "",
      "authors": ""
    },
    {
      "index": 172,
      "title": "“Encapsulation of Parallelism in the Volcano Query Processing System",
      "abstract": "",
      "year": "1990",
      "venue": "",
      "authors": ""
    },
    {
      "index": 173,
      "title": "“Efficiently Compiling Efficient Query Plans for Modern Hardware",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 174,
      "title": "“QTM: Modelling Query Execution With Tasks",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 175,
      "title": "“Beyond the Wall: Near-Data Processing for Databases",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 176,
      "title": "“JESD235B: High Bandwidth Memory (HBM) DRAM",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 177,
      "title": "“A Logic-Base Interconnect for Supporting Near Memory Computation in the Hybrid Memory Cube",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 178,
      "title": "“Performance Implications of NoCs on 3D-Stacked Memories: Insights from the Hybrid Memory Cube",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 179,
      "title": "“There and Back Again: Optimizing the Interconnect in Networks of Memory Cubes",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 180,
      "title": "“Logic-Base Interconnect Design for Near Memory Computing in the Smart Memory Cube",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 181,
      "title": "“High Performance AXI-4.0 Based Interconnect for Extensible Smart Memory Cubes",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 182,
      "title": "“A Comparison of Receiver-Initiated and Sender-Initiated Adaptive Load Sharing",
      "abstract": "",
      "year": "1986",
      "venue": "",
      "authors": ""
    },
    {
      "index": 183,
      "title": "” https://cloud.google.com/tpu",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 184,
      "title": "“Ten Lessons from Three Generations Shaped Google’s TPUv4i: Industrial Product",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 185,
      "title": "“Habana Labs Purpose-Built AI Inference and Training Processor Architectures: Scaling AI Training Systems Using Standard Ethernet with Gaudi Processor",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 186,
      "title": "“AWS Trainium - Amazon Web Services (AWS)",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 187,
      "title": "“Warehouse-Scale Video Acceleration: Co-Design and Deployment in the Wild",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 188,
      "title": "“Improved Cloud Service Performance Through ASIC Acceleration",
      "abstract": "",
      "year": "2022",
      "venue": "",
      "authors": ""
    },
    {
      "index": 189,
      "title": "“Aquabolt-XL: Samsung HBM2-PIM with In-Memory Processing for ML Accelerators and Beyond",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 190,
      "title": "“ASIC Clouds: Specializing the Datacenter",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 191,
      "title": "” https://github.com/yxymit/DBx1000",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 192,
      "title": "“The gem5 Simulator",
      "abstract": "",
      "year": "2011",
      "venue": "",
      "authors": ""
    },
    {
      "index": 193,
      "title": "인공지능 기반 공격 그래프 생성",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": "",
      "orig_title": "",
      "paper_id": "2311.14342v2"
    },
    {
      "index": 194,
      "title": "” https://developer.arm.com/ip-products/processors/cortex-a/cortex-a7",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 195,
      "title": "“Near-Memory Address Translation",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 196,
      "title": "“A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories",
      "abstract": "",
      "year": "1984",
      "venue": "",
      "authors": ""
    },
    {
      "index": 197,
      "title": "“A New Solution to Coherence Problems in Multicache Systems",
      "abstract": "",
      "year": "1978",
      "venue": "",
      "authors": ""
    },
    {
      "index": 198,
      "title": "“MEG: A RISCV-Based System Emulation Infrastructure for Near-Data Processing Using FPGAs and High-Bandwidth Memory",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 199,
      "title": "“Task Scheduling for Highly Concurrent Analytical and Transactional Main-Memory Workloads",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 200,
      "title": "“Scaling Up Mixed Workloads: A Battle of Data Freshness",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 201,
      "title": "Adaptive HTAP through Elastic Resource Scheduling",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": "",
      "orig_title": "“Adaptive HTAP Through Elastic Resource Scheduling",
      "paper_id": "2004.05437v2"
    },
    {
      "index": 202,
      "title": "“Hekaton: SQL Server’s Memory-Optimized OLTP Engine",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 203,
      "title": "“TicToc: Time Traveling Optimistic Concurrency Control",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 204,
      "title": "“Taurus: Lightweight Parallel Logging for In-Memory Database Management Systems",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 205,
      "title": "“Sundial: Harmonizing Concurrency Control and Caching in a Distributed OLTP Database Management System",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 206,
      "title": "“Accelerating Pointer Chasing in 3D-Stacked Memory: Challenges",
      "abstract": "",
      "year": "2016",
      "venue": "",
      "authors": ""
    },
    {
      "index": 207,
      "title": "“The Volcano Optimizer Generator: Extensibility and Efficient Search",
      "abstract": "",
      "year": "1993",
      "venue": "",
      "authors": ""
    },
    {
      "index": 208,
      "title": "“MonetDB/X100: Hyper-Pipelining Query Execution",
      "abstract": "",
      "year": "2005",
      "venue": "",
      "authors": ""
    },
    {
      "index": 209,
      "title": "“Compiling Database Queries into Machine Code",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 210,
      "title": "“Lecture Notes for Data Processing On Modern Hardware – Lecture 3: Cache Awareness for Query Execution Models",
      "abstract": "",
      "year": "2020",
      "venue": "",
      "authors": ""
    },
    {
      "index": 211,
      "title": "“TPC-C Benchmark",
      "abstract": "",
      "year": "2010",
      "venue": "",
      "authors": ""
    },
    {
      "index": 212,
      "title": "“TPC-H Benchmark",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 213,
      "title": "“TPC-H Analyzed: Hidden Messages and Lessons Learned from an Influential Benchmark",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 214,
      "title": "인공지능 기반 공격 그래프 생성",
      "abstract": "",
      "year": "1998",
      "venue": "",
      "authors": "",
      "orig_title": "",
      "paper_id": "2311.14342v2"
    },
    {
      "index": 215,
      "title": "“Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors",
      "abstract": "",
      "year": "2003",
      "venue": "",
      "authors": ""
    },
    {
      "index": 216,
      "title": "“A Case for MLP-Aware Cache Replacement",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 217,
      "title": "“Efficient Runahead Execution: Power-Efficient Memory Latency Tolerance",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 218,
      "title": "“Techniques for Efficient Processing in Runahead Execution Engines",
      "abstract": "",
      "year": "2005",
      "venue": "",
      "authors": ""
    },
    {
      "index": 219,
      "title": "“Microarchitecture Optimizations for Exploiting Memory-Level Parallelism",
      "abstract": "",
      "year": "2004",
      "venue": "",
      "authors": ""
    },
    {
      "index": 220,
      "title": "“Scalable Cache Miss Handling for High Memory-Level Parallelism",
      "abstract": "",
      "year": "2006",
      "venue": "",
      "authors": ""
    },
    {
      "index": 221,
      "title": "“Improving Memory Bank-Level Parallelism in the Presence of Prefetching",
      "abstract": "",
      "year": "2009",
      "venue": "",
      "authors": ""
    },
    {
      "index": 222,
      "title": "“Memory-Centric System Interconnect Design with Hybrid Memory Cubes",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 223,
      "title": "“Hybrid Memory Cube New DRAM Architecture Increases Density and Performance",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 224,
      "title": "“Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 225,
      "title": "“Catapult High-Level Synthesis",
      "abstract": "",
      "year": "",
      "venue": "",
      "authors": ""
    },
    {
      "index": 226,
      "title": "“A Comparison of Intel’s 32nm and 22nm Core i5 CPUs: Power",
      "abstract": "",
      "year": "2012",
      "venue": "",
      "authors": ""
    },
    {
      "index": 227,
      "title": "“Performance Characterization of HTAP Workloads",
      "abstract": "",
      "year": "2021",
      "venue": "",
      "authors": ""
    },
    {
      "index": 228,
      "title": "“Oracle GoldenGate 12c: Real-Time Access to Real-Time Information",
      "abstract": "",
      "year": "2015",
      "venue": "",
      "authors": ""
    },
    {
      "index": 229,
      "title": "“Meet the Walkers: Accelerating Index Traversals for In-Memory Databases",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 230,
      "title": "“Navigating Big Data with High-Throughput",
      "abstract": "",
      "year": "2013",
      "venue": "",
      "authors": ""
    },
    {
      "index": 231,
      "title": "“Sort vs. Hash Join Revisited for Near-Memory Execution",
      "abstract": "",
      "year": "2007",
      "venue": "",
      "authors": ""
    },
    {
      "index": 232,
      "title": "“Processing-in-Memory Enabled Graphics Processors for 3D Rendering",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 233,
      "title": "“CAIRO: A Compiler-Assisted Technique for Enabling Instruction-Level Offloading of Processing-in-Memory",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 234,
      "title": "“Adaptive Scheduling for Systems with Asymmetric Memory Hierarchies",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 235,
      "title": "“3D-Stacked Many-Core Architecture for Biological Sequence Analysis Problems",
      "abstract": "",
      "year": "2017",
      "venue": "",
      "authors": ""
    },
    {
      "index": 236,
      "title": "“Processing in 3D Memories to Speed Up Operations on Complex Data Structures",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    },
    {
      "index": 237,
      "title": "“Near-Data Processing: Insights from a MICRO-46 Workshop",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 238,
      "title": "“HAMLeT: Hardware Accelerated Memory Layout Transform within 3D-Stacked DRAM",
      "abstract": "",
      "year": "2014",
      "venue": "",
      "authors": ""
    },
    {
      "index": 239,
      "title": "“3D-Stacked Memory Architectures for Multi-Core Processors",
      "abstract": "",
      "year": "2008",
      "venue": "",
      "authors": ""
    },
    {
      "index": 240,
      "title": "“HIPE: HMC Instruction Predication Extension Applied on Database Processing",
      "abstract": "",
      "year": "2018",
      "venue": "",
      "authors": ""
    }
  ]
}