Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Dec 21 17:42:07 2022
| Host         : DESKTOP-QUS580R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Nexys4_timing_summary_routed.rpt -rpx Nexys4_timing_summary_routed.rpx
| Design       : Nexys4
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: unitate_cc/FSM_sequential_stare_cur_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.185        0.000                      0                  342        0.176        0.000                      0                  342        4.500        0.000                       0                   195  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.185        0.000                      0                  339        0.176        0.000                      0                  339        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.362        0.000                      0                    3        0.613        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.631ns (29.373%)  route 3.922ns (70.627%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.661     8.024    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.321     8.345 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.594     8.939    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y108         LUT6 (Prop_lut6_I0_O)        0.332     9.271 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.405     9.676    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.433    10.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.503    10.860    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.588    15.010    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.185ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 1.631ns (29.373%)  route 3.922ns (70.627%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.661     8.024    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.321     8.345 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.594     8.939    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y108         LUT6 (Prop_lut6_I0_O)        0.332     9.271 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.405     9.676    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.433    10.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.503    10.860    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X3Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.588    15.010    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.045    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  4.185    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.631ns (29.461%)  route 3.905ns (70.539%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.661     8.024    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.321     8.345 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.594     8.939    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y108         LUT6 (Prop_lut6_I0_O)        0.332     9.271 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.405     9.676    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.433    10.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.487    10.843    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X6Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.586    15.008    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X6Y108         FDRE (Setup_fdre_C_CE)      -0.169    15.063    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 1.631ns (30.185%)  route 3.772ns (69.815%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.661     8.024    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.321     8.345 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_9/O
                         net (fo=3, routed)           0.594     8.939    Inst_TempSensorCtl/Inst_TWICtl/nstate_1
    SLICE_X5Y108         LUT6 (Prop_lut6_I0_O)        0.332     9.271 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11/O
                         net (fo=1, routed)           0.405     9.676    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_11_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     9.800 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4/O
                         net (fo=1, routed)           0.433    10.233    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_4_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I2_O)        0.124    10.357 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1/O
                         net (fo=4, routed)           0.354    10.711    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0
    SLICE_X4Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.586    15.008    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X4Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y108         FDRE (Setup_fdre_C_CE)      -0.205    15.027    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 1.376ns (30.322%)  route 3.162ns (69.678%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.743     8.106    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y110         LUT5 (Prop_lut5_I0_O)        0.320     8.426 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.463     8.889    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.326     9.215 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.631     9.845    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.929    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDRE (Setup_fdre_C_CE)      -0.169    14.984    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.376ns (30.609%)  route 3.119ns (69.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.743     8.106    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y110         LUT5 (Prop_lut5_I0_O)        0.320     8.426 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.463     8.889    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.326     9.215 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.588     9.803    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.929    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_CE)      -0.205    14.948    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.376ns (30.609%)  route 3.119ns (69.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.743     8.106    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y110         LUT5 (Prop_lut5_I0_O)        0.320     8.426 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.463     8.889    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.326     9.215 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.588     9.803    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.929    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_CE)      -0.205    14.948    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.376ns (30.609%)  route 3.119ns (69.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.743     8.106    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y110         LUT5 (Prop_lut5_I0_O)        0.320     8.426 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.463     8.889    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.326     9.215 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.588     9.803    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.929    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_CE)      -0.205    14.948    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.145ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.376ns (30.609%)  route 3.119ns (69.391%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.743     8.106    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y110         LUT5 (Prop_lut5_I0_O)        0.320     8.426 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.463     8.889    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.326     9.215 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.588     9.803    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.507    14.929    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDRE (Setup_fdre_C_CE)      -0.205    14.948    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.145    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.376ns (30.506%)  route 3.135ns (69.494%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.705     5.307    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDSE (Prop_fdse_C_Q)         0.456     5.763 f  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/Q
                         net (fo=6, routed)           0.881     6.645    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[1]
    SLICE_X1Y112         LUT5 (Prop_lut5_I2_O)        0.124     6.769 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4/O
                         net (fo=3, routed)           0.444     7.212    Inst_TempSensorCtl/Inst_TWICtl/sclCnt[7]_i_4_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I0_O)        0.150     7.362 r  Inst_TempSensorCtl/Inst_TWICtl/subState[1]_i_2/O
                         net (fo=14, routed)          0.743     8.106    Inst_TempSensorCtl/Inst_TWICtl/subState__0
    SLICE_X5Y110         LUT5 (Prop_lut5_I0_O)        0.320     8.426 r  Inst_TempSensorCtl/Inst_TWICtl/bitCount[2]_i_2/O
                         net (fo=4, routed)           0.463     8.889    Inst_TempSensorCtl/Inst_TWICtl/dataByte0
    SLICE_X6Y108         LUT2 (Prop_lut2_I1_O)        0.326     9.215 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.603     9.818    Inst_TempSensorCtl/Inst_TWICtl/dataByte[7]_i_1_n_0
    SLICE_X8Y109         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.506    14.928    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X8Y109         FDRE (Setup_fdre_C_CE)      -0.169    14.983    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  5.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.159%)  route 0.095ns (33.841%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.595     1.514    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/Q
                         net (fo=7, routed)           0.095     1.751    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg__0[0]
    SLICE_X1Y112         LUT6 (Prop_lut6_I2_O)        0.045     1.796 r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.796    Inst_TempSensorCtl/Inst_TWICtl/sclCnt0[5]
    SLICE_X1Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.867     2.032    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X1Y112         FDSE                                         r  Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X1Y112         FDSE (Hold_fdse_C_D)         0.092     1.619    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 b1_rx/FSM_onehot_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_rx/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.433%)  route 0.098ns (34.567%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.597     1.516    b1_rx/clk_IBUF_BUFG
    SLICE_X4Y104         FDRE                                         r  b1_rx/FSM_onehot_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  b1_rx/FSM_onehot_r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.098     1.756    b1_rx/FSM_onehot_r_SM_Main_reg_n_0_[2]
    SLICE_X5Y104         LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  b1_rx/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.801    b1_rx/r_Bit_Index[0]_i_1_n_0
    SLICE_X5Y104         FDRE                                         r  b1_rx/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.867     2.033    b1_rx/clk_IBUF_BUFG
    SLICE_X5Y104         FDRE                                         r  b1_rx/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X5Y104         FDRE (Hold_fdre_C_D)         0.092     1.621    b1_rx/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/subState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.107%)  route 0.146ns (43.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.596     1.515    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/subState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  Inst_TempSensorCtl/Inst_TWICtl/subState_reg[1]/Q
                         net (fo=17, routed)          0.146     1.802    Inst_TempSensorCtl/Inst_TWICtl/subState_reg_n_0_[1]
    SLICE_X6Y109         LUT6 (Prop_lut6_I4_O)        0.045     1.847 r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_i_1/O
                         net (fo=1, routed)           0.000     1.847    Inst_TempSensorCtl/Inst_TWICtl/addrNData_i_1_n_0
    SLICE_X6Y109         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.866     2.032    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y109         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg/C
                         clock pessimism             -0.503     1.528    
    SLICE_X6Y109         FDRE (Hold_fdre_C_D)         0.120     1.648    Inst_TempSensorCtl/Inst_TWICtl/addrNData_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.077%)  route 0.164ns (46.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.568     1.487    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X9Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.164     1.793    Inst_TempSensorCtl/Inst_TWICtl/Q[2]
    SLICE_X8Y108         LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    Inst_TempSensorCtl/Inst_TWICtl/p_1_in[3]
    SLICE_X8Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.839     2.004    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.120     1.620    Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.164ns (52.308%)  route 0.150ns (47.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.568     1.487    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X8Y109         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y109         FDRE (Prop_fdre_C_Q)         0.164     1.651 r  Inst_TempSensorCtl/Inst_TWICtl/dataByte_reg[5]/Q
                         net (fo=6, routed)           0.150     1.801    Inst_TempSensorCtl/Q[2]
    SLICE_X10Y108        FDRE                                         r  Inst_TempSensorCtl/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.839     2.004    Inst_TempSensorCtl/clk_IBUF_BUFG
    SLICE_X10Y108        FDRE                                         r  Inst_TempSensorCtl/temp_reg[5]/C
                         clock pessimism             -0.479     1.524    
    SLICE_X10Y108        FDRE (Hold_fdre_C_D)         0.059     1.583    Inst_TempSensorCtl/temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.691%)  route 0.196ns (51.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.597     1.516    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/Q
                         net (fo=27, routed)          0.196     1.853    Inst_TempSensorCtl/Inst_TWICtl/state_3[1]
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.898    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state[3]_i_2_n_0
    SLICE_X6Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.866     2.032    Inst_TempSensorCtl/Inst_TWICtl/clk_IBUF_BUFG
    SLICE_X6Y108         FDRE                                         r  Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X6Y108         FDRE (Hold_fdre_C_D)         0.121     1.673    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 btn_u/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_u/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.613%)  route 0.155ns (52.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.588     1.507    btn_u/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  btn_u/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_u/Q1_reg/Q
                         net (fo=1, routed)           0.155     1.804    btn_u/Q1_reg_n_0
    SLICE_X2Y123         FDRE                                         r  btn_u/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.855     2.021    btn_u/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  btn_u/Q2_reg/C
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y123         FDRE (Hold_fdre_C_D)         0.060     1.578    btn_u/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 b1_tx/r_TX_Data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/o_TX_Serial_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.231ns (69.321%)  route 0.102ns (30.679%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.585     1.504    b1_tx/clk_IBUF_BUFG
    SLICE_X4Y123         FDRE                                         r  b1_tx/r_TX_Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y123         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  b1_tx/r_TX_Data_reg[1]/Q
                         net (fo=1, routed)           0.051     1.696    b1_tx/r_TX_Data_reg_n_0_[1]
    SLICE_X5Y123         LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  b1_tx/o_TX_Serial_i_3/O
                         net (fo=1, routed)           0.051     1.793    b1_tx/o_TX_Serial_i_3_n_0
    SLICE_X5Y123         LUT5 (Prop_lut5_I2_O)        0.045     1.838 r  b1_tx/o_TX_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.838    b1_tx/o_TX_Serial_i_1_n_0
    SLICE_X5Y123         FDRE                                         r  b1_tx/o_TX_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.852     2.018    b1_tx/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  b1_tx/o_TX_Serial_reg/C
                         clock pessimism             -0.500     1.517    
    SLICE_X5Y123         FDRE (Hold_fdre_C_D)         0.091     1.608    b1_tx/o_TX_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 btn_c/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_c/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.493%)  route 0.162ns (53.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.589     1.508    btn_c/clk_IBUF_BUFG
    SLICE_X1Y120         FDRE                                         r  btn_c/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_c/Q1_reg/Q
                         net (fo=1, routed)           0.162     1.812    btn_c/Q1
    SLICE_X2Y120         FDRE                                         r  btn_c/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.860     2.025    btn_c/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  btn_c/Q2_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X2Y120         FDRE (Hold_fdre_C_D)         0.060     1.582    btn_c/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 b1_tx/r_Clk_Count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b1_tx/r_Clk_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.464%)  route 0.149ns (44.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.557     1.476    b1_tx/clk_IBUF_BUFG
    SLICE_X9Y126         FDRE                                         r  b1_tx/r_Clk_Count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y126         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  b1_tx/r_Clk_Count_reg[9]/Q
                         net (fo=8, routed)           0.149     1.767    b1_tx/r_Clk_Count[9]
    SLICE_X9Y125         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  b1_tx/r_Clk_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    b1_tx/r_Clk_Count[7]_i_1_n_0
    SLICE_X9Y125         FDRE                                         r  b1_tx/r_Clk_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.824     1.989    b1_tx/clk_IBUF_BUFG
    SLICE_X9Y125         FDRE                                         r  b1_tx/r_Clk_Count_reg[7]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X9Y125         FDRE (Hold_fdre_C_D)         0.092     1.580    b1_tx/r_Clk_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y108    Inst_TempSensorCtl/Inst_TWICtl/DONE_O_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y107    Inst_TempSensorCtl/Inst_TWICtl/ERR_O_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123    unitate_cc/FSM_sequential_stare_cur_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123    unitate_cc/FSM_sequential_stare_cur_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123    unitate_cc/FSM_sequential_stare_cur_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y108    Inst_TempSensorCtl/Inst_TWICtl/DONE_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y107    Inst_TempSensorCtl/Inst_TWICtl/ERR_O_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y108    Inst_TempSensorCtl/Inst_TWICtl/FSM_gray_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    Inst_TempSensorCtl/Inst_TWICtl/UnblockTimeout.timeOutCnt_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112    Inst_TempSensorCtl/Inst_TWICtl/sclCnt_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.773ns (35.604%)  route 1.398ns (64.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.696     5.298    btn_c/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.733     6.509    btn_c/Q2
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.295     6.804 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=28, routed)          0.665     7.469    unitate_cc/AR[0]
    SLICE_X3Y123         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.574    14.996    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.831    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.773ns (35.604%)  route 1.398ns (64.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.696     5.298    btn_c/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.733     6.509    btn_c/Q2
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.295     6.804 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=28, routed)          0.665     7.469    unitate_cc/AR[0]
    SLICE_X3Y123         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.574    14.996    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.831    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.362    

Slack (MET) :             7.362ns  (required time - arrival time)
  Source:                 btn_c/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.773ns (35.604%)  route 1.398ns (64.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.696     5.298    btn_c/clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  btn_c/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.478     5.776 f  btn_c/Q2_reg/Q
                         net (fo=2, routed)           0.733     6.509    btn_c/Q2
    SLICE_X1Y122         LUT2 (Prop_lut2_I0_O)        0.295     6.804 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=28, routed)          0.665     7.469    unitate_cc/AR[0]
    SLICE_X3Y123         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         1.574    14.996    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism              0.275    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y123         FDCE (Recov_fdce_C_CLR)     -0.405    14.831    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.930%)  route 0.346ns (65.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.588     1.507    btn_c/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.105     1.754    btn_c/Q3
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.045     1.799 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=28, routed)          0.241     2.040    unitate_cc/AR[0]
    SLICE_X3Y123         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.855     2.021    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[0]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X3Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    unitate_cc/FSM_sequential_stare_cur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.930%)  route 0.346ns (65.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.588     1.507    btn_c/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.105     1.754    btn_c/Q3
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.045     1.799 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=28, routed)          0.241     2.040    unitate_cc/AR[0]
    SLICE_X3Y123         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.855     2.021    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[1]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X3Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    unitate_cc/FSM_sequential_stare_cur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 btn_c/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.930%)  route 0.346ns (65.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.588     1.507    btn_c/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  btn_c/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_c/Q3_reg/Q
                         net (fo=1, routed)           0.105     1.754    btn_c/Q3
    SLICE_X1Y122         LUT2 (Prop_lut2_I1_O)        0.045     1.799 f  btn_c/FSM_sequential_stare_cur[2]_i_2/O
                         net (fo=28, routed)          0.241     2.040    unitate_cc/AR[0]
    SLICE_X3Y123         FDCE                                         f  unitate_cc/FSM_sequential_stare_cur_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=195, routed)         0.855     2.021    unitate_cc/clk_IBUF_BUFG
    SLICE_X3Y123         FDCE                                         r  unitate_cc/FSM_sequential_stare_cur_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X3Y123         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    unitate_cc/FSM_sequential_stare_cur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.613    





