-- -------------------------------------------------------------
-- 
-- File Name: C:\Users\valen\Documents\repos\UZ\ultrazohm_sw\ip_cores\uz_pmsm_model_9ph\hdlprj\hdlsrc\uz_pmsm_model_9ph\uz_pmsm_model_9ph_dut.vhd
-- Created: 2022-04-15 14:19:49
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pmsm_model_9ph_dut
-- Source Path: uz_pmsm_model_9ph/uz_pmsm_model_9ph_dut
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pmsm_model_9ph_dut IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        dut_enable                        :   IN    std_logic;  -- ufix1
        Model_Parameter_reset_integrators :   IN    std_logic;  -- ufix1
        Model_Parameter_simulate_mechanics :   IN    std_logic;  -- ufix1
        Model_Parameter_switch_pspl       :   IN    std_logic;  -- ufix1
        Model_Parameter_control_dq_abc    :   IN    std_logic;  -- ufix1
        Physical_Parameter_1_J            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_mu             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_M_R0           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_1_L_d          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_1_L_q          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_R_1            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_polepair       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_psi_pm         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_L_o1           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_L_o2           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_L_x1           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_L_y1           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_L_x2           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_L_y2           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        Physical_Parameter_L_zero         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        inputs_general_0                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        inputs_general_1                  :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_0               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_1               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_2               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_3               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_4               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_5               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_6               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_7               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_dq_8               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_0              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_1              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_2              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_3              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_4              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_5              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_6              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_7              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        input_voltages_abc_8              :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        u_dq_pl_0                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_1                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_2                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_3                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_4                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_5                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_6                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_7                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_dq_pl_8                         :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc1_pl_0                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc1_pl_1                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc1_pl_2                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_0                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_1                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_2                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_0                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_1                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_2                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        ce_out                            :   OUT   std_logic;  -- ufix1
        output_general_0                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_general_1                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_general_2                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_general_3                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_general_4                  :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_0              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_1              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_2              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_3              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_4              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_5              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_6              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_7              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_dq_8              :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_0             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_1             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_2             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_3             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_4             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_5             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_6             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_7             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        output_currents_abc_8             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        u_abc1_pl_out_0                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc1_pl_out_1                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc1_pl_out_2                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_out_0                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_out_1                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc2_pl_out_2                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_out_0                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_out_1                   :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
        u_abc3_pl_out_2                   :   OUT   std_logic_vector(24 DOWNTO 0)  -- sfix25_En12
        );
END uz_pmsm_model_9ph_dut;


ARCHITECTURE rtl OF uz_pmsm_model_9ph_dut IS

  -- Component Declarations
  COMPONENT uz_pmsm_model_9ph_src_uz_pmsm_model_9ph
    PORT( clk                             :   IN    std_logic;
          clk_enable                      :   IN    std_logic;
          reset                           :   IN    std_logic;
          Model_Parameter_reset_integrators :   IN    std_logic;  -- ufix1
          Model_Parameter_simulate_mechanics :   IN    std_logic;  -- ufix1
          Model_Parameter_switch_pspl     :   IN    std_logic;  -- ufix1
          Model_Parameter_control_dq_abc  :   IN    std_logic;  -- ufix1
          Physical_Parameter_1_J          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_mu           :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_M_R0         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_1_L_d        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_1_L_q        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_R_1          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_polepair     :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_psi_pm       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_L_o1         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_L_o2         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_L_x1         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_L_y1         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_L_x2         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_L_y2         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          Physical_Parameter_L_zero       :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_general_0                :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          inputs_general_1                :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_0             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_1             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_2             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_3             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_4             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_5             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_6             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_7             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_dq_8             :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_0            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_1            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_2            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_3            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_4            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_5            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_6            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_7            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          input_voltages_abc_8            :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          u_dq_pl_0                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_1                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_2                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_3                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_4                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_5                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_6                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_7                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_dq_pl_8                       :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_0                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_1                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_2                     :   IN    std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          ce_out                          :   OUT   std_logic;  -- ufix1
          output_general_0                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_general_1                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_general_2                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_general_3                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_general_4                :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_0            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_1            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_2            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_3            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_4            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_5            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_6            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_7            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_dq_8            :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_0           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_1           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_2           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_3           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_4           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_5           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_6           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_7           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          output_currents_abc_8           :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          u_abc1_pl_out_0                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_out_1                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc1_pl_out_2                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_out_0                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_out_1                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc2_pl_out_2                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_out_0                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_out_1                 :   OUT   std_logic_vector(24 DOWNTO 0);  -- sfix25_En12
          u_abc3_pl_out_2                 :   OUT   std_logic_vector(24 DOWNTO 0)  -- sfix25_En12
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : uz_pmsm_model_9ph_src_uz_pmsm_model_9ph
    USE ENTITY work.uz_pmsm_model_9ph_src_uz_pmsm_model_9ph(rtl);

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL output_general_0_sig             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_general_1_sig             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_general_2_sig             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_general_3_sig             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_general_4_sig             : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_0_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_1_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_2_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_3_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_4_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_5_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_6_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_7_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_dq_8_sig         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_0_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_1_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_2_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_3_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_4_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_5_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_6_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_7_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL output_currents_abc_8_sig        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL u_abc1_pl_out_0_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc1_pl_out_1_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc1_pl_out_2_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc2_pl_out_0_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc2_pl_out_1_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc2_pl_out_2_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc3_pl_out_0_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc3_pl_out_1_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25
  SIGNAL u_abc3_pl_out_2_sig              : std_logic_vector(24 DOWNTO 0);  -- ufix25

BEGIN
  u_uz_pmsm_model_9ph_src_uz_pmsm_model_9ph : uz_pmsm_model_9ph_src_uz_pmsm_model_9ph
    PORT MAP( clk => clk,
              clk_enable => enb,
              reset => reset,
              Model_Parameter_reset_integrators => Model_Parameter_reset_integrators,  -- ufix1
              Model_Parameter_simulate_mechanics => Model_Parameter_simulate_mechanics,  -- ufix1
              Model_Parameter_switch_pspl => Model_Parameter_switch_pspl,  -- ufix1
              Model_Parameter_control_dq_abc => Model_Parameter_control_dq_abc,  -- ufix1
              Physical_Parameter_1_J => Physical_Parameter_1_J,  -- ufix32
              Physical_Parameter_mu => Physical_Parameter_mu,  -- ufix32
              Physical_Parameter_M_R0 => Physical_Parameter_M_R0,  -- ufix32
              Physical_Parameter_1_L_d => Physical_Parameter_1_L_d,  -- ufix32
              Physical_Parameter_1_L_q => Physical_Parameter_1_L_q,  -- ufix32
              Physical_Parameter_R_1 => Physical_Parameter_R_1,  -- ufix32
              Physical_Parameter_polepair => Physical_Parameter_polepair,  -- ufix32
              Physical_Parameter_psi_pm => Physical_Parameter_psi_pm,  -- ufix32
              Physical_Parameter_L_o1 => Physical_Parameter_L_o1,  -- ufix32
              Physical_Parameter_L_o2 => Physical_Parameter_L_o2,  -- ufix32
              Physical_Parameter_L_x1 => Physical_Parameter_L_x1,  -- ufix32
              Physical_Parameter_L_y1 => Physical_Parameter_L_y1,  -- ufix32
              Physical_Parameter_L_x2 => Physical_Parameter_L_x2,  -- ufix32
              Physical_Parameter_L_y2 => Physical_Parameter_L_y2,  -- ufix32
              Physical_Parameter_L_zero => Physical_Parameter_L_zero,  -- ufix32
              inputs_general_0 => inputs_general_0,  -- ufix32
              inputs_general_1 => inputs_general_1,  -- ufix32
              input_voltages_dq_0 => input_voltages_dq_0,  -- ufix32
              input_voltages_dq_1 => input_voltages_dq_1,  -- ufix32
              input_voltages_dq_2 => input_voltages_dq_2,  -- ufix32
              input_voltages_dq_3 => input_voltages_dq_3,  -- ufix32
              input_voltages_dq_4 => input_voltages_dq_4,  -- ufix32
              input_voltages_dq_5 => input_voltages_dq_5,  -- ufix32
              input_voltages_dq_6 => input_voltages_dq_6,  -- ufix32
              input_voltages_dq_7 => input_voltages_dq_7,  -- ufix32
              input_voltages_dq_8 => input_voltages_dq_8,  -- ufix32
              input_voltages_abc_0 => input_voltages_abc_0,  -- ufix32
              input_voltages_abc_1 => input_voltages_abc_1,  -- ufix32
              input_voltages_abc_2 => input_voltages_abc_2,  -- ufix32
              input_voltages_abc_3 => input_voltages_abc_3,  -- ufix32
              input_voltages_abc_4 => input_voltages_abc_4,  -- ufix32
              input_voltages_abc_5 => input_voltages_abc_5,  -- ufix32
              input_voltages_abc_6 => input_voltages_abc_6,  -- ufix32
              input_voltages_abc_7 => input_voltages_abc_7,  -- ufix32
              input_voltages_abc_8 => input_voltages_abc_8,  -- ufix32
              u_dq_pl_0 => u_dq_pl_0,  -- sfix25_En12
              u_dq_pl_1 => u_dq_pl_1,  -- sfix25_En12
              u_dq_pl_2 => u_dq_pl_2,  -- sfix25_En12
              u_dq_pl_3 => u_dq_pl_3,  -- sfix25_En12
              u_dq_pl_4 => u_dq_pl_4,  -- sfix25_En12
              u_dq_pl_5 => u_dq_pl_5,  -- sfix25_En12
              u_dq_pl_6 => u_dq_pl_6,  -- sfix25_En12
              u_dq_pl_7 => u_dq_pl_7,  -- sfix25_En12
              u_dq_pl_8 => u_dq_pl_8,  -- sfix25_En12
              u_abc1_pl_0 => u_abc1_pl_0,  -- sfix25_En12
              u_abc1_pl_1 => u_abc1_pl_1,  -- sfix25_En12
              u_abc1_pl_2 => u_abc1_pl_2,  -- sfix25_En12
              u_abc2_pl_0 => u_abc2_pl_0,  -- sfix25_En12
              u_abc2_pl_1 => u_abc2_pl_1,  -- sfix25_En12
              u_abc2_pl_2 => u_abc2_pl_2,  -- sfix25_En12
              u_abc3_pl_0 => u_abc3_pl_0,  -- sfix25_En12
              u_abc3_pl_1 => u_abc3_pl_1,  -- sfix25_En12
              u_abc3_pl_2 => u_abc3_pl_2,  -- sfix25_En12
              ce_out => ce_out_sig,  -- ufix1
              output_general_0 => output_general_0_sig,  -- ufix32
              output_general_1 => output_general_1_sig,  -- ufix32
              output_general_2 => output_general_2_sig,  -- ufix32
              output_general_3 => output_general_3_sig,  -- ufix32
              output_general_4 => output_general_4_sig,  -- ufix32
              output_currents_dq_0 => output_currents_dq_0_sig,  -- ufix32
              output_currents_dq_1 => output_currents_dq_1_sig,  -- ufix32
              output_currents_dq_2 => output_currents_dq_2_sig,  -- ufix32
              output_currents_dq_3 => output_currents_dq_3_sig,  -- ufix32
              output_currents_dq_4 => output_currents_dq_4_sig,  -- ufix32
              output_currents_dq_5 => output_currents_dq_5_sig,  -- ufix32
              output_currents_dq_6 => output_currents_dq_6_sig,  -- ufix32
              output_currents_dq_7 => output_currents_dq_7_sig,  -- ufix32
              output_currents_dq_8 => output_currents_dq_8_sig,  -- ufix32
              output_currents_abc_0 => output_currents_abc_0_sig,  -- ufix32
              output_currents_abc_1 => output_currents_abc_1_sig,  -- ufix32
              output_currents_abc_2 => output_currents_abc_2_sig,  -- ufix32
              output_currents_abc_3 => output_currents_abc_3_sig,  -- ufix32
              output_currents_abc_4 => output_currents_abc_4_sig,  -- ufix32
              output_currents_abc_5 => output_currents_abc_5_sig,  -- ufix32
              output_currents_abc_6 => output_currents_abc_6_sig,  -- ufix32
              output_currents_abc_7 => output_currents_abc_7_sig,  -- ufix32
              output_currents_abc_8 => output_currents_abc_8_sig,  -- ufix32
              u_abc1_pl_out_0 => u_abc1_pl_out_0_sig,  -- sfix25_En12
              u_abc1_pl_out_1 => u_abc1_pl_out_1_sig,  -- sfix25_En12
              u_abc1_pl_out_2 => u_abc1_pl_out_2_sig,  -- sfix25_En12
              u_abc2_pl_out_0 => u_abc2_pl_out_0_sig,  -- sfix25_En12
              u_abc2_pl_out_1 => u_abc2_pl_out_1_sig,  -- sfix25_En12
              u_abc2_pl_out_2 => u_abc2_pl_out_2_sig,  -- sfix25_En12
              u_abc3_pl_out_0 => u_abc3_pl_out_0_sig,  -- sfix25_En12
              u_abc3_pl_out_1 => u_abc3_pl_out_1_sig,  -- sfix25_En12
              u_abc3_pl_out_2 => u_abc3_pl_out_2_sig  -- sfix25_En12
              );

  enb <= dut_enable;

  ce_out <= ce_out_sig;

  output_general_0 <= output_general_0_sig;

  output_general_1 <= output_general_1_sig;

  output_general_2 <= output_general_2_sig;

  output_general_3 <= output_general_3_sig;

  output_general_4 <= output_general_4_sig;

  output_currents_dq_0 <= output_currents_dq_0_sig;

  output_currents_dq_1 <= output_currents_dq_1_sig;

  output_currents_dq_2 <= output_currents_dq_2_sig;

  output_currents_dq_3 <= output_currents_dq_3_sig;

  output_currents_dq_4 <= output_currents_dq_4_sig;

  output_currents_dq_5 <= output_currents_dq_5_sig;

  output_currents_dq_6 <= output_currents_dq_6_sig;

  output_currents_dq_7 <= output_currents_dq_7_sig;

  output_currents_dq_8 <= output_currents_dq_8_sig;

  output_currents_abc_0 <= output_currents_abc_0_sig;

  output_currents_abc_1 <= output_currents_abc_1_sig;

  output_currents_abc_2 <= output_currents_abc_2_sig;

  output_currents_abc_3 <= output_currents_abc_3_sig;

  output_currents_abc_4 <= output_currents_abc_4_sig;

  output_currents_abc_5 <= output_currents_abc_5_sig;

  output_currents_abc_6 <= output_currents_abc_6_sig;

  output_currents_abc_7 <= output_currents_abc_7_sig;

  output_currents_abc_8 <= output_currents_abc_8_sig;

  u_abc1_pl_out_0 <= u_abc1_pl_out_0_sig;

  u_abc1_pl_out_1 <= u_abc1_pl_out_1_sig;

  u_abc1_pl_out_2 <= u_abc1_pl_out_2_sig;

  u_abc2_pl_out_0 <= u_abc2_pl_out_0_sig;

  u_abc2_pl_out_1 <= u_abc2_pl_out_1_sig;

  u_abc2_pl_out_2 <= u_abc2_pl_out_2_sig;

  u_abc3_pl_out_0 <= u_abc3_pl_out_0_sig;

  u_abc3_pl_out_1 <= u_abc3_pl_out_1_sig;

  u_abc3_pl_out_2 <= u_abc3_pl_out_2_sig;

END rtl;

