#Build: Synplify Pro (R) Q-2020.03M-SP1, Build 166R, Oct 19 2020
#install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
#OS: Windows 7 6.1
#Hostname: WIN7-2020MEADRD

# Tue Aug 10 13:36:49 2021

#Implementation: synthesis


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys HDL Compiler, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202003synp2, Build 170R, Built Oct 21 2020 10:52:30, @

@N|Running in 64-bit mode
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"E:\DAC\igloo\work\test.v" (library work)
@I::"E:\DAC\igloo\work\crc7.v" (library work)
@I::"E:\DAC\igloo\work\sound.v" (library work)
@I::"E:\DAC\igloo\work\mult28x32.v" (library work)
@I::"E:\DAC\igloo\work\tap_rom.v" (library work)
@I::"E:\DAC\igloo\work\fir.v" (library work)
@I::"E:\DAC\igloo\work\tap_rom2.v" (library work)
@I::"E:\DAC\igloo\work\fir2.v" (library work)
@I::"E:\DAC\igloo\work\bigfifo.v" (library work)
@I::"E:\DAC\igloo\work\ram.v" (library work)
@W: CG1337 :"E:\DAC\igloo\work\ram.v":545:7:545:17|Net almost_full is not declared.
@W: CG1337 :"E:\DAC\igloo\work\ram.v":546:7:546:18|Net almost_empty is not declared.
@I::"E:\DAC\igloo\work\pipe_pcm.v" (library work)
@I::"E:\DAC\igloo\work\sdm.v" (library work)
@I::"E:\DAC\igloo\work\sd.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v" (library work)
@I::"E:\DAC\igloo\soc\sdio25\component\work\u8\u8.v" (library work)
Verilog syntax check successful!
Selecting top level module u8
@N: CG775 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Component CoreAHBLite not found in library "work" or "__hyper__lib__", but found in library COREAHBLITE_LIB
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2639:2:2639:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":367:7:367:21|Synthesizing module CLKINT_PRESERVE in library work.
Running optimization stage 1 on CLKINT_PRESERVE .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":286:7:286:11|Synthesizing module BIBUF in library work.
Running optimization stage 1 on BIBUF .......
@N: CG364 :"E:\DAC\igloo\work\crc7.v":47:7:47:11|Synthesizing module crc16 in library work.
@N: CG179 :"E:\DAC\igloo\work\crc7.v":72:20:72:22|Removing redundant assignment.
Running optimization stage 1 on crc16 .......
@N: CG364 :"E:\DAC\igloo\work\sd.v":1334:7:1334:13|Synthesizing module sd_data in library work.
Running optimization stage 1 on sd_data .......
@W: CL169 :"E:\DAC\igloo\work\sd.v":1410:0:1410:5|Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"E:\DAC\igloo\work\sd.v":1410:0:1410:5|Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"E:\DAC\igloo\work\sd.v":1410:0:1410:5|Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"E:\DAC\igloo\work\sd.v":1410:0:1410:5|All reachable assignments to db[7:0] assign 0, register removed by optimization
@N: CG364 :"E:\DAC\igloo\work\sound.v":38:7:38:19|Synthesizing module clock_divider in library work.
Running optimization stage 1 on clock_divider .......
@N: CG364 :"E:\DAC\igloo\work\sound.v":495:7:495:12|Synthesizing module inctrl in library work.
Running optimization stage 1 on inctrl .......
@N: CG364 :"E:\DAC\igloo\work\sound.v":640:7:640:13|Synthesizing module pcm2dsd in library work.
Running optimization stage 1 on pcm2dsd .......
@N: CG364 :"E:\DAC\igloo\work\sound.v":1214:7:1214:12|Synthesizing module dsd_tx in library work.
Running optimization stage 1 on dsd_tx .......
@N: CG364 :"E:\DAC\igloo\work\sound.v":1174:7:1174:12|Synthesizing module pcm_tx in library work.
@W: CG133 :"E:\DAC\igloo\work\sound.v":1187:11:1187:14|Object word is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on pcm_tx .......
@N: CG364 :"E:\DAC\igloo\work\tap_rom.v":1:7:1:13|Synthesizing module tap_rom in library work.
Running optimization stage 1 on tap_rom .......
@N: CG364 :"E:\DAC\igloo\work\mult28x32.v":4:7:4:15|Synthesizing module mult28x32 in library work.
Running optimization stage 1 on mult28x32 .......
@N: CG364 :"E:\DAC\igloo\work\fir.v":16:7:16:17|Synthesizing module fir_stage_1 in library work.
Running optimization stage 1 on fir_stage_1 .......
@N: CG364 :"E:\DAC\igloo\work\tap_rom2.v":4:7:4:14|Synthesizing module tap_rom2 in library work.
Running optimization stage 1 on tap_rom2 .......
@N: CG364 :"E:\DAC\igloo\work\fir2.v":4:7:4:17|Synthesizing module fir_stage_2 in library work.
Running optimization stage 1 on fir_stage_2 .......
@N: CG364 :"E:\DAC\igloo\work\pipe_pcm.v":128:7:128:11|Synthesizing module mulb1 in library work.
Running optimization stage 1 on mulb1 .......
@N: CG364 :"E:\DAC\igloo\work\pipe_pcm.v":12:7:12:14|Synthesizing module pipe_pcm in library work.
Running optimization stage 1 on pipe_pcm .......
@W: CL190 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Optimizing register bit plus[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Optimizing register bit plus[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Pruning register bits 27 to 26 of plus[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\DAC\igloo\work\sdm.v":437:7:437:12|Synthesizing module ext_i1 in library work.
Running optimization stage 1 on ext_i1 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":441:7:441:12|Synthesizing module ext_i2 in library work.
Running optimization stage 1 on ext_i2 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":445:7:445:12|Synthesizing module ext_i3 in library work.
Running optimization stage 1 on ext_i3 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":449:7:449:12|Synthesizing module ext_i4 in library work.
Running optimization stage 1 on ext_i4 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":453:7:453:12|Synthesizing module ext_i5 in library work.
Running optimization stage 1 on ext_i5 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":281:7:281:11|Synthesizing module mi1a1 in library work.
Running optimization stage 1 on mi1a1 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":307:7:307:11|Synthesizing module mi2a2 in library work.
Running optimization stage 1 on mi2a2 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":333:7:333:11|Synthesizing module mi3a3 in library work.
Running optimization stage 1 on mi3a3 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":358:7:358:11|Synthesizing module mi4a4 in library work.
Running optimization stage 1 on mi4a4 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":384:7:384:11|Synthesizing module mi5a5 in library work.
Running optimization stage 1 on mi5a5 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":410:7:410:11|Synthesizing module mi6b6 in library work.
Running optimization stage 1 on mi6b6 .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":266:7:266:14|Synthesizing module abs_cost in library work.
Running optimization stage 1 on abs_cost .......
@N: CG364 :"E:\DAC\igloo\work\sdm.v":17:7:17:14|Synthesizing module pipe_sdm in library work.
@W: CG360 :"E:\DAC\igloo\work\sdm.v":28:7:28:14|Removing wire overflow, as there is no assignment to it.
Running optimization stage 1 on pipe_sdm .......
@W: CL318 :"E:\DAC\igloo\work\sdm.v":28:7:28:14|*Output overflow has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"E:\DAC\igloo\work\sdm.v":46:0:46:5|Pruning unused register buffer[27:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\work\sdm.v":46:0:46:5|Pruning unused register of. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\DAC\igloo\work\sound.v":730:7:730:14|Synthesizing module dop_gear in library work.
Running optimization stage 1 on dop_gear .......
@N: CG364 :"E:\DAC\igloo\work\sound.v":795:7:795:14|Synthesizing module spdif_tx in library work.
@N: CG179 :"E:\DAC\igloo\work\sound.v":905:29:905:40|Removing redundant assignment.
Running optimization stage 1 on spdif_tx .......
@W: CL169 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Pruning unused register address_out. Make sure that there are no unused intermediate registers.
@W: CL190 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Pruning register bit 0 of channel_status_shift[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"E:\DAC\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000001
   Generated name = sync_logic_1s
Running optimization stage 1 on sync_logic_1s .......
@N: CG364 :"E:\DAC\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000011
   Generated name = sync_logic_3s
Running optimization stage 1 on sync_logic_3s .......
@N: CG364 :"E:\DAC\igloo\work\bigfifo.v":6:7:6:13|Synthesizing module bigfifo in library work.
Running optimization stage 1 on bigfifo .......
@W: CL169 :"E:\DAC\igloo\work\bigfifo.v":110:0:110:5|Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\work\bigfifo.v":109:0:109:5|Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"E:\DAC\igloo\work\ram.v":15:7:15:20|Synthesizing module mem_controller in library work.
Running optimization stage 1 on mem_controller .......
@W: CL169 :"E:\DAC\igloo\work\ram.v":115:0:115:5|Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\DAC\igloo\work\crc7.v":6:7:6:10|Synthesizing module crc7 in library work.
@N: CG179 :"E:\DAC\igloo\work\crc7.v":33:20:33:22|Removing redundant assignment.
Running optimization stage 1 on crc7 .......
@N: CG364 :"E:\DAC\igloo\work\sd.v":43:7:43:11|Synthesizing module sdtop in library work.
@W: CG296 :"E:\DAC\igloo\work\sd.v":247:9:247:15|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\DAC\igloo\work\sd.v":247:36:247:49|Referenced variable oversampling_y is not in sensitivity list.
@W: CG360 :"E:\DAC\igloo\work\sd.v":103:23:103:31|Removing wire HADDR_ADC, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\sd.v":104:24:104:33|Removing wire HWDATA_ADC, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\sd.v":105:23:105:32|Removing wire HTRANS_ADC, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\sd.v":106:17:106:26|Removing wire HWRITE_ADC, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\sd.v":152:12:152:20|Removing wire read_data, as there is no assignment to it.
Running optimization stage 1 on sdtop .......
@W: CL169 :"E:\DAC\igloo\work\sd.v":544:0:544:5|Pruning unused register use_adc_mode. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\work\sd.v":241:0:241:5|Pruning unused register clk_d8. Make sure that there are no unused intermediate registers.
@W: CL190 :"E:\DAC\igloo\work\sd.v":544:0:544:5|Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\DAC\igloo\work\sd.v":544:0:544:5|Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\DAC\igloo\work\sd.v":544:0:544:5|Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"E:\DAC\igloo\work\test.v":383:7:383:20|Synthesizing module clock138master in library work.
@W: CG1340 :"E:\DAC\igloo\work\test.v":437:16:437:28|Index into variable key could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on clock138master .......
@W: CL169 :"E:\DAC\igloo\work\test.v":413:0:413:5|Pruning unused register do_selftest. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\DAC\igloo\work\test.v":6:7:6:10|Synthesizing module test in library work.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:12:10:15|Removing wire led0, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:18:10:21|Removing wire led1, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:24:10:27|Removing wire led2, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:30:10:33|Removing wire led3, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:36:10:39|Removing wire led4, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:42:10:45|Removing wire led5, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:48:10:51|Removing wire led6, as there is no assignment to it.
@W: CG360 :"E:\DAC\igloo\work\test.v":10:54:10:57|Removing wire led7, as there is no assignment to it.
Running optimization stage 1 on test .......
@W: CL318 :"E:\DAC\igloo\work\test.v":10:12:10:15|*Output led0 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\work\test.v":10:18:10:21|*Output led1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\work\test.v":10:24:10:27|*Output led2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\work\test.v":10:30:10:33|*Output led3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\work\test.v":10:36:10:39|*Output led4 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\work\test.v":10:42:10:45|*Output led5 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\work\test.v":10:48:10:51|*Output led6 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\work\test.v":10:54:10:57|*Output led7 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL271 :"E:\DAC\igloo\work\test.v":216:0:216:5|Pruning unused bits 63 to 8 of dsdlq[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"E:\DAC\igloo\work\test.v":216:0:216:5|Pruning unused bits 63 to 8 of dsdrq[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v":5:7:5:22|Synthesizing module u8_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on u8_sb_CCC_0_FCCC .......
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M0_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M1_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M2_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":541:2:541:11|Type of parameter M3_AHBSLOTENABLE on the instance matrix4x16 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2639:2:2639:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z1
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z1 .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1
Running optimization stage 1 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Type of parameter M_AHBSLOTENABLE on the instance address_decode is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z2
Running optimization stage 1 on COREAHBLITE_ADDRDEC_Z2 .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0
Running optimization stage 1 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG1283 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Type of parameter M_AHBSLOTENABLE on the instance masterstage_3 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z3
Running optimization stage 1 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0
Running optimization stage 1 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s
Running optimization stage 1 on COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z4
Running optimization stage 1 on CoreAHBLite_Z4 .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z5
Running optimization stage 1 on CoreResetP_Z5 .......
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":5:7:5:24|Synthesizing module u8_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on u8_sb_FABOSC_0_OSC .......
@W: CL318 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\igloo2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v":5:7:5:13|Synthesizing module MSS_025 in library work.
Running optimization stage 1 on MSS_025 .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v":9:7:9:16|Synthesizing module u8_sb_HPMS in library work.
Running optimization stage 1 on u8_sb_HPMS .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\u8_sb.v":9:7:9:11|Synthesizing module u8_sb in library work.
Running optimization stage 1 on u8_sb .......
@N: CG364 :"E:\DAC\igloo\soc\sdio25\component\work\u8\u8.v":9:7:9:8|Synthesizing module u8 in library work.
Running optimization stage 1 on u8 .......
Running optimization stage 2 on u8 .......
Running optimization stage 2 on u8_sb .......
Running optimization stage 2 on u8_sb_HPMS .......
@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb_HPMS\u8_sb_HPMS.v":51:14:51:31|Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused

Running optimization stage 2 on MSS_025 .......
Running optimization stage 2 on SYSRESET .......
Running optimization stage 2 on u8_sb_FABOSC_0_OSC .......
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Running optimization stage 2 on RCOSC_25_50MHZ .......
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Running optimization stage 2 on CoreResetP_Z5 .......
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Running optimization stage 2 on CoreAHBLite_Z4 .......
@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
Running optimization stage 2 on COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s .......
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
Running optimization stage 2 on COREAHBLITE_SLAVESTAGE_0s_0_0 .......
Running optimization stage 2 on COREAHBLITE_SLAVEARBITER_Z3 .......
@N: CL201 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0 .......
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log E:\DAC\igloo\soc\sdio25\synthesis\synlog\u8_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z2 .......
Running optimization stage 2 on COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0 .......
@W: CL246 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\soc\sdio25\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on COREAHBLITE_DEFAULTSLAVESM_0s_0_1 .......
Running optimization stage 2 on COREAHBLITE_ADDRDEC_Z1 .......
Running optimization stage 2 on u8_sb_CCC_0_FCCC .......
Running optimization stage 2 on CCC .......
Running optimization stage 2 on GND .......
Running optimization stage 2 on VCC .......
Running optimization stage 2 on test .......
Running optimization stage 2 on clock138master .......
Running optimization stage 2 on sdtop .......
@N: CL201 :"E:\DAC\igloo\work\sd.v":544:0:544:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
@N: CL201 :"E:\DAC\igloo\work\sd.v":544:0:544:5|Trying to extract state machine for register bus_state.
@W: CL156 :"E:\DAC\igloo\work\sd.v":152:12:152:20|*Input read_data[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on crc7 .......
Running optimization stage 2 on mem_controller .......
@N: CL201 :"E:\DAC\igloo\work\ram.v":115:0:115:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"E:\DAC\igloo\work\ram.v":29:12:29:15|Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on bigfifo .......
@W: CL190 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"E:\DAC\igloo\work\bigfifo.v":142:0:142:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Running optimization stage 2 on sync_logic_3s .......
Running optimization stage 2 on sync_logic_1s .......
Running optimization stage 2 on spdif_tx .......
@W: CL190 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Pruning register bit 1 of channel_status_shift[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Pruning register bit 2 of channel_status_shift[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Pruning register bit 3 of channel_status_shift[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Pruning register bit 4 of channel_status_shift[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Optimizing register bit channel_status_shift[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"E:\DAC\igloo\work\sound.v":859:0:859:5|Pruning register bit 5 of channel_status_shift[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"E:\DAC\igloo\work\sound.v":800:13:800:23|Input port bits 7 to 0 of source_left[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\sound.v":801:13:801:24|Input port bits 7 to 0 of source_right[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on dop_gear .......
Running optimization stage 2 on pipe_sdm .......
Running optimization stage 2 on abs_cost .......
Running optimization stage 2 on mi6b6 .......
@W: CL246 :"E:\DAC\igloo\work\sdm.v":411:20:411:21|Input port bits 35 to 18 of b6[35:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\sdm.v":411:20:411:21|Input port bits 11 to 0 of b6[35:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mi5a5 .......
@W: CL246 :"E:\DAC\igloo\work\sdm.v":385:20:385:21|Input port bits 35 to 21 of a5[35:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\sdm.v":385:20:385:21|Input port bits 11 to 0 of a5[35:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mi4a4 .......
@W: CL246 :"E:\DAC\igloo\work\sdm.v":359:20:359:21|Input port bits 35 to 25 of a4[35:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\sdm.v":359:20:359:21|Input port bits 11 to 0 of a4[35:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mi3a3 .......
@W: CL246 :"E:\DAC\igloo\work\sdm.v":334:20:334:21|Input port bits 35 to 28 of a3[35:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\sdm.v":334:20:334:21|Input port bits 11 to 0 of a3[35:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mi2a2 .......
@W: CL246 :"E:\DAC\igloo\work\sdm.v":308:19:308:20|Input port bits 35 to 30 of a2[35:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\sdm.v":308:19:308:20|Input port bits 11 to 0 of a2[35:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mi1a1 .......
@W: CL246 :"E:\DAC\igloo\work\sdm.v":282:19:282:20|Input port bits 35 to 32 of a1[35:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\sdm.v":282:19:282:20|Input port bits 11 to 0 of a1[35:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on ext_i5 .......
Running optimization stage 2 on ext_i4 .......
Running optimization stage 2 on ext_i3 .......
Running optimization stage 2 on ext_i2 .......
Running optimization stage 2 on ext_i1 .......
Running optimization stage 2 on pipe_pcm .......
@W: CL190 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Optimizing register bit xx0[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Optimizing register bit xx0[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Pruning register bits 27 to 26 of xx0[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Pruning register bit 27 of minus[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"E:\DAC\igloo\work\pipe_pcm.v":58:0:58:5|Pruning register bit 27 of xx1[27:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"E:\DAC\igloo\work\pipe_pcm.v":17:20:17:22|Input port bits 5 to 0 of pcm[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mulb1 .......
Running optimization stage 2 on fir_stage_2 .......
@N: CL135 :"E:\DAC\igloo\work\fir2.v":49:51:49:59|Found sequential shift fir_0 with address depth of 16 words and data bit width of 28.
@N: CL135 :"E:\DAC\igloo\work\fir2.v":50:51:50:59|Found sequential shift fir_1 with address depth of 16 words and data bit width of 28.
@W: CL246 :"E:\DAC\igloo\work\fir2.v":8:19:8:21|Input port bits 3 to 0 of x_0[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\fir2.v":9:19:9:21|Input port bits 3 to 0 of x_1[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on tap_rom2 .......
Running optimization stage 2 on fir_stage_1 .......
@N: CL135 :"E:\DAC\igloo\work\fir.v":70:51:70:59|Found sequential shift fir_0 with address depth of 128 words and data bit width of 28.
@N: CL135 :"E:\DAC\igloo\work\fir.v":71:51:71:59|Found sequential shift fir_1 with address depth of 128 words and data bit width of 28.
@W: CL246 :"E:\DAC\igloo\work\fir.v":21:19:21:21|Input port bits 3 to 0 of x_0[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"E:\DAC\igloo\work\fir.v":22:19:22:21|Input port bits 3 to 0 of x_1[31:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on mult28x32 .......
Running optimization stage 2 on tap_rom .......
Running optimization stage 2 on pcm_tx .......
Running optimization stage 2 on dsd_tx .......
Running optimization stage 2 on pcm2dsd .......
Running optimization stage 2 on inctrl .......
@W: CL246 :"E:\DAC\igloo\work\sound.v":498:12:498:16|Input port bits 6 to 3 of ictrl[7:0] are unused. Assign logic for all port bits or change the input port size.
Running optimization stage 2 on clock_divider .......
Running optimization stage 2 on sd_data .......
@N: CL201 :"E:\DAC\igloo\work\sd.v":1410:0:1410:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
Running optimization stage 2 on crc16 .......
Running optimization stage 2 on BIBUF .......
Running optimization stage 2 on CLKINT .......
Running optimization stage 2 on CLKINT_PRESERVE .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: E:\DAC\igloo\soc\sdio25\synthesis\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:27s; CPU Time elapsed 0h:00m:27s; Memory used current: 145MB peak: 162MB)

Process took 0h:00m:27s realtime, 0h:00m:27s cputime

Process completed successfully.
# Tue Aug 10 13:37:20 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 105MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 10 13:37:22 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: E:\DAC\igloo\soc\sdio25\synthesis\synwork\u8_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:29s; CPU Time elapsed 0h:00m:27s; Memory used current: 24MB peak: 24MB)

Process took 0h:00m:29s realtime, 0h:00m:27s cputime

Process completed successfully.
# Tue Aug 10 13:37:22 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 166R, Built Oct 19 2020 10:50:56, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Aug 10 13:37:24 2021

###########################################################]
Premap Report

# Tue Aug 10 13:37:24 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Generic Technology Pre-mapping, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

Reading constraint file: E:\DAC\igloo\soc\sdio25\designer\u8\synthesis.fdc
@L: E:\DAC\igloo\soc\sdio25\synthesis\u8_scck.rpt 
See clock summary report "E:\DAC\igloo\soc\sdio25\synthesis\u8_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 150MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 150MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 159MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3074:2:3074:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3028:2:3028:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2982:2:2982:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3350:2:3350:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2936:2:2936:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance u8_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"e:\dac\igloo\work\sdm.v":28:7:28:14|Tristate driver overflow (in view: work.pipe_sdm_1(verilog)) on net overflow (in view: work.pipe_sdm_1(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\sdm.v":28:7:28:14|Tristate driver overflow (in view: work.pipe_sdm_0(verilog)) on net overflow (in view: work.pipe_sdm_0(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:12:10:15|Tristate driver led0 (in view: work.test(verilog)) on net led0 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:18:10:21|Tristate driver led1 (in view: work.test(verilog)) on net led1 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:24:10:27|Tristate driver led2 (in view: work.test(verilog)) on net led2 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:30:10:33|Tristate driver led3 (in view: work.test(verilog)) on net led3 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:36:10:39|Tristate driver led4 (in view: work.test(verilog)) on net led4 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:42:10:45|Tristate driver led5 (in view: work.test(verilog)) on net led5 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:48:10:51|Tristate driver led6 (in view: work.test(verilog)) on net led6 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:54:10:57|Tristate driver led7 (in view: work.test(verilog)) on net led7 (in view: work.test(verilog)) has its enable tied to GND.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN115 :"e:\dac\igloo\work\sdm.v":74:7:74:12|Removing instance Uxi1_0 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i1_1_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":75:7:75:12|Removing instance Uxi1_1 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i1_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":78:7:78:12|Removing instance Uxi2_0 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i2_1_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":79:7:79:12|Removing instance Uxi2_1 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i2_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":82:7:82:12|Removing instance Uxi3_0 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i3_1_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":83:7:83:12|Removing instance Uxi3_1 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i3_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":86:7:86:12|Removing instance Uxi4_0 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i4_1_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":87:7:87:12|Removing instance Uxi4_1 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i4_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":90:7:90:12|Removing instance Uxi5_0 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i5_1_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":91:7:91:12|Removing instance Uxi5_1 (in view: work.pipe_sdm_1(verilog)) of type view:work.ext_i5_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":74:7:74:12|Removing instance Uxi1_0 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i1_1_2(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":75:7:75:12|Removing instance Uxi1_1 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i1_1_1(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":78:7:78:12|Removing instance Uxi2_0 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i2_1_2(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":79:7:79:12|Removing instance Uxi2_1 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i2_1_1(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":82:7:82:12|Removing instance Uxi3_0 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i3_1_2(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":83:7:83:12|Removing instance Uxi3_1 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i3_1_1(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":86:7:86:12|Removing instance Uxi4_0 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i4_1_2(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":87:7:87:12|Removing instance Uxi4_1 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i4_1_1(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":90:7:90:12|Removing instance Uxi5_0 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i5_1_2(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sdm.v":91:7:91:12|Removing instance Uxi5_1 (in view: work.pipe_sdm_0(verilog)) of type view:work.ext_i5_1_1(verilog) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sd.v":544:0:544:5|Removing sequential instance demo_mute (in view: work.sdtop(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_0(verilog) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_1(verilog) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z2_2(verilog) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sd.v":1410:0:1410:5|Removing sequential instance read_en (in view: work.sd_data(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\ram.v":115:0:115:5|Removing sequential instance data (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing sequential instance work (in view: work.pipe_pcm_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sdm.v":104:0:104:5|Removing sequential instance sdm_out_n (in view: work.pipe_sdm_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sdm.v":104:0:104:5|Removing sequential instance dsd_clk (in view: work.pipe_sdm_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sdm.v":104:0:104:5|Removing sequential instance sdm_out_n (in view: work.pipe_sdm_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\work\sd.v":223:7:223:12|Removing instance UPCMTX (in view: work.sdtop(verilog)) of type view:work.pcm_tx(verilog) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sound.v":1204:0:1204:5|Removing sequential instance d1 (in view: work.pcm_tx(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\ram.v":115:0:115:5|Removing sequential instance pcm[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sound.v":1190:0:1190:5|Removing sequential instance t1[63:0] (in view: work.pcm_tx(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=31,dsps=34 on top level netlist u8 

Finished netlist restructuring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 224MB peak: 224MB)



Clock Summary
******************

          Start                                                         Requested     Requested     Clock        Clock                    Clock
Level     Clock                                                         Frequency     Period        Type         Group                    Load 
-----------------------------------------------------------------------------------------------------------------------------------------------
0 -       test|mclk_d2_inferred_clock                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_6      9355 
                                                                                                                                               
0 -       sdtop|clk_d4_inferred_clock                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_8      1360 
                                                                                                                                               
0 -       u8|sdclk                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_4      361  
                                                                                                                                               
0 -       clock_divider|clk2_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_9      315  
                                                                                                                                               
0 -       clock_divider|clk4_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_10     315  
                                                                                                                                               
0 -       clock_divider|clk8_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_11     315  
                                                                                                                                               
0 -       clock_divider|clk16_inferred_clock                            100.0 MHz     10.000        inferred     Inferred_clkgroup_12     315  
                                                                                                                                               
0 -       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0      113  
                                                                                                                                               
0 -       sdtop|dsd_clkr_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_5      86   
                                                                                                                                               
0 -       u8|mclk                                                       100.0 MHz     10.000        inferred     Inferred_clkgroup_2      33   
                                                                                                                                               
0 -       u8|clock138_bck                                               100.0 MHz     10.000        inferred     Inferred_clkgroup_3      18   
                                                                                                                                               
0 -       u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1      15   
                                                                                                                                               
0 -       sdtop|clk_d2_inferred_clock                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_7      1    
===============================================================================================================================================



Clock Load Summary
***********************

                                                              Clock     Source                                                       Clock Pin                                        Non-clock Pin                      Non-clock Pin                                              
Clock                                                         Load      Pin                                                          Seq Example                                      Seq Example                        Comb Example                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test|mclk_d2_inferred_clock                                   9355      test_0.mclk_d2.Q[0](dffr)                                    test_0.u100.dsd_clkr.C                           test_0.u100.uctrl.old_bck.D[0]     test_0.UCK1.A(CLKINT_PRESERVE)                             
                                                                                                                                                                                                                                                                                    
sdtop|clk_d4_inferred_clock                                   1360      test_0.u100.clk_d4.Q[0](dffr)                                test_0.u100.DUT501.dsdck.C                       -                                  test_0.u100.USDMCLK.A(CLKINT_PRESERVE)                     
                                                                                                                                                                                                                                                                                    
u8|sdclk                                                      361       sdclk(port)                                                  test_0.u100.cmd0.C                               -                                  test_0.UCK3.A(CLKINT_PRESERVE)                             
                                                                                                                                                                                                                                                                                    
clock_divider|clk2_inferred_clock                             315       test_0.u100.DSD138.UIN100.UCK0.clk2.Q[0](dffr)               test_0.u100.dsd_clkr.C                           test_0.u100.uctrl.old_bck.D[0]     test_0.u100.uctrl.n_k21.I[0](inv)                          
                                                                                                                                                                                                                                                                                    
clock_divider|clk4_inferred_clock                             315       test_0.u100.DSD138.UIN100.UCK0.clk4.Q[0](dffr)               test_0.u100.dsd_clkr.C                           test_0.u100.uctrl.old_bck.D[0]     test_0.u100.uctrl.n_k21.I[0](inv)                          
                                                                                                                                                                                                                                                                                    
clock_divider|clk8_inferred_clock                             315       test_0.u100.DSD138.UIN100.UCK0.clk8.Q[0](dffr)               test_0.u100.dsd_clkr.C                           test_0.u100.uctrl.old_bck.D[0]     test_0.u100.uctrl.n_k21.I[0](inv)                          
                                                                                                                                                                                                                                                                                    
clock_divider|clk16_inferred_clock                            315       test_0.u100.DSD138.UIN100.UCK0.clk16.Q[0](dffr)              test_0.u100.dsd_clkr.C                           test_0.u100.uctrl.old_bck.D[0]     test_0.u100.uctrl.n_k21.I[0](inv)                          
                                                                                                                                                                                                                                                                                    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       113       u8_sb_0.CCC_0.CCC_INST.GL0(CCC)                              u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST.CLK_BASE     -                                  u8_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                    
sdtop|dsd_clkr_inferred_clock                                 86        test_0.u100.dsd_clkr.Q[0](dff)                               test_0.dsdlq[7:0].C                              -                                  test_0.UCK300.I(BUFG)                                      
                                                                                                                                                                                                                                                                                    
u8|mclk                                                       33        mclk(port)                                                   test_0.mclk_d2.C                                 -                                  -                                                          
                                                                                                                                                                                                                                                                                    
u8|clock138_bck                                               18        clock138_bck(port)                                           test_0.u200.olrck.C                              -                                  -                                                          
                                                                                                                                                                                                                                                                                    
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     15        u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     u8_sb_0.CORERESETP_0.release_sdif0_core.C        -                                  u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                    
sdtop|clk_d2_inferred_clock                                   1         test_0.u100.clk_d2.Q[0](dffr)                                test_0.u100.clk_d4.C                             -                                  -                                                          
====================================================================================================================================================================================================================================================================================

@W: MT530 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\test.v":227:0:227:5|Found inferred clock u8|mclk which controls 33 sequential elements including test_0.dsd_rnn[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\test.v":413:0:413:5|Found inferred clock u8|clock138_bck which controls 18 sequential elements including test_0.u200.i[14:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\crc7.v":63:3:63:8|Found inferred clock u8|sdclk which controls 361 sequential elements including test_0.u100.UD100.UCRC0.CRC[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\sound.v":1227:0:1227:5|Found inferred clock sdtop|dsd_clkr_inferred_clock which controls 86 sequential elements including test_0.u100.UDSDTX.i[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\sound.v":56:0:56:5|Found inferred clock test|mclk_d2_inferred_clock which controls 9355 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\sd.v":240:0:240:5|Found inferred clock sdtop|clk_d2_inferred_clock which controls 1 sequential elements including test_0.u100.clk_d4. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Found inferred clock sdtop|clk_d4_inferred_clock which controls 1360 sequential elements including test_0.u100.DUT400.j[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\sound.v":59:0:59:5|Found inferred clock clock_divider|clk2_inferred_clock which controls 315 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk4. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\sound.v":62:0:62:5|Found inferred clock clock_divider|clk4_inferred_clock which controls 315 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk8. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\sound.v":65:0:65:5|Found inferred clock clock_divider|clk8_inferred_clock which controls 315 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk16. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"e:\dac\igloo\work\sound.v":68:0:68:5|Found inferred clock clock_divider|clk16_inferred_clock which controls 315 sequential elements including test_0.u100.DSD138.UIN100.UCK0.clk32. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file E:\DAC\igloo\soc\sdio25\synthesis\u8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 214MB peak: 224MB)

Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\dac\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 218MB peak: 224MB)


Finished constraint checker (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 223MB peak: 226MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 129MB peak: 226MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Tue Aug 10 13:37:31 2021

###########################################################]
Map & Optimize Report

# Tue Aug 10 13:37:31 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis
Synopsys Generic Technology Mapper, Version map202003act, Build 160R, Built Oct 22 2020 12:05:41, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 119MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 123MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 127MB peak: 130MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 195MB peak: 195MB)

@N: MO111 :"e:\dac\igloo\work\sdm.v":28:7:28:14|Tristate driver overflow (in view: work.pipe_sdm_1(verilog)) on net overflow (in view: work.pipe_sdm_1(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\sdm.v":28:7:28:14|Tristate driver overflow (in view: work.pipe_sdm_0(verilog)) on net overflow (in view: work.pipe_sdm_0(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver of_l_t (in view: work.sdtop(verilog)) on net of_l (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver of_r_t (in view: work.sdtop(verilog)) on net of_r (in view: work.sdtop(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:54:10:57|Tristate driver led7 (in view: work.test(verilog)) on net led7 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:48:10:51|Tristate driver led6 (in view: work.test(verilog)) on net led6 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:42:10:45|Tristate driver led5 (in view: work.test(verilog)) on net led5 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:36:10:39|Tristate driver led4 (in view: work.test(verilog)) on net led4 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:30:10:33|Tristate driver led3 (in view: work.test(verilog)) on net led3 (in view: work.test(verilog)) has its enable tied to GND.
@N: MO111 :"e:\dac\igloo\work\test.v":10:24:10:27|Tristate driver led2 (in view: work.test(verilog)) on net led2 (in view: work.test(verilog)) has its enable tied to GND.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing sequential instance j[5:0] (in view: work.pipe_pcm_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sdm.v":142:0:142:5|Removing sequential instance dsdck (in view: work.pipe_sdm_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sd.v":544:0:544:5|Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"e:\dac\igloo\work\sdm.v":185:4:185:7|Removing user instance test_0.u100.DUT500.un1_state because it is equivalent to instance test_0.u100.DUT500.un1_dsdck. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\sdm.v":142:0:142:5|Removing sequential instance test_0.u100.DUT500.state because it is equivalent to instance test_0.u100.DUT500.dsdck. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 212MB peak: 217MB)

Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N: MO230 :"e:\dac\igloo\work\sd.v":544:0:544:5|Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  
@N: MO231 :"e:\dac\igloo\work\sd.v":544:0:544:5|Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] 
Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
@N: MO231 :"e:\dac\igloo\work\sd.v":1410:0:1410:5|Found counter in view:work.sd_data(verilog) instance i[9:0] 
@N: MO231 :"e:\dac\igloo\work\sound.v":564:0:564:5|Found counter in view:work.inctrl(verilog) instance cnt[5:0] 
@N: MO231 :"e:\dac\igloo\work\sound.v":1227:0:1227:5|Found counter in view:work.dsd_tx(verilog) instance i[4:0] 
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_0[0] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_0[1] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_0[2] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_0[3] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_1[0] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_1[1] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_1[2] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance fir_out_1[3] (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir.v":74:0:74:5|Removing sequential instance NoName (in view: work.fir_stage_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\mult28x32.v":14:0:14:5|Removing sequential instance UM2.y[59] (in view: VhdlGenLib.syn_mac(preserved)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\mult28x32.v":14:0:14:5|Removing sequential instance UM1.y[59] (in view: VhdlGenLib.syn_mac_0(preserved)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_0[0] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_0[0] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_0[1] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_0[1] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_0[2] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_0[2] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_0[3] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_0[3] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_0[4] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_0[4] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_0[5] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_0[5] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_1[0] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_1[0] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_1[1] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_1[1] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_1[2] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_1[2] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_1[3] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_1[3] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_1[4] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_1[4] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance fir_out_1[5] (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Boundary register fir_out_1[5] (in view: work.fir_stage_2(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\work\fir2.v":53:0:53:5|Removing sequential instance NoName (in view: work.fir_stage_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\mult28x32.v":14:0:14:5|Removing sequential instance UM2.y[58] (in view: VhdlGenLib.syn_mac_3(preserved)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\mult28x32.v":14:0:14:5|Removing sequential instance UM2.y[59] (in view: VhdlGenLib.syn_mac_3(preserved)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\mult28x32.v":14:0:14:5|Removing sequential instance UM1.y[58] (in view: VhdlGenLib.syn_mac_4(preserved)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\mult28x32.v":14:0:14:5|Removing sequential instance UM1.y[59] (in view: VhdlGenLib.syn_mac_4(preserved)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: MO231 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Found counter in view:work.pipe_pcm_1(verilog) instance j[5:0] 
@N: BN362 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing sequential instance NoName (in view: work.pipe_pcm_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[7] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[6] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[5] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[4] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[3] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[2] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[1] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[0] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[7] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[6] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[5] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[4] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[3] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[2] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[1] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[0] (in view view:work.pipe_pcm_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xminus[34] because it is equivalent to instance test_0.u100.DUT400.b1xminus[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xminus[35] because it is equivalent to instance test_0.u100.DUT400.b1xminus[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xminus[33] because it is equivalent to instance test_0.u100.DUT400.b1xminus[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xminus[32] because it is equivalent to instance test_0.u100.DUT400.b1xminus[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xminus[31] because it is equivalent to instance test_0.u100.DUT400.b1xminus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xplus[34] because it is equivalent to instance test_0.u100.DUT400.b1xplus[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xplus[35] because it is equivalent to instance test_0.u100.DUT400.b1xplus[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xplus[33] because it is equivalent to instance test_0.u100.DUT400.b1xplus[32]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xplus[32] because it is equivalent to instance test_0.u100.DUT400.b1xplus[31]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.b1xplus[31] because it is equivalent to instance test_0.u100.DUT400.b1xplus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing sequential instance NoName (in view: work.pipe_pcm_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[7] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[6] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[5] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[4] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[3] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[2] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[1] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xplus[0] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[7] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[6] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[5] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[4] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[3] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[2] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[1] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Register bit b1xminus[0] (in view view:work.pipe_pcm_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xminus[31] because it is equivalent to instance test_0.u100.DUT401.b1xminus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xminus[33] because it is equivalent to instance test_0.u100.DUT401.b1xminus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xminus[35] because it is equivalent to instance test_0.u100.DUT401.b1xminus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xminus[32] because it is equivalent to instance test_0.u100.DUT401.b1xminus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xminus[34] because it is equivalent to instance test_0.u100.DUT401.b1xminus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xplus[31] because it is equivalent to instance test_0.u100.DUT401.b1xplus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xplus[33] because it is equivalent to instance test_0.u100.DUT401.b1xplus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xplus[35] because it is equivalent to instance test_0.u100.DUT401.b1xplus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xplus[34] because it is equivalent to instance test_0.u100.DUT401.b1xplus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.b1xplus[32] because it is equivalent to instance test_0.u100.DUT401.b1xplus[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\dac\igloo\work\sdm.v":142:0:142:5|Removing sequential instance i[0] (in view: work.pipe_sdm_1(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sdm.v":142:0:142:5|Removing sequential instance i[1] (in view: work.pipe_sdm_1(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sdm.v":142:0:142:5|Removing sequential instance i[0] (in view: work.pipe_sdm_0(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\work\sdm.v":142:0:142:5|Removing sequential instance i[1] (in view: work.pipe_sdm_0(verilog)) because it does not drive other instances.
@N: MO231 :"e:\dac\igloo\work\sound.v":824:0:824:5|Found counter in view:work.spdif_tx(verilog) instance bit_counter[5:0] 
@W: BN132 :"e:\dac\igloo\work\sound.v":824:0:824:5|Removing instance test_0.u100.USPDIF_TX.dop_fill[2] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\sound.v":824:0:824:5|Removing instance test_0.u100.USPDIF_TX.dop_fill[6] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\sound.v":824:0:824:5|Removing instance test_0.u100.USPDIF_TX.dop_fill[7] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\sound.v":824:0:824:5|Removing instance test_0.u100.USPDIF_TX.dop_fill[5] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\sound.v":824:0:824:5|Removing instance test_0.u100.USPDIF_TX.dop_fill[4] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\sound.v":824:0:824:5|Removing instance test_0.u100.USPDIF_TX.dop_fill[3] because it is equivalent to instance test_0.u100.USPDIF_TX.dop_fill[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"e:\dac\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
@N: MO231 :"e:\dac\igloo\work\ram.v":115:0:115:5|Found counter in view:work.mem_controller(verilog) instance k[4:0] 
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"e:\dac\igloo\work\bigfifo.v":142:0:142:5|Found counter in view:work.bigfifo(verilog) instance i[7:0] 
@N: MF179 :|Found 14 by 14 bit equality operator ('==') next_read_addr (in view: work.bigfifo(verilog))
@N: MO231 :"e:\dac\igloo\work\test.v":413:0:413:5|Found counter in view:work.clock138master(verilog) instance i[14:0] 
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO129 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState is reduced to a combinational gate by constant propagation.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[1] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[30] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[17] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Boundary register masterDataInProg[3] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Boundary register masterDataInProg[2] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Boundary register masterDataInProg[1] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_0(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z3_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z5(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:11s; Memory used current: 233MB peak: 233MB)

@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 244MB peak: 244MB)

@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[7] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[15] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[14] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FF150 :"e:\dac\igloo\work\mult28x32.v":19:17:19:20|Multiplier test_0.u100.DUT200.UM2.y_2[59:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: FF150 :"e:\dac\igloo\work\mult28x32.v":19:17:19:20|Multiplier test_0.u100.DUT200.UM1.y_2[59:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: FF150 :"e:\dac\igloo\work\mult28x32.v":19:17:19:20|Multiplier test_0.u100.DUT300.UM2.y_2[59:0] implemented with multiple MACC blocks using cascade/shift feature.
@N: FF150 :"e:\dac\igloo\work\mult28x32.v":19:17:19:20|Multiplier test_0.u100.DUT300.UM1.y_2[59:0] implemented with multiple MACC blocks using cascade/shift feature.
@W: BN132 :|Removing instance G_19[2] because it is equivalent to instance G_19[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance G_19[1] because it is equivalent to instance G_19[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT400.plus[14] because it is equivalent to instance G_19[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance G_15[2] because it is equivalent to instance G_15[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance G_15[1] because it is equivalent to instance G_15[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\dac\igloo\work\pipe_pcm.v":58:0:58:5|Removing instance test_0.u100.DUT401.plus[14] because it is equivalent to instance G_15[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[11] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance G_15[0] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance G_19[0] (in view: work.u8(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:20s; CPU Time elapsed 0h:00m:18s; Memory used current: 275MB peak: 288MB)

@W: BN132 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] (in view: work.u8(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:24s; CPU Time elapsed 0h:00m:22s; Memory used current: 275MB peak: 288MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:30s; Memory used current: 275MB peak: 288MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:33s; CPU Time elapsed 0h:00m:31s; Memory used current: 275MB peak: 288MB)

@A: BN291 :"e:\dac\igloo\work\test.v":413:0:413:5|Boundary register test_0.u200.data (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO106 :"e:\dac\igloo\work\test.v":437:12:437:29|Found ROM test_0.u200.key_pmux_0[0:0] (in view: work.u8(verilog)) with 64 words by 1 bit.
@N: MO106 :"e:\dac\igloo\work\tap_rom.v":28:4:28:7|Found ROM test_0.u100.DUT200.U1.output_2x[31:0] (in view: work.u8(verilog)) with 178 words by 32 bits.
@N: MO106 :"e:\dac\igloo\work\tap_rom.v":212:4:212:7|Found ROM test_0.u100.DUT200.U1.output_4x[31:0] (in view: work.u8(verilog)) with 268 words by 32 bits.
@N: MO106 :"e:\dac\igloo\work\tap_rom.v":486:4:486:7|Found ROM test_0.u100.DUT200.U1.output_8x[31:0] (in view: work.u8(verilog)) with 1013 words by 32 bits.
@N: MO106 :"e:\dac\igloo\work\tap_rom2.v":14:4:14:7|Found ROM test_0.u100.DUT300.U1.output_tapx[31:0] (in view: work.u8(verilog)) with 115 words by 32 bits.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif2_core (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif1_core (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif0_core (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Boundary register u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance u8_sb_0.CORERESETP_0.release_sdif3_core (in view: work.u8(verilog)) because it does not drive other instances.
@A: BN291 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Boundary register u8_sb_0.CORERESETP_0.release_sdif3_core (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"e:\dac\igloo\soc\sdio25\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:40s; CPU Time elapsed 0h:00m:38s; Memory used current: 317MB peak: 330MB)


Finished technology mapping (Real Time elapsed 0h:00m:43s; CPU Time elapsed 0h:00m:41s; Memory used current: 301MB peak: 359MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:43s		    -8.20ns		16988 /     10775
   2		0h:00m:48s		    -7.28ns		15976 /     10775
   3		0h:00m:49s		    -6.87ns		15979 /     10775
   4		0h:00m:49s		    -6.87ns		15979 /     10775
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_i_m2_i_m4[4] (in view: work.u8(verilog)) with 937 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_1_i_m2_i_m4[2] (in view: work.u8(verilog)) with 51 loads 2 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":74:0:74:5|Replicating instance test_0.u100.DUT200.j[1] (in view: work.u8(verilog)) with 3590 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3[3] (in view: work.u8(verilog)) with 695 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3[1] (in view: work.u8(verilog)) with 680 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_0_m2_0_m2[2] (in view: work.u8(verilog)) with 1708 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":74:0:74:5|Replicating instance test_0.u100.DUT200.j[2] (in view: work.u8(verilog)) with 902 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\sd.v":258:12:258:17|Replicating instance test_0.u100.DUT200.j[0] (in view: work.u8(verilog)) with 1799 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":74:0:74:5|Replicating instance test_0.u100.DUT200.j[4] (in view: work.u8(verilog)) with 452 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":74:0:74:5|Replicating instance test_0.u100.DUT200.j[3] (in view: work.u8(verilog)) with 228 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:49:51|Replicating instance test_0.u100.DUT200.U1.tap_addr[0] (in view: work.u8(verilog)) with 1177 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3[5] (in view: work.u8(verilog)) with 382 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\tap_rom.v":28:4:28:7|Replicating instance test_0.u100.DUT200.U1.output_2x_31_0_.m37 (in view: work.u8(verilog)) with 43 loads 2 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_i_m2_i_m4[6] (in view: work.u8(verilog)) with 459 loads 3 times to improve timing.
Timing driven replication report
Added 15 Registers via timing driven replication
Added 28 LUTs via timing driven replication

   5		0h:01m:06s		    -6.30ns		16020 /     10790
   6		0h:01m:07s		    -6.08ns		16025 /     10790
   7		0h:01m:07s		    -5.81ns		16030 /     10790
   8		0h:01m:07s		    -5.77ns		16030 /     10790
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_i_m2_i_m4_fast[4] (in view: work.u8(verilog)) with 213 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_fast[3] (in view: work.u8(verilog)) with 160 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_fast[1] (in view: work.u8(verilog)) with 153 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_0_m2_0_m2_fast[2] (in view: work.u8(verilog)) with 410 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":74:0:74:5|Replicating instance test_0.u100.DUT200.j_fast[1] (in view: work.u8(verilog)) with 845 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\sd.v":258:12:258:17|Replicating instance test_0.u100.DUT200.j_fast[0] (in view: work.u8(verilog)) with 406 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":74:0:74:5|Replicating instance test_0.u100.DUT200.j_fast[2] (in view: work.u8(verilog)) with 171 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:49:51|Replicating instance test_0.u100.DUT200.U1.tap_addr_fast[0] (in view: work.u8(verilog)) with 276 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\tap_rom.v":28:4:28:7|Replicating instance test_0.u100.DUT200.U1.output_2x_31_0_.m4 (in view: work.u8(verilog)) with 42 loads 2 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_3_rep1 (in view: work.u8(verilog)) with 173 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_1_rep1 (in view: work.u8(verilog)) with 167 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_fast[5] (in view: work.u8(verilog)) with 75 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_i_m2_i_m4_4_rep1 (in view: work.u8(verilog)) with 231 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_i_m2_i_m4_fast[6] (in view: work.u8(verilog)) with 95 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_3_rep2 (in view: work.u8(verilog)) with 178 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3[7] (in view: work.u8(verilog)) with 230 loads 3 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 41 LUTs via timing driven replication

@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_0_m2_0_m2_fast_fast[2] (in view: work.u8(verilog)) with 92 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":74:0:74:5|Replicating instance test_0.u100.DUT200.j_fast_fast[1] (in view: work.u8(verilog)) with 166 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_i_m2_i_m4_fast_fast[4] (in view: work.u8(verilog)) with 48 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_1_i_m2_i_m4[4] (in view: work.u8(verilog)) with 42 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:49:51|Replicating instance test_0.u100.DUT200.U1.tap_addr_fast_fast[0] (in view: work.u8(verilog)) with 59 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_i_m2_i_m4_fast[4] (in view: work.u8(verilog)) with 57 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\sd.v":258:12:258:17|Replicating instance test_0.u100.DUT200.j_fast_fast[0] (in view: work.u8(verilog)) with 69 loads 2 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_0_m2_0_m2_fast_2_rep1 (in view: work.u8(verilog)) with 104 loads 3 times to improve timing.
@N: FX271 :"e:\dac\igloo\work\fir.v":42:19:45:58|Replicating instance test_0.u100.DUT200.U1.tap_addr_3_1_rep2 (in view: work.u8(verilog)) with 176 loads 3 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 23 LUTs via timing driven replication

   9		0h:01m:09s		    -5.01ns		16084 /     10804
  10		0h:01m:09s		    -4.80ns		16086 /     10804
  11		0h:01m:10s		    -4.66ns		16089 /     10804
  12		0h:01m:11s		    -4.53ns		16091 /     10804
  13		0h:01m:12s		    -4.80ns		16094 /     10804
  14		0h:01m:12s		    -4.63ns		16094 /     10804
  15		0h:01m:12s		    -4.45ns		16095 /     10804
@N: FP130 |Promoting Net test_0.u100.DUT200.reset_n on CLKINT  I_4675 
@N: FP130 |Promoting Net test_0.u100.DUT200.n_fir_0\[0\]_0_sqmuxa on CLKINT  I_4676 
@N: FP130 |Promoting Net test_0.u100.DUT300.reset_n on CLKINT  I_4677 
@N: FP130 |Promoting Net test_0.u100.DUT501.reset_n_arst on CLKINT  I_4678 
@N: FP130 |Promoting Net test_0.u100.DUT401.reset_n_arst on CLKINT  I_4679 
@N: FP130 |Promoting Net MSS_HPMS_READY_int_arst on CLKINT  I_4680 
@N: FP130 |Promoting Net test_0.u100.uctrl.un1_reset_n_1 on CLKINT  I_4681 
@N: FP130 |Promoting Net test_0.u100.reset_n_arst on CLKINT  I_4682 
@N: FP130 |Promoting Net test_0.u100.UDOP.reset_n on CLKINT  I_4683 
@N: FP130 |Promoting Net test_0.u100.USPDIF_TX.reset_n_arst on CLKINT  I_4684 
@N: FP130 |Promoting Net test_0.u100.UDSDTX.reset_n on CLKINT  I_4685 
@N: FP130 |Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_4686 
@N: FP130 |Promoting Net mclk_c on CLKINT  I_4687 
@N: FP130 |Promoting Net test_0.u200.reset_n on CLKINT  I_4688 
@N: FP130 |Promoting Net clock138_bck_c on CLKINT  I_4689 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:18s; CPU Time elapsed 0h:01m:17s; Memory used current: 334MB peak: 359MB)


Finished restoring hierarchy (Real Time elapsed 0h:01m:19s; CPU Time elapsed 0h:01m:18s; Memory used current: 337MB peak: 359MB)

@N: MT611 :|Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 394 clock pin(s) of sequential element(s)
13 gated/generated clock tree(s) driving 10444 clock pin(s) of sequential element(s)
0 instances converted, 10444 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0014       sdclk               port                   343        test_0.u100.cmd0 
@K:CKID0015       mclk                port                   33         test_0.mclk_d2   
@K:CKID0016       clock138_bck        port                   18         test_0.u200.i[14]
=========================================================================================
=========================================================================================== Gated/Generated Clocks ============================================================================================
Clock Tree ID     Driving Element                                        Drive Element Type     Fanout     Sample Instance                          Explanation                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       test_0.u100.obck                                       CFG3                   16         test_0.dsdlq[0]                          No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       test_0.mclk_d2                                         SLE                    8840       test_0.u100.clk_d2                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       test_0.u100.clk_d4                                     SLE                    1296       test_0.u100.DUT501.i3_0[22]              No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       test_0.u100.dsd_clkr                                   SLE                    70         test_0.u100.start_dsd_tx                 No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       u8_sb_0.CCC_0.CCC_INST                                 CCC                    37         u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST      No gated clock conversion method for cell cell:work.MSS_025
@K:CKID0006       test_0.u100.DSD138.UIN100.UCK0.clk16                   SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk32     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       test_0.u100.DSD138.UIN100.UCK0.clk8                    SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk16     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       test_0.u100.DSD138.UIN100.UCK0.clk4                    SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk8      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       test_0.u100.DSD138.UIN100.UCK0.clk2                    SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk4      No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       test_0.u100.clk_d2                                     SLE                    1          test_0.u100.clk_d4                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       test_0.u100.DSD138.UIN100.un1_started                  CFG2                   102        test_0.u100.UDOP.state                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       test_0.u100.DSD138.UIN100.UCK0.bcko_6_2_0_RNIKGB51     CFG3                   8          test_0.u100.DSD138.UIN100.cnt[5]         No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       test_0.u100.DSD138.UIN100.un1_bckox2                   CFG3                   70         test_0.u100.USPDIF_TX.bit_counter[5]     No gated clock conversion method for cell cell:ACG4.SLE    
===============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:01m:21s; CPU Time elapsed 0h:01m:19s; Memory used current: 249MB peak: 359MB)

Writing Analyst data base E:\DAC\igloo\soc\sdio25\synthesis\synwork\u8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:23s; Memory used current: 319MB peak: 359MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: E:\DAC\igloo\soc\sdio25\synthesis\u8.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
Writing FDC file E:\DAC\igloo\soc\sdio25\synthesis\u8_synplify.fdc

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:28s; Memory used current: 325MB peak: 359MB)


Start final timing analysis (Real Time elapsed 0h:01m:32s; CPU Time elapsed 0h:01m:30s; Memory used current: 309MB peak: 359MB)

@W: MT246 :"e:\dac\igloo\soc\sdio25\component\work\u8_sb\ccc_0\u8_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net u8_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock u8|mclk with period 10.00ns. Please declare a user-defined clock on port mclk.
@W: MT420 |Found inferred clock u8|clock138_bck with period 10.00ns. Please declare a user-defined clock on port clock138_bck.
@W: MT420 |Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on port sdclk.
@W: MT420 |Found inferred clock sdtop|dsd_clkr_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.dsd_clkr.
@W: MT420 |Found inferred clock test|mclk_d2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.mclk_d2.
@W: MT420 |Found inferred clock sdtop|clk_d2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.clk_d2.
@W: MT420 |Found inferred clock sdtop|clk_d4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.clk_d4.
@W: MT420 |Found inferred clock clock_divider|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk2.
@W: MT420 |Found inferred clock clock_divider|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk4.
@W: MT420 |Found inferred clock clock_divider|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk8.
@W: MT420 |Found inferred clock clock_divider|clk16_inferred_clock with period 10.00ns. Please declare a user-defined clock on net test_0.u100.DSD138.UIN100.UCK0.clk16.


##### START OF TIMING REPORT #####[
# Timing report written on Tue Aug 10 13:39:04 2021
#


Top view:               u8
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\DAC\igloo\soc\sdio25\designer\u8\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -3.175

                                            Requested     Estimated     Requested     Estimated                Clock        Clock               
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group               
------------------------------------------------------------------------------------------------------------------------------------------------
clock_divider|clk2_inferred_clock           100.0 MHz     238.5 MHz     10.000        4.192         5.808      inferred     Inferred_clkgroup_9 
clock_divider|clk4_inferred_clock           100.0 MHz     238.5 MHz     10.000        4.192         5.808      inferred     Inferred_clkgroup_10
clock_divider|clk8_inferred_clock           100.0 MHz     119.3 MHz     10.000        8.384         0.808      inferred     Inferred_clkgroup_11
clock_divider|clk16_inferred_clock          100.0 MHz     119.3 MHz     10.000        8.384         0.808      inferred     Inferred_clkgroup_12
sdtop|clk_d2_inferred_clock                 100.0 MHz     628.7 MHz     10.000        1.591         8.409      inferred     Inferred_clkgroup_7 
sdtop|clk_d4_inferred_clock                 100.0 MHz     164.5 MHz     10.000        6.077         3.923      inferred     Inferred_clkgroup_8 
sdtop|dsd_clkr_inferred_clock               100.0 MHz     305.7 MHz     10.000        3.272         4.202      inferred     Inferred_clkgroup_5 
test|mclk_d2_inferred_clock                 100.0 MHz     75.9 MHz      10.000        13.175        -3.175     inferred     Inferred_clkgroup_6 
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     117.1 MHz     10.000        8.539         1.462      inferred     Inferred_clkgroup_0 
u8|clock138_bck                             100.0 MHz     462.7 MHz     10.000        2.161         7.839      inferred     Inferred_clkgroup_3 
u8|mclk                                     100.0 MHz     628.7 MHz     10.000        1.591         8.409      inferred     Inferred_clkgroup_2 
u8|sdclk                                    100.0 MHz     133.8 MHz     10.000        7.472         2.528      inferred     Inferred_clkgroup_4 
================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      1.462   |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  test|mclk_d2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
u8|mclk                                  u8|mclk                                  |  10.000      8.409   |  No paths    -      |  No paths    -      |  No paths    -    
u8|mclk                                  test|mclk_d2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
u8|clock138_bck                          u8|clock138_bck                          |  10.000      7.839   |  No paths    -      |  No paths    -      |  No paths    -    
u8|sdclk                                 u8|sdclk                                 |  No paths    -       |  10.000      2.528  |  5.000       4.093  |  No paths    -    
u8|sdclk                                 test|mclk_d2_inferred_clock              |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
sdtop|dsd_clkr_inferred_clock            u8|mclk                                  |  No paths    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
sdtop|dsd_clkr_inferred_clock            sdtop|dsd_clkr_inferred_clock            |  10.000      6.729   |  10.000      9.054  |  5.000       4.203  |  No paths    -    
test|mclk_d2_inferred_clock              u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
test|mclk_d2_inferred_clock              u8|sdclk                                 |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
test|mclk_d2_inferred_clock              sdtop|dsd_clkr_inferred_clock            |  Diff grp    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
test|mclk_d2_inferred_clock              test|mclk_d2_inferred_clock              |  10.000      -3.175  |  No paths    -      |  No paths    -      |  No paths    -    
test|mclk_d2_inferred_clock              sdtop|clk_d4_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
test|mclk_d2_inferred_clock              clock_divider|clk2_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
test|mclk_d2_inferred_clock              clock_divider|clk4_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
test|mclk_d2_inferred_clock              clock_divider|clk8_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
test|mclk_d2_inferred_clock              clock_divider|clk16_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
sdtop|clk_d2_inferred_clock              sdtop|clk_d2_inferred_clock              |  10.000      8.409   |  No paths    -      |  No paths    -      |  No paths    -    
sdtop|clk_d4_inferred_clock              sdtop|dsd_clkr_inferred_clock            |  No paths    -       |  No paths    -      |  Diff grp    -      |  No paths    -    
sdtop|clk_d4_inferred_clock              sdtop|clk_d4_inferred_clock              |  10.000      3.923   |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        test|mclk_d2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk2_inferred_clock        |  10.000      5.808   |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk4_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk8_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk16_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        test|mclk_d2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk2_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk4_inferred_clock        |  10.000      5.808   |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk8_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk16_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        test|mclk_d2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk8_inferred_clock        clock_divider|clk2_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk8_inferred_clock        clock_divider|clk4_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk8_inferred_clock        clock_divider|clk8_inferred_clock        |  10.000      5.808   |  No paths    -      |  No paths    -      |  5.000       0.808
clock_divider|clk8_inferred_clock        clock_divider|clk16_inferred_clock       |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       test|mclk_d2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       clock_divider|clk2_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       clock_divider|clk4_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       clock_divider|clk8_inferred_clock        |  Diff grp    -       |  No paths    -      |  No paths    -      |  Diff grp    -    
clock_divider|clk16_inferred_clock       clock_divider|clk16_inferred_clock       |  10.000      5.808   |  No paths    -      |  No paths    -      |  5.000       0.808
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clock_divider|clk2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                    Arrival          
Instance                                   Reference                             Type     Pin     Net                  Time        Slack
                                           Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                      clock_divider|clk2_inferred_clock     SLE      Q       CO0_0                0.094       5.808
test_0.u100.UDOP.i[1]                      clock_divider|clk2_inferred_clock     SLE      Q       i[1]                 0.094       5.911
test_0.u100.UDOP.i[2]                      clock_divider|clk2_inferred_clock     SLE      Q       i[2]                 0.094       6.011
test_0.u100.USPDIF_TX.bit_counter[4]       clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[4]       0.094       6.099
test_0.u100.USPDIF_TX.bit_counter[2]       clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[2]       0.094       6.246
test_0.u100.UDOP.i[3]                      clock_divider|clk2_inferred_clock     SLE      Q       i[3]                 0.076       6.300
test_0.u100.USPDIF_TX.bit_counter[1]       clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[1]       0.094       6.317
test_0.u100.USPDIF_TX.bit_counter[5]       clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[5]       0.094       6.444
test_0.u100.USPDIF_TX.frame_counter[0]     clock_divider|clk2_inferred_clock     SLE      Q       frame_counter[0]     0.076       6.445
test_0.u100.USPDIF_TX.bit_counter[3]       clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[3]       0.094       6.493
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                       Required          
Instance                         Reference                             Type     Pin     Net                     Time         Slack
                                 Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.tmp_left[0]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[1]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[2]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[3]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[4]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[5]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[6]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[7]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[8]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[9]     clock_divider|clk2_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      3.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.808

    Number of logic level(s):                2
    Starting point:                          test_0.u100.UDOP.i[0] / Q
    Ending point:                            test_0.u100.UDOP.tmp_left[0] / EN
    The start point is clocked by            clock_divider|clk2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                    SLE      Q        Out     0.094     0.094 f     -         
CO0_0                                    Net      -        -       0.744     -           5         
test_0.u100.UDOP.n_flag6                 CFG4     D        In      -         0.838 f     -         
test_0.u100.UDOP.n_flag6                 CFG4     Y        Out     0.250     1.088 f     -         
n_flag6                                  Net      -        -       1.147     -           35        
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     A        In      -         2.235 f     -         
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     Y        Out     0.076     2.311 f     -         
n_tmp_left_0_sqmuxa                      Net      -        -       1.588     -           64        
test_0.u100.UDOP.tmp_left[0]             SLE      EN       In      -         3.899 f     -         
===================================================================================================
Total path delay (propagation time + setup) of 4.192 is 0.714(17.0%) logic and 3.479(83.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                    Arrival          
Instance                                   Reference                             Type     Pin     Net                  Time        Slack
                                           Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                      clock_divider|clk4_inferred_clock     SLE      Q       CO0_0                0.094       5.808
test_0.u100.UDOP.i[1]                      clock_divider|clk4_inferred_clock     SLE      Q       i[1]                 0.094       5.911
test_0.u100.UDOP.i[2]                      clock_divider|clk4_inferred_clock     SLE      Q       i[2]                 0.094       6.011
test_0.u100.USPDIF_TX.bit_counter[4]       clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[4]       0.094       6.099
test_0.u100.USPDIF_TX.bit_counter[2]       clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[2]       0.094       6.246
test_0.u100.UDOP.i[3]                      clock_divider|clk4_inferred_clock     SLE      Q       i[3]                 0.076       6.300
test_0.u100.USPDIF_TX.bit_counter[1]       clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[1]       0.094       6.317
test_0.u100.USPDIF_TX.bit_counter[5]       clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[5]       0.094       6.444
test_0.u100.USPDIF_TX.frame_counter[0]     clock_divider|clk4_inferred_clock     SLE      Q       frame_counter[0]     0.076       6.445
test_0.u100.USPDIF_TX.bit_counter[3]       clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[3]       0.094       6.493
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                       Required          
Instance                         Reference                             Type     Pin     Net                     Time         Slack
                                 Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.tmp_left[0]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[1]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[2]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[3]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[4]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[5]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[6]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[7]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[8]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
test_0.u100.UDOP.tmp_left[9]     clock_divider|clk4_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     9.707        5.808
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      3.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.808

    Number of logic level(s):                2
    Starting point:                          test_0.u100.UDOP.i[0] / Q
    Ending point:                            test_0.u100.UDOP.tmp_left[0] / EN
    The start point is clocked by            clock_divider|clk4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                    SLE      Q        Out     0.094     0.094 f     -         
CO0_0                                    Net      -        -       0.744     -           5         
test_0.u100.UDOP.n_flag6                 CFG4     D        In      -         0.838 f     -         
test_0.u100.UDOP.n_flag6                 CFG4     Y        Out     0.250     1.088 f     -         
n_flag6                                  Net      -        -       1.147     -           35        
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     A        In      -         2.235 f     -         
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     Y        Out     0.076     2.311 f     -         
n_tmp_left_0_sqmuxa                      Net      -        -       1.588     -           64        
test_0.u100.UDOP.tmp_left[0]             SLE      EN       In      -         3.899 f     -         
===================================================================================================
Total path delay (propagation time + setup) of 4.192 is 0.714(17.0%) logic and 3.479(83.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk8_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                    Arrival          
Instance                                   Reference                             Type     Pin     Net                  Time        Slack
                                           Clock                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                      clock_divider|clk8_inferred_clock     SLE      Q       CO0_0                0.094       0.808
test_0.u100.UDOP.i[1]                      clock_divider|clk8_inferred_clock     SLE      Q       i[1]                 0.094       0.911
test_0.u100.UDOP.i[2]                      clock_divider|clk8_inferred_clock     SLE      Q       i[2]                 0.094       1.011
test_0.u100.USPDIF_TX.bit_counter[4]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[4]       0.094       1.099
test_0.u100.USPDIF_TX.bit_counter[2]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[2]       0.094       1.246
test_0.u100.UDOP.i[3]                      clock_divider|clk8_inferred_clock     SLE      Q       i[3]                 0.076       1.300
test_0.u100.USPDIF_TX.bit_counter[1]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[1]       0.094       1.317
test_0.u100.USPDIF_TX.bit_counter[5]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[5]       0.094       1.444
test_0.u100.USPDIF_TX.frame_counter[0]     clock_divider|clk8_inferred_clock     SLE      Q       frame_counter[0]     0.076       1.445
test_0.u100.USPDIF_TX.bit_counter[3]       clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[3]       0.094       1.493
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                       Required          
Instance                         Reference                             Type     Pin     Net                     Time         Slack
                                 Clock                                                                                            
----------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.tmp_left[0]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[1]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[2]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[3]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[4]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[5]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[6]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[7]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[8]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[9]     clock_divider|clk8_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.707

    - Propagation time:                      3.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.808

    Number of logic level(s):                2
    Starting point:                          test_0.u100.UDOP.i[0] / Q
    Ending point:                            test_0.u100.UDOP.tmp_left[0] / EN
    The start point is clocked by            clock_divider|clk8_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk8_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                    SLE      Q        Out     0.094     0.094 f     -         
CO0_0                                    Net      -        -       0.744     -           5         
test_0.u100.UDOP.n_flag6                 CFG4     D        In      -         0.838 f     -         
test_0.u100.UDOP.n_flag6                 CFG4     Y        Out     0.250     1.088 f     -         
n_flag6                                  Net      -        -       1.147     -           35        
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     A        In      -         2.235 f     -         
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     Y        Out     0.076     2.311 f     -         
n_tmp_left_0_sqmuxa                      Net      -        -       1.588     -           64        
test_0.u100.UDOP.tmp_left[0]             SLE      EN       In      -         3.899 f     -         
===================================================================================================
Total path delay (propagation time + setup) of 4.192 is 0.714(17.0%) logic and 3.479(83.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk16_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                     Arrival          
Instance                                   Reference                              Type     Pin     Net                  Time        Slack
                                           Clock                                                                                         
-----------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                      clock_divider|clk16_inferred_clock     SLE      Q       CO0_0                0.094       0.808
test_0.u100.UDOP.i[1]                      clock_divider|clk16_inferred_clock     SLE      Q       i[1]                 0.094       0.911
test_0.u100.UDOP.i[2]                      clock_divider|clk16_inferred_clock     SLE      Q       i[2]                 0.094       1.011
test_0.u100.USPDIF_TX.bit_counter[4]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[4]       0.094       1.099
test_0.u100.USPDIF_TX.bit_counter[2]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[2]       0.094       1.246
test_0.u100.UDOP.i[3]                      clock_divider|clk16_inferred_clock     SLE      Q       i[3]                 0.076       1.300
test_0.u100.USPDIF_TX.bit_counter[1]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[1]       0.094       1.317
test_0.u100.USPDIF_TX.bit_counter[5]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[5]       0.094       1.444
test_0.u100.USPDIF_TX.frame_counter[0]     clock_divider|clk16_inferred_clock     SLE      Q       frame_counter[0]     0.076       1.445
test_0.u100.USPDIF_TX.bit_counter[3]       clock_divider|clk16_inferred_clock     SLE      Q       bit_counter[3]       0.094       1.493
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                        Required          
Instance                         Reference                              Type     Pin     Net                     Time         Slack
                                 Clock                                                                                             
-----------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UDOP.tmp_left[0]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[1]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[2]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[3]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[4]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[5]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[6]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[7]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[8]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
test_0.u100.UDOP.tmp_left[9]     clock_divider|clk16_inferred_clock     SLE      EN      n_tmp_left_0_sqmuxa     4.707        0.808
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.707

    - Propagation time:                      3.899
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.808

    Number of logic level(s):                2
    Starting point:                          test_0.u100.UDOP.i[0] / Q
    Ending point:                            test_0.u100.UDOP.tmp_left[0] / EN
    The start point is clocked by            clock_divider|clk16_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            clock_divider|clk16_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
test_0.u100.UDOP.i[0]                    SLE      Q        Out     0.094     0.094 f     -         
CO0_0                                    Net      -        -       0.744     -           5         
test_0.u100.UDOP.n_flag6                 CFG4     D        In      -         0.838 f     -         
test_0.u100.UDOP.n_flag6                 CFG4     Y        Out     0.250     1.088 f     -         
n_flag6                                  Net      -        -       1.147     -           35        
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     A        In      -         2.235 f     -         
test_0.u100.UDOP.n_tmp_left_0_sqmuxa     CFG2     Y        Out     0.076     2.311 f     -         
n_tmp_left_0_sqmuxa                      Net      -        -       1.588     -           64        
test_0.u100.UDOP.tmp_left[0]             SLE      EN       In      -         3.899 f     -         
===================================================================================================
Total path delay (propagation time + setup) of 4.192 is 0.714(17.0%) logic and 3.479(83.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdtop|clk_d2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                      Arrival          
Instance               Reference                       Type     Pin     Net          Time        Slack
                       Clock                                                                          
------------------------------------------------------------------------------------------------------
test_0.u100.clk_d4     sdtop|clk_d2_inferred_clock     SLE      Q       clk_d4_i     0.094       8.409
======================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                        Required          
Instance               Reference                       Type     Pin     Net            Time         Slack
                       Clock                                                                             
---------------------------------------------------------------------------------------------------------
test_0.u100.clk_d4     sdtop|clk_d2_inferred_clock     SLE      D       clk_d4_i_i     9.778        8.409
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.409

    Number of logic level(s):                1
    Starting point:                          test_0.u100.clk_d4 / Q
    Ending point:                            test_0.u100.clk_d4 / D
    The start point is clocked by            sdtop|clk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            sdtop|clk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                      Pin      Pin               Arrival     No. of    
Name                       Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------
test_0.u100.clk_d4         SLE      Q        Out     0.094     0.094 f     -         
clk_d4_i                   Net      -        -       0.971     -           2         
test_0.u100.clk_d4_RNO     CFG1     A        In      -         1.066 f     -         
test_0.u100.clk_d4_RNO     CFG1     Y        Out     0.087     1.153 r     -         
clk_d4_i_i                 Net      -        -       0.216     -           1         
test_0.u100.clk_d4         SLE      D        In      -         1.369 r     -         
=====================================================================================
Total path delay (propagation time + setup) of 1.591 is 0.403(25.3%) logic and 1.188(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdtop|clk_d4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                  Starting                                                        Arrival          
Instance                          Reference                       Type     Pin     Net            Time        Slack
                                  Clock                                                                            
-------------------------------------------------------------------------------------------------------------------
test_0.u100.DUT500.cost_1[35]     sdtop|clk_d4_inferred_clock     SLE      Q       cost_1[35]     0.094       3.923
test_0.u100.DUT501.cost_1[35]     sdtop|clk_d4_inferred_clock     SLE      Q       cost_1[35]     0.094       3.923
test_0.u100.DUT500.cost_0[35]     sdtop|clk_d4_inferred_clock     SLE      Q       cost_0[35]     0.094       4.202
test_0.u100.DUT501.cost_0[35]     sdtop|clk_d4_inferred_clock     SLE      Q       cost_0[35]     0.094       4.202
test_0.u100.DUT501.cost_0[0]      sdtop|clk_d4_inferred_clock     SLE      Q       cost_0[0]      0.076       4.240
test_0.u100.DUT500.cost_0[0]      sdtop|clk_d4_inferred_clock     SLE      Q       cost_0[0]      0.076       4.240
test_0.u100.DUT501.cost_0[1]      sdtop|clk_d4_inferred_clock     SLE      Q       cost_0[1]      0.076       4.254
test_0.u100.DUT500.cost_0[1]      sdtop|clk_d4_inferred_clock     SLE      Q       cost_0[1]      0.076       4.254
test_0.u100.DUT500.cost_1[0]      sdtop|clk_d4_inferred_clock     SLE      Q       cost_1[0]      0.076       4.264
test_0.u100.DUT501.cost_1[0]      sdtop|clk_d4_inferred_clock     SLE      Q       cost_1[0]      0.076       4.264
===================================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                        Required          
Instance                        Reference                       Type     Pin     Net            Time         Slack
                                Clock                                                                             
------------------------------------------------------------------------------------------------------------------
test_0.u100.DUT501.i6_0[41]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_0[41]     9.778        3.923
test_0.u100.DUT500.i6_0[41]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_0[41]     9.778        3.923
test_0.u100.DUT500.i6_1[41]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_1[41]     9.778        3.923
test_0.u100.DUT501.i6_1[41]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_1[41]     9.778        3.923
test_0.u100.DUT500.i6_0[40]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_0[40]     9.778        3.937
test_0.u100.DUT501.i6_0[40]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_0[40]     9.778        3.937
test_0.u100.DUT500.i6_1[40]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_1[40]     9.778        3.937
test_0.u100.DUT501.i6_1[40]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_1[40]     9.778        3.937
test_0.u100.DUT500.i6_0[39]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_0[39]     9.778        3.951
test_0.u100.DUT501.i6_0[39]     sdtop|clk_d4_inferred_clock     SLE      D       n_i6_0[39]     9.778        3.951
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      5.855
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.923

    Number of logic level(s):                45
    Starting point:                          test_0.u100.DUT500.cost_1[35] / Q
    Ending point:                            test_0.u100.DUT500.i6_0[41] / D
    The start point is clocked by            sdtop|clk_d4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            sdtop|clk_d4_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
test_0.u100.DUT500.cost_1[35]                 SLE      Q        Out     0.094     0.094 f     -         
cost_1[35]                                    Net      -        -       0.973     -           13        
test_0.u100.DUT500.Uabs2.un4_y_s_35           ARI1     B        In      -         1.067 f     -         
test_0.u100.DUT500.Uabs2.un4_y_s_35           ARI1     S        Out     0.268     1.335 f     -         
un4_y_s_35_S_0                                Net      -        -       0.216     -           1         
test_0.u100.DUT500.un1_abs_cost_1_cry_11      ARI1     D        In      -         1.551 f     -         
test_0.u100.DUT500.un1_abs_cost_1_cry_11      ARI1     FCO      Out     0.439     1.990 f     -         
un1_abs_cost_1_cry_11                         Net      -        -       2.003     -           208       
test_0.u100.DUT500.n_i6_1_7[0]                CFG3     B        In      -         3.993 f     -         
test_0.u100.DUT500.n_i6_1_7[0]                CFG3     Y        Out     0.143     4.136 f     -         
n_i6_1_7[0]                                   Net      -        -       0.432     -           2         
test_0.u100.DUT500.n_i6_1_7_RNII5321[0]       ARI1     D        In      -         4.569 f     -         
test_0.u100.DUT500.n_i6_1_7_RNII5321[0]       ARI1     FCO      Out     0.439     5.008 f     -         
n_i6_0_cry_0                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI7E642[1]       ARI1     FCI      In      -         5.008 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI7E642[1]       ARI1     FCO      Out     0.014     5.022 f     -         
n_i6_0_cry_1                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIVP963[2]       ARI1     FCI      In      -         5.022 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIVP963[2]       ARI1     FCO      Out     0.014     5.036 f     -         
n_i6_0_cry_2                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIQ8D84[3]       ARI1     FCI      In      -         5.036 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIQ8D84[3]       ARI1     FCO      Out     0.014     5.051 f     -         
n_i6_0_cry_3                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIOQGA5[4]       ARI1     FCI      In      -         5.051 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIOQGA5[4]       ARI1     FCO      Out     0.014     5.065 f     -         
n_i6_0_cry_4                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIPFKC6[5]       ARI1     FCI      In      -         5.065 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIPFKC6[5]       ARI1     FCO      Out     0.014     5.079 f     -         
n_i6_0_cry_5                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIT7OE7[6]       ARI1     FCI      In      -         5.079 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIT7OE7[6]       ARI1     FCO      Out     0.014     5.093 f     -         
n_i6_0_cry_6                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI43SG8[7]       ARI1     FCI      In      -         5.093 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI43SG8[7]       ARI1     FCO      Out     0.014     5.107 f     -         
n_i6_0_cry_7                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIE10J9[8]       ARI1     FCI      In      -         5.107 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIE10J9[8]       ARI1     FCO      Out     0.014     5.122 f     -         
n_i6_0_cry_8                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIR24LA[9]       ARI1     FCI      In      -         5.122 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIR24LA[9]       ARI1     FCO      Out     0.014     5.136 f     -         
n_i6_0_cry_9                                  Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI0KHHB[10]      ARI1     FCI      In      -         5.136 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI0KHHB[10]      ARI1     FCO      Out     0.014     5.150 f     -         
n_i6_0_cry_10                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI88VDC[11]      ARI1     FCI      In      -         5.150 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI88VDC[11]      ARI1     FCO      Out     0.014     5.164 f     -         
n_i6_0_cry_11                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIJVCAD[12]      ARI1     FCI      In      -         5.164 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIJVCAD[12]      ARI1     FCO      Out     0.014     5.178 f     -         
n_i6_0_cry_12                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI1QQ6E[13]      ARI1     FCI      In      -         5.178 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI1QQ6E[13]      ARI1     FCO      Out     0.014     5.192 f     -         
n_i6_0_cry_13                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIIN83F[14]      ARI1     FCI      In      -         5.192 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIIN83F[14]      ARI1     FCO      Out     0.014     5.207 f     -         
n_i6_0_cry_14                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI6OMVF[15]      ARI1     FCI      In      -         5.207 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI6OMVF[15]      ARI1     FCO      Out     0.014     5.221 f     -         
n_i6_0_cry_15                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNITR4SG[16]      ARI1     FCI      In      -         5.221 f     -         
test_0.u100.DUT500.n_i6_1_7_RNITR4SG[16]      ARI1     FCO      Out     0.014     5.235 f     -         
n_i6_0_cry_16                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIN2JOH[17]      ARI1     FCI      In      -         5.235 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIN2JOH[17]      ARI1     FCO      Out     0.014     5.249 f     -         
n_i6_0_cry_17                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIKC1LI[18]      ARI1     FCI      In      -         5.249 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIKC1LI[18]      ARI1     FCO      Out     0.014     5.263 f     -         
n_i6_0_cry_18                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIKPFHJ[19]      ARI1     FCI      In      -         5.263 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIKPFHJ[19]      ARI1     FCO      Out     0.014     5.278 f     -         
n_i6_0_cry_19                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNISG0EK[20]      ARI1     FCI      In      -         5.278 f     -         
test_0.u100.DUT500.n_i6_1_7_RNISG0EK[20]      ARI1     FCO      Out     0.014     5.292 f     -         
n_i6_0_cry_20                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI7BHAL[21]      ARI1     FCI      In      -         5.292 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI7BHAL[21]      ARI1     FCO      Out     0.014     5.306 f     -         
n_i6_0_cry_21                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIL827M[22]      ARI1     FCI      In      -         5.306 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIL827M[22]      ARI1     FCO      Out     0.014     5.320 f     -         
n_i6_0_cry_22                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI69J3N[23]      ARI1     FCI      In      -         5.320 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI69J3N[23]      ARI1     FCO      Out     0.014     5.335 f     -         
n_i6_0_cry_23                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIQC40O[24]      ARI1     FCI      In      -         5.335 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIQC40O[24]      ARI1     FCO      Out     0.014     5.349 f     -         
n_i6_0_cry_24                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIHJLSO[25]      ARI1     FCI      In      -         5.349 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIHJLSO[25]      ARI1     FCO      Out     0.014     5.363 f     -         
n_i6_0_cry_25                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIBT6PP[26]      ARI1     FCI      In      -         5.363 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIBT6PP[26]      ARI1     FCO      Out     0.014     5.377 f     -         
n_i6_0_cry_26                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI8AOLQ[27]      ARI1     FCI      In      -         5.377 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI8AOLQ[27]      ARI1     FCO      Out     0.014     5.391 f     -         
n_i6_0_cry_27                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI8Q9IR[28]      ARI1     FCI      In      -         5.391 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI8Q9IR[28]      ARI1     FCO      Out     0.014     5.405 f     -         
n_i6_0_cry_28                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIBDRES[29]      ARI1     FCI      In      -         5.405 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIBDRES[29]      ARI1     FCO      Out     0.014     5.420 f     -         
n_i6_0_cry_29                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIMAFBT[30]      ARI1     FCI      In      -         5.420 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIMAFBT[30]      ARI1     FCO      Out     0.014     5.434 f     -         
n_i6_0_cry_30                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI4B38U[31]      ARI1     FCI      In      -         5.434 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI4B38U[31]      ARI1     FCO      Out     0.014     5.448 f     -         
n_i6_0_cry_31                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNILEN4V[32]      ARI1     FCI      In      -         5.448 f     -         
test_0.u100.DUT500.n_i6_1_7_RNILEN4V[32]      ARI1     FCO      Out     0.014     5.462 f     -         
n_i6_0_cry_32                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI9LB101[33]     ARI1     FCI      In      -         5.462 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI9LB101[33]     ARI1     FCO      Out     0.014     5.476 f     -         
n_i6_0_cry_33                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNI0VVT01[34]     ARI1     FCI      In      -         5.476 f     -         
test_0.u100.DUT500.n_i6_1_7_RNI0VVT01[34]     ARI1     FCO      Out     0.014     5.491 f     -         
n_i6_0_cry_34                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIQBKQ11[35]     ARI1     FCI      In      -         5.491 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIQBKQ11[35]     ARI1     FCO      Out     0.014     5.505 f     -         
n_i6_0_cry_35                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNINR8N21[36]     ARI1     FCI      In      -         5.505 f     -         
test_0.u100.DUT500.n_i6_1_7_RNINR8N21[36]     ARI1     FCO      Out     0.014     5.519 f     -         
n_i6_0_cry_36                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNINETJ31[37]     ARI1     FCI      In      -         5.519 f     -         
test_0.u100.DUT500.n_i6_1_7_RNINETJ31[37]     ARI1     FCO      Out     0.014     5.533 f     -         
n_i6_0_cry_37                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIQ4IG41[38]     ARI1     FCI      In      -         5.533 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIQ4IG41[38]     ARI1     FCO      Out     0.014     5.548 f     -         
n_i6_0_cry_38                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIVS6D51[39]     ARI1     FCI      In      -         5.548 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIVS6D51[39]     ARI1     FCO      Out     0.014     5.562 f     -         
n_i6_0_cry_39                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.n_i6_1_7_RNIK6T961[40]     ARI1     FCI      In      -         5.562 f     -         
test_0.u100.DUT500.n_i6_1_7_RNIK6T961[40]     ARI1     FCO      Out     0.014     5.576 f     -         
n_i6_0_cry_40                                 Net      -        -       0.000     -           1         
test_0.u100.DUT500.i6_0_RNO[41]               ARI1     FCI      In      -         5.576 f     -         
test_0.u100.DUT500.i6_0_RNO[41]               ARI1     S        Out     0.063     5.639 r     -         
n_i6_0[41]                                    Net      -        -       0.216     -           1         
test_0.u100.DUT500.i6_0[41]                   SLE      D        In      -         5.855 r     -         
========================================================================================================
Total path delay (propagation time + setup) of 6.077 is 2.237(36.8%) logic and 3.840(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdtop|dsd_clkr_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                        Arrival          
Instance                      Reference                         Type     Pin     Net          Time        Slack
                              Clock                                                                            
---------------------------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.t1[31]     sdtop|dsd_clkr_inferred_clock     SLE      Q       olrck1       0.076       4.202
test_0.u100.UDSDTX.t2[31]     sdtop|dsd_clkr_inferred_clock     SLE      Q       odata1       0.076       4.202
test_0.u100.UDSDTX.i[0]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[0]         0.094       6.729
test_0.u100.UDSDTX.i[1]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[1]         0.094       6.846
test_0.u100.UDSDTX.i[2]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[2]         0.094       6.971
test_0.u100.UDSDTX.i[3]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[3]         0.094       7.229
test_0.u100.UDSDTX.i[4]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[4]         0.094       7.835
test_0.dsdlq[0]               sdtop|dsd_clkr_inferred_clock     SLE      Q       dsdlq[0]     0.076       9.054
test_0.dsdlq[1]               sdtop|dsd_clkr_inferred_clock     SLE      Q       dsdlq[1]     0.076       9.054
test_0.dsdlq[2]               sdtop|dsd_clkr_inferred_clock     SLE      Q       dsdlq[2]     0.076       9.054
===============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                       Required          
Instance                     Reference                         Type     Pin     Net         Time         Slack
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
test_0.dsdlq[0]              sdtop|dsd_clkr_inferred_clock     SLE      D       olrck_o     4.778        4.202
test_0.dsdrq[0]              sdtop|dsd_clkr_inferred_clock     SLE      D       odata_o     4.778        4.202
test_0.u100.UDSDTX.t1[1]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[1]     9.778        6.729
test_0.u100.UDSDTX.t1[2]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[2]     9.778        6.729
test_0.u100.UDSDTX.t1[3]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[3]     9.778        6.729
test_0.u100.UDSDTX.t1[4]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[4]     9.778        6.729
test_0.u100.UDSDTX.t1[5]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[5]     9.778        6.729
test_0.u100.UDSDTX.t1[6]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[6]     9.778        6.729
test_0.u100.UDSDTX.t1[7]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[7]     9.778        6.729
test_0.u100.UDSDTX.t1[8]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[8]     9.778        6.729
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.778

    - Propagation time:                      0.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.202

    Number of logic level(s):                1
    Starting point:                          test_0.u100.UDSDTX.t1[31] / Q
    Ending point:                            test_0.dsdlq[0] / D
    The start point is clocked by            sdtop|dsd_clkr_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            sdtop|dsd_clkr_inferred_clock [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                          Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
test_0.u100.UDSDTX.t1[31]     SLE      Q        Out     0.076     0.076 r     -         
olrck1                        Net      -        -       0.216     -           1         
test_0.u100.olrck             CFG3     A        In      -         0.292 r     -         
test_0.u100.olrck             CFG3     Y        Out     0.067     0.359 r     -         
olrck_o                       Net      -        -       0.216     -           1         
test_0.dsdlq[0]               SLE      D        In      -         0.576 r     -         
========================================================================================
Total path delay (propagation time + setup) of 0.798 is 0.365(45.8%) logic and 0.432(54.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: test|mclk_d2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                 Arrival           
Instance                                   Reference                       Type     Pin     Net                     Time        Slack 
                                           Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.bck_divider[0]           test|mclk_d2_inferred_clock     SLE      Q       divx[0]                 0.094       -3.175
test_0.u100.uctrl.bck_divider[2]           test|mclk_d2_inferred_clock     SLE      Q       divx[2]                 0.094       -3.123
test_0.u100.uctrl.bck_divider[1]           test|mclk_d2_inferred_clock     SLE      Q       divx[1]                 0.094       -2.235
test_0.u100.DUT200.j_fast[4]               test|mclk_d2_inferred_clock     SLE      Q       j_fast[4]               0.094       -1.474
test_0.u100.DUT200.j_fast_fast_fast[1]     test|mclk_d2_inferred_clock     SLE      Q       j_fast_fast_fast[1]     0.094       -1.403
test_0.u100.DUT200.j_fast_fast[2]          test|mclk_d2_inferred_clock     SLE      Q       j_fast_fast[2]          0.094       -1.329
test_0.u100.DUT200.j_fast_fast_fast[0]     test|mclk_d2_inferred_clock     SLE      Q       j_fast_fast_fast[0]     0.094       -1.296
test_0.u100.DUT200.j_fast[3]               test|mclk_d2_inferred_clock     SLE      Q       j_fast[3]               0.094       -1.292
test_0.u100.DUT200.k[2]                    test|mclk_d2_inferred_clock     SLE      Q       k[2]                    0.094       -0.887
test_0.u100.DUT200.j[6]                    test|mclk_d2_inferred_clock     SLE      Q       j[6]                    0.094       -0.662
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                  Required           
Instance                                Reference                       Type     Pin       Net                    Time         Slack 
                                        Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.DUT200.UM2.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[15]     TAP_AT_tap_pos[15]     8.062        -3.175
test_0.u100.DUT200.UM1.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[15]     TAP_AT_tap_pos[15]     8.062        -3.175
test_0.u100.DUT200.UM1.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[4]      TAP_AT_tap_pos[4]      8.062        -3.085
test_0.u100.DUT200.UM2.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[4]      TAP_AT_tap_pos[4]      8.062        -3.085
test_0.u100.DUT200.UM2.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[11]     TAP_AT_tap_pos[11]     8.062        -3.022
test_0.u100.DUT200.UM1.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[11]     TAP_AT_tap_pos[11]     8.062        -3.022
test_0.u100.DUT200.UM1.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[8]      TAP_AT_tap_pos[8]      8.062        -2.978
test_0.u100.DUT200.UM2.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[8]      TAP_AT_tap_pos[8]      8.062        -2.978
test_0.u100.DUT200.UM2.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[10]     N_36067_i              8.056        -2.959
test_0.u100.DUT200.UM1.WideMult_0_0     test|mclk_d2_inferred_clock     MACC     B[10]     N_36067_i              8.056        -2.959
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.938
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.062

    - Propagation time:                      11.238
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.175

    Number of logic level(s):                11
    Starting point:                          test_0.u100.uctrl.bck_divider[0] / Q
    Ending point:                            test_0.u100.DUT200.UM2.WideMult_0_0 / B[15]
    The start point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK[0]

Instance / Net                                               Pin       Pin               Arrival      No. of    
Name                                                Type     Name      Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.bck_divider[0]                    SLE      Q         Out     0.094     0.094 f      -         
divx[0]                                             Net      -         -       0.849     -            8         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     A         In      -         0.944 f      -         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     Y         Out     0.076     1.019 f      -         
oversampling_x[0]                                   Net      -         -       1.595     -            79        
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     B         In      -         2.614 f      -         
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     Y         Out     0.143     2.757 f      -         
N_28715                                             Net      -         -       1.209     -            42        
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     C         In      -         3.966 f      -         
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     Y         Out     0.182     4.148 f      -         
tap_addr_fast_fast[3]                               Net      -         -       1.155     -            36        
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     C         In      -         5.303 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     Y         Out     0.196     5.500 r      -         
m5                                                  Net      -         -       0.995     -            16        
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     C         In      -         6.495 r      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     Y         Out     0.196     6.691 f      -         
g0_20                                               Net      -         -       0.648     -            3         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     C         In      -         7.339 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     Y         Out     0.182     7.521 f      -         
g0_0                                                Net      -         -       0.744     -            5         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     C         In      -         8.265 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     Y         Out     0.182     8.447 f      -         
m16_0                                               Net      -         -       0.432     -            2         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     D         In      -         8.879 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     Y         Out     0.250     9.129 f      -         
m2556_2                                             Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     C         In      -         9.345 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     Y         Out     0.182     9.528 f      -         
output_8x[15]                                       Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     C         In      -         9.744 f      -         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     Y         Out     0.182     9.926 f      -         
N_68                                                Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     A         In      -         10.142 f     -         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     Y         Out     0.076     10.218 f     -         
TAP_AT_tap_pos[15]                                  Net      -         -       1.020     -            4         
test_0.u100.DUT200.UM2.WideMult_0_0                 MACC     B[15]     In      -         11.238 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 13.175 is 3.880(29.4%) logic and 9.295(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            1.938
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.062

    - Propagation time:                      11.238
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -3.175

    Number of logic level(s):                11
    Starting point:                          test_0.u100.uctrl.bck_divider[0] / Q
    Ending point:                            test_0.u100.DUT200.UM1.WideMult_0_0 / B[15]
    The start point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK[0]

Instance / Net                                               Pin       Pin               Arrival      No. of    
Name                                                Type     Name      Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.bck_divider[0]                    SLE      Q         Out     0.094     0.094 f      -         
divx[0]                                             Net      -         -       0.849     -            8         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     A         In      -         0.944 f      -         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     Y         Out     0.076     1.019 f      -         
oversampling_x[0]                                   Net      -         -       1.595     -            79        
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     B         In      -         2.614 f      -         
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     Y         Out     0.143     2.757 f      -         
N_28715                                             Net      -         -       1.209     -            42        
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     C         In      -         3.966 f      -         
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     Y         Out     0.182     4.148 f      -         
tap_addr_fast_fast[3]                               Net      -         -       1.155     -            36        
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     C         In      -         5.303 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     Y         Out     0.196     5.500 r      -         
m5                                                  Net      -         -       0.995     -            16        
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     C         In      -         6.495 r      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     Y         Out     0.196     6.691 f      -         
g0_20                                               Net      -         -       0.648     -            3         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     C         In      -         7.339 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     Y         Out     0.182     7.521 f      -         
g0_0                                                Net      -         -       0.744     -            5         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     C         In      -         8.265 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     Y         Out     0.182     8.447 f      -         
m16_0                                               Net      -         -       0.432     -            2         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     D         In      -         8.879 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     Y         Out     0.250     9.129 f      -         
m2556_2                                             Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     C         In      -         9.345 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     Y         Out     0.182     9.528 f      -         
output_8x[15]                                       Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     C         In      -         9.744 f      -         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     Y         Out     0.182     9.926 f      -         
N_68                                                Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     A         In      -         10.142 f     -         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     Y         Out     0.076     10.218 f     -         
TAP_AT_tap_pos[15]                                  Net      -         -       1.020     -            4         
test_0.u100.DUT200.UM1.WideMult_0_0                 MACC     B[15]     In      -         11.238 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 13.175 is 3.880(29.4%) logic and 9.295(70.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            1.938
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.062

    - Propagation time:                      11.185
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.123

    Number of logic level(s):                11
    Starting point:                          test_0.u100.uctrl.bck_divider[2] / Q
    Ending point:                            test_0.u100.DUT200.UM2.WideMult_0_0 / B[15]
    The start point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK[0]

Instance / Net                                               Pin       Pin               Arrival      No. of    
Name                                                Type     Name      Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.bck_divider[2]                    SLE      Q         Out     0.094     0.094 f      -         
divx[2]                                             Net      -         -       0.744     -            5         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     B         In      -         0.838 f      -         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     Y         Out     0.129     0.967 r      -         
oversampling_x[0]                                   Net      -         -       1.595     -            79        
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     B         In      -         2.562 r      -         
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     Y         Out     0.143     2.705 f      -         
N_28715                                             Net      -         -       1.209     -            42        
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     C         In      -         3.913 f      -         
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     Y         Out     0.182     4.096 f      -         
tap_addr_fast_fast[3]                               Net      -         -       1.155     -            36        
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     C         In      -         5.251 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     Y         Out     0.196     5.447 r      -         
m5                                                  Net      -         -       0.995     -            16        
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     C         In      -         6.442 r      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     Y         Out     0.196     6.638 f      -         
g0_20                                               Net      -         -       0.648     -            3         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     C         In      -         7.287 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     Y         Out     0.182     7.469 f      -         
g0_0                                                Net      -         -       0.744     -            5         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     C         In      -         8.212 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     Y         Out     0.182     8.395 f      -         
m16_0                                               Net      -         -       0.432     -            2         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     D         In      -         8.827 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     Y         Out     0.250     9.077 f      -         
m2556_2                                             Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     C         In      -         9.293 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     Y         Out     0.182     9.475 f      -         
output_8x[15]                                       Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     C         In      -         9.691 f      -         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     Y         Out     0.182     9.873 f      -         
N_68                                                Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     A         In      -         10.090 f     -         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     Y         Out     0.076     10.165 f     -         
TAP_AT_tap_pos[15]                                  Net      -         -       1.020     -            4         
test_0.u100.DUT200.UM2.WideMult_0_0                 MACC     B[15]     In      -         11.185 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 13.123 is 3.933(30.0%) logic and 9.189(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            1.938
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.062

    - Propagation time:                      11.185
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.123

    Number of logic level(s):                11
    Starting point:                          test_0.u100.uctrl.bck_divider[2] / Q
    Ending point:                            test_0.u100.DUT200.UM1.WideMult_0_0 / B[15]
    The start point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK[0]

Instance / Net                                               Pin       Pin               Arrival      No. of    
Name                                                Type     Name      Dir     Delay     Time         Fan Out(s)
----------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.bck_divider[2]                    SLE      Q         Out     0.094     0.094 f      -         
divx[2]                                             Net      -         -       0.744     -            5         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     B         In      -         0.838 f      -         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     Y         Out     0.129     0.967 r      -         
oversampling_x[0]                                   Net      -         -       1.595     -            79        
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     B         In      -         2.562 r      -         
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     Y         Out     0.143     2.705 f      -         
N_28715                                             Net      -         -       1.209     -            42        
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     C         In      -         3.913 f      -         
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     Y         Out     0.182     4.096 f      -         
tap_addr_fast_fast[3]                               Net      -         -       1.155     -            36        
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     C         In      -         5.251 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m5            CFG3     Y         Out     0.196     5.447 r      -         
m5                                                  Net      -         -       0.995     -            16        
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     C         In      -         6.442 r      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_20         CFG4     Y         Out     0.196     6.638 f      -         
g0_20                                               Net      -         -       0.648     -            3         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     C         In      -         7.287 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.g0_0          CFG3     Y         Out     0.182     7.469 f      -         
g0_0                                                Net      -         -       0.744     -            5         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     C         In      -         8.212 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m16           CFG3     Y         Out     0.182     8.395 f      -         
m16_0                                               Net      -         -       0.432     -            2         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     D         In      -         8.827 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2       CFG4     Y         Out     0.250     9.077 f      -         
m2556_2                                             Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     C         In      -         9.293 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m2556_2_1     CFG3     Y         Out     0.182     9.475 f      -         
output_8x[15]                                       Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     C         In      -         9.691 f      -         
test_0.u100.DUT200.U1.output_tap_2[15]              CFG4     Y         Out     0.182     9.873 f      -         
N_68                                                Net      -         -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     A         In      -         10.090 f     -         
test_0.u100.DUT200.U1.output_tap[15]                CFG3     Y         Out     0.076     10.165 f     -         
TAP_AT_tap_pos[15]                                  Net      -         -       1.020     -            4         
test_0.u100.DUT200.UM1.WideMult_0_0                 MACC     B[15]     In      -         11.185 f     -         
================================================================================================================
Total path delay (propagation time + setup) of 13.123 is 3.933(30.0%) logic and 9.189(70.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            1.938
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.062

    - Propagation time:                      11.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.085

    Number of logic level(s):                13
    Starting point:                          test_0.u100.uctrl.bck_divider[0] / Q
    Ending point:                            test_0.u100.DUT200.UM2.WideMult_0_0 / B[4]
    The start point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            test|mclk_d2_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK[0]

Instance / Net                                               Pin      Pin               Arrival      No. of    
Name                                                Type     Name     Dir     Delay     Time         Fan Out(s)
---------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.bck_divider[0]                    SLE      Q        Out     0.094     0.094 f      -         
divx[0]                                             Net      -        -       0.849     -            8         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     A        In      -         0.944 f      -         
test_0.u100.un20_oversampling_y_0_a3[0]             CFG2     Y        Out     0.076     1.019 f      -         
oversampling_x[0]                                   Net      -        -       1.595     -            79        
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     B        In      -         2.614 f      -         
test_0.u100.DUT200.U1.tap_addr_1[1]                 CFG3     Y        Out     0.143     2.757 f      -         
N_28715                                             Net      -        -       1.209     -            42        
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     C        In      -         3.966 f      -         
test_0.u100.DUT200.U1.tap_addr_3_fast_fast[3]       CFG3     Y        Out     0.182     4.148 f      -         
tap_addr_fast_fast[3]                               Net      -        -       1.155     -            36        
test_0.u100.DUT200.U1.output_8x_31_0_.m971          CFG3     C        In      -         5.303 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m971          CFG3     Y        Out     0.196     5.500 f      -         
m971                                                Net      -        -       1.017     -            19        
test_0.u100.DUT200.U1.output_8x_31_0_.m1872_1       CFG4     D        In      -         6.517 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m1872_1       CFG4     Y        Out     0.250     6.767 f      -         
m1872_1                                             Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m1872_2       CFG4     D        In      -         6.984 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m1872_2       CFG4     Y        Out     0.284     7.267 r      -         
m1872_2                                             Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m1884_2_1     CFG4     B        In      -         7.483 r      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m1884_2_1     CFG4     Y        Out     0.143     7.627 r      -         
m1884_2_1                                           Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m1884_2       CFG4     C        In      -         7.843 r      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m1884_2       CFG4     Y        Out     0.196     8.039 r      -         
m1884_2                                             Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m1996_1       CFG4     D        In      -         8.255 r      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m1996_1       CFG4     Y        Out     0.284     8.539 f      -         
m1996_1                                             Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m1996_2       CFG4     D        In      -         8.755 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m1996_2       CFG4     Y        Out     0.284     9.039 f      -         
m1996_2                                             Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_8x_31_0_.m1996_2_1     CFG3     C        In      -         9.255 f      -         
test_0.u100.DUT200.U1.output_8x_31_0_.m1996_2_1     CFG3     Y        Out     0.182     9.437 f      -         
output_8x[4]                                        Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap_2[4]               CFG4     C        In      -         9.653 f      -         
test_0.u100.DUT200.U1.output_tap_2[4]               CFG4     Y        Out     0.182     9.835 f      -         
N_57                                                Net      -        -       0.216     -            1         
test_0.u100.DUT200.U1.output_tap[4]                 CFG3     A        In      -         10.051 f     -         
test_0.u100.DUT200.U1.output_tap[4]                 CFG3     Y        Out     0.076     10.127 f     -         
TAP_AT_tap_pos[4]                                   Net      -        -       1.020     -            4         
test_0.u100.DUT200.UM2.WideMult_0_0                 MACC     B[4]     In      -         11.147 f     -         
===============================================================================================================
Total path delay (propagation time + setup) of 13.085 is 4.510(34.5%) logic and 8.575(65.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                          Starting                                                                                                        Arrival          
Instance                                                                                  Reference                                   Type        Pin                Net                                  Time        Slack
                                                                                          Clock                                                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                           u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  masterRegAddrSel                     0.094       1.462
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHTRANS                            0.094       1.759
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[1]              0.094       2.100
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[13]     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[13]             0.094       2.334
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[2]              0.094       2.446
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[0]              0.094       2.873
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     4.166       2.883
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[3]      u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[3]              0.094       2.975
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[16]                         0.094       4.400
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[29]                               u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[29]                         0.094       4.599
===========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                                                           Required          
Instance                                Reference                                   Type        Pin                Net                                     Time         Slack
                                        Clock                                                                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_TRANS1       CoreAHBLite_0_AHBmslave16_HTRANS[1]     5.949        1.462
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_WRITE        CoreAHBLite_0_AHBmslave16_HWRITE        6.142        1.480
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[29]     CoreAHBLite_0_AHBmslave16_HADDR[29]     6.422        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[10]     CoreAHBLite_0_AHBmslave16_HADDR[10]     6.597        1.935
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[14]     CoreAHBLite_0_AHBmslave16_HADDR[14]     6.607        1.945
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[30]     CoreAHBLite_0_AHBmslave16_HADDR[30]     6.439        1.952
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[8]      CoreAHBLite_0_AHBmslave16_HADDR[8]      6.631        1.969
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[9]      CoreAHBLite_0_AHBmslave16_HADDR[9]      6.648        1.986
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[7]      CoreAHBLite_0_AHBmslave16_HADDR[7]      6.706        2.044
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_025     F_FM0_ADDR[15]     CoreAHBLite_0_AHBmslave16_HADDR[15]     6.730        2.068
=============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            4.051
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.949

    - Propagation time:                      4.487
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.462

    Number of logic level(s):                3
    Starting point:                          u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_TRANS1
    The start point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                                     Pin              Pin               Arrival     No. of    
Name                                                                                   Type        Name             Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                        SLE         Q                Out     0.094     0.094 f     -         
masterRegAddrSel                                                                       Net         -                -       1.040     -           22        
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        A                In      -         1.135 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        Y                Out     0.087     1.222 f     -         
m0s16AddrSel                                                                           Net         -                -       0.920     -           11        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_i     CFG4        D                In      -         2.142 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_i     CFG4        Y                Out     0.250     2.392 f     -         
HREADYOUT_m_1                                                                          Net         -                -       1.048     -           24        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                CFG2        A                In      -         3.440 f     -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HTRANS_1                                CFG2        Y                Out     0.076     3.516 f     -         
CoreAHBLite_0_AHBmslave16_HTRANS[1]                                                    Net         -                -       0.971     -           1         
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                    MSS_025     F_FM0_TRANS1     In      -         4.487 f     -         
============================================================================================================================================================
Total path delay (propagation time + setup) of 8.538 is 4.558(53.4%) logic and 3.980(46.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8|clock138_bck
====================================



Starting Points with Worst Slack
********************************

                      Starting                                       Arrival          
Instance              Reference           Type     Pin     Net       Time        Slack
                      Clock                                                           
--------------------------------------------------------------------------------------
test_0.u200.i[11]     u8|clock138_bck     SLE      Q       i[11]     0.076       7.839
test_0.u200.i[10]     u8|clock138_bck     SLE      Q       i[10]     0.094       7.881
test_0.u200.i[13]     u8|clock138_bck     SLE      Q       i[13]     0.076       8.023
test_0.u200.i[14]     u8|clock138_bck     SLE      Q       i[14]     0.076       8.095
test_0.u200.i[8]      u8|clock138_bck     SLE      Q       i[8]      0.076       8.126
test_0.u200.i[7]      u8|clock138_bck     SLE      Q       i[7]      0.094       8.177
test_0.u200.i[9]      u8|clock138_bck     SLE      Q       i[9]      0.094       8.284
test_0.u200.work      u8|clock138_bck     SLE      Q       work      0.094       8.341
test_0.u200.i[0]      u8|clock138_bck     SLE      Q       i[0]      0.094       8.613
test_0.u200.i[12]     u8|clock138_bck     SLE      Q       i[12]     0.094       8.768
======================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                        Required          
Instance                        Reference           Type     Pin     Net        Time         Slack
                                Clock                                                             
--------------------------------------------------------------------------------------------------
test_0.u200.key_pmux_0_dreg     u8|clock138_bck     SLE      D       i4_mux     9.778        7.839
test_0.u200.i[0]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[1]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[2]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[3]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[4]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[5]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[6]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[7]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
test_0.u200.i[8]                u8|clock138_bck     SLE      EN      ie         9.707        8.023
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.839

    Number of logic level(s):                3
    Starting point:                          test_0.u200.i[11] / Q
    Ending point:                            test_0.u200.key_pmux_0_dreg / D
    The start point is clocked by            u8|clock138_bck [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            u8|clock138_bck [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
test_0.u200.i[11]                      SLE      Q        Out     0.076     0.076 r     -         
i[11]                                  Net      -        -       0.648     -           3         
test_0.u200.key_pmux_0_0_0_.m6_1_3     CFG3     C        In      -         0.724 r     -         
test_0.u200.key_pmux_0_0_0_.m6_1_3     CFG3     Y        Out     0.196     0.920 f     -         
m6_1_3                                 Net      -        -       0.216     -           1         
test_0.u200.key_pmux_0_0_0_.m6         CFG4     C        In      -         1.137 f     -         
test_0.u200.key_pmux_0_0_0_.m6         CFG4     Y        Out     0.194     1.331 r     -         
i5_mux                                 Net      -        -       0.216     -           1         
test_0.u200.key_pmux_0_0_0_.m10        CFG3     C        In      -         1.547 r     -         
test_0.u200.key_pmux_0_0_0_.m10        CFG3     Y        Out     0.177     1.723 r     -         
i4_mux                                 Net      -        -       0.216     -           1         
test_0.u200.key_pmux_0_dreg            SLE      D        In      -         1.939 r     -         
=================================================================================================
Total path delay (propagation time + setup) of 2.161 is 0.865(40.0%) logic and 1.296(60.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8|mclk
====================================



Starting Points with Worst Slack
********************************

                   Starting                                     Arrival          
Instance           Reference     Type     Pin     Net           Time        Slack
                   Clock                                                         
---------------------------------------------------------------------------------
test_0.mclk_d2     u8|mclk       SLE      Q       mclk_d2_i     0.094       8.409
=================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                       Required          
Instance           Reference     Type     Pin     Net             Time         Slack
                   Clock                                                            
------------------------------------------------------------------------------------
test_0.mclk_d2     u8|mclk       SLE      D       mclk_d2_i_i     9.778        8.409
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      1.369
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.409

    Number of logic level(s):                1
    Starting point:                          test_0.mclk_d2 / Q
    Ending point:                            test_0.mclk_d2 / D
    The start point is clocked by            u8|mclk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            u8|mclk [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                   Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
test_0.mclk_d2         SLE      Q        Out     0.094     0.094 f     -         
mclk_d2_i              Net      -        -       0.971     -           3         
test_0.mclk_d2_RNO     CFG1     A        In      -         1.066 f     -         
test_0.mclk_d2_RNO     CFG1     Y        Out     0.087     1.153 r     -         
mclk_d2_i_i            Net      -        -       0.216     -           1         
test_0.mclk_d2         SLE      D        In      -         1.369 r     -         
=================================================================================
Total path delay (propagation time + setup) of 1.591 is 0.403(25.3%) logic and 1.188(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8|sdclk
====================================



Starting Points with Worst Slack
********************************

                           Starting                                   Arrival          
Instance                   Reference     Type     Pin     Net         Time        Slack
                           Clock                                                       
---------------------------------------------------------------------------------------
test_0.u100.i[5]           u8|sdclk      SLE      Q       i[5]        0.076       2.528
test_0.u100.i[4]           u8|sdclk      SLE      Q       i[4]        0.076       2.561
test_0.u100.UD100.i[3]     u8|sdclk      SLE      Q       i[3]        0.076       3.013
test_0.u100.arg[13]        u8|sdclk      SLE      Q       arg[13]     0.076       3.031
test_0.u100.UD100.i[4]     u8|sdclk      SLE      Q       i[4]        0.094       3.061
test_0.u100.arg[10]        u8|sdclk      SLE      Q       arg[10]     0.094       3.119
test_0.u100.i[2]           u8|sdclk      SLE      Q       ANB2        0.076       3.123
test_0.u100.arg[9]         u8|sdclk      SLE      Q       arg[9]      0.094       3.152
test_0.u100.arg[15]        u8|sdclk      SLE      Q       arg[15]     0.076       3.198
test_0.u100.arg[14]        u8|sdclk      SLE      Q       arg[14]     0.076       3.277
=======================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                   Required          
Instance                     Reference     Type     Pin     Net                         Time         Slack
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
test_0.u100.response[10]     u8|sdclk      SLE      D       n_response_1[10]            9.778        2.528
test_0.u100.response[9]      u8|sdclk      SLE      D       n_response_1[9]             9.778        2.587
test_0.u100.response[11]     u8|sdclk      SLE      D       n_response_1[11]            9.778        2.621
test_0.u100.response[33]     u8|sdclk      SLE      D       n_response_1[33]            9.778        2.702
test_0.u100.response[32]     u8|sdclk      SLE      D       n_response_1[32]            9.778        2.761
test_0.u100.UD100.i[2]       u8|sdclk      SLE      D       i_lm[2]                     9.778        3.013
test_0.u100.response[12]     u8|sdclk      SLE      D       n_response_1_0_iv_i[12]     9.778        3.025
test_0.u100.response[1]      u8|sdclk      SLE      D       n_response_1[1]             9.778        3.031
test_0.u100.i[1]             u8|sdclk      SLE      D       i_lm[1]                     9.778        3.038
test_0.u100.i[3]             u8|sdclk      SLE      D       i_lm[3]                     9.778        3.038
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.222
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.778

    - Propagation time:                      7.250
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.528

    Number of logic level(s):                7
    Starting point:                          test_0.u100.i[5] / Q
    Ending point:                            test_0.u100.response[10] / D
    The start point is clocked by            u8|sdclk [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK
    The end   point is clocked by            u8|sdclk [falling] (rise=0.000 fall=5.000 period=10.000) on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
test_0.u100.i[5]                               SLE      Q        Out     0.076     0.076 r     -         
i[5]                                           Net      -        -       0.920     -           10        
test_0.u100.un1_i_1lto5_i_a2_0_o2              CFG2     A        In      -         0.996 r     -         
test_0.u100.un1_i_1lto5_i_a2_0_o2              CFG2     Y        Out     0.087     1.083 f     -         
N_1812                                         Net      -        -       0.708     -           4         
test_0.u100.un1_i_1lto5_i_a2_0_o2_RNIMNL21     CFG4     B        In      -         1.792 f     -         
test_0.u100.un1_i_1lto5_i_a2_0_o2_RNIMNL21     CFG4     Y        Out     0.143     1.934 f     -         
N_74                                           Net      -        -       0.432     -           2         
test_0.u100.i_RNI7TRN1[6]                      CFG3     C        In      -         2.366 f     -         
test_0.u100.i_RNI7TRN1[6]                      CFG3     Y        Out     0.182     2.549 f     -         
n_cmd_out70                                    Net      -        -       1.010     -           18        
test_0.u100.n_bit_0_sqmuxa                     CFG2     A        In      -         3.558 f     -         
test_0.u100.n_bit_0_sqmuxa                     CFG2     Y        Out     0.076     3.634 f     -         
n_bit_0_sqmuxa                                 Net      -        -       1.245     -           47        
test_0.u100.un1_n_bit_0_sqmuxa                 CFG4     B        In      -         4.880 f     -         
test_0.u100.un1_n_bit_0_sqmuxa                 CFG4     Y        Out     0.143     5.022 f     -         
un1_n_bit_0_sqmuxa                             Net      -        -       1.040     -           22        
test_0.u100.n_response_2_sqmuxa_3_RNIBN5F      CFG2     A        In      -         6.063 f     -         
test_0.u100.n_response_2_sqmuxa_3_RNIBN5F      CFG2     Y        Out     0.087     6.150 r     -         
n_response_cnst_1_m[9]                         Net      -        -       0.648     -           3         
test_0.u100.n_response_1_1_iv[10]              CFG4     D        In      -         6.798 r     -         
test_0.u100.n_response_1_1_iv[10]              CFG4     Y        Out     0.236     7.034 r     -         
n_response_1[10]                               Net      -        -       0.216     -           1         
test_0.u100.response[10]                       SLE      D        In      -         7.250 r     -         
=========================================================================================================
Total path delay (propagation time + setup) of 7.472 is 1.252(16.8%) logic and 6.220(83.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:01m:32s; Memory used current: 310MB peak: 359MB)


Finished timing report (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:01m:32s; Memory used current: 310MB peak: 359MB)

---------------------------------------
Resource Usage Report for u8 

Mapping to part: m2gl025vf400-1
Cell usage:
CCC             1 use
CLKINT          22 uses
CLKINT_PRESERVE  4 uses
MSS_025         1 use
SYSRESET        1 use
CFG1           56 uses
CFG2           417 uses
CFG3           2807 uses
CFG4           6846 uses

Carry cells:
ARI1            3715 uses - used for arithmetic functions
ARI1            1566 uses - used for Wide-Mux implementation
Total ARI1      5281 uses


Sequential Cells: 
SLE            10805 uses

DSP Blocks:   16 of 34 (47%)
 MACC:        12 MultAdds
 MACC:         4 Mults

I/O ports: 58
I/O primitives: 57
BIBUF          8 uses
INBUF          4 uses
OUTBUF         37 uses
TRIBUFF        8 uses


Global Clock Buffers: 22

Total LUTs:    15407

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 576; LUTs = 576;

Total number of SLEs after P&R:  10805 + 0 + 0 + 576 = 11381;
Total number of LUTs after P&R:  15407 + 0 + 0 + 576 = 15983;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:34s; CPU Time elapsed 0h:01m:32s; Memory used current: 121MB peak: 359MB)

Process took 0h:01m:34s realtime, 0h:01m:33s cputime
# Tue Aug 10 13:39:06 2021

###########################################################]
