// Seed: 3616784986
module module_0;
  logic id_1, id_2;
  assign id_2 = id_2;
  always
    if (1 - 1)
      if (1) begin : LABEL_0
        deassign id_2;
      end else id_2 <= &id_2;
  wire id_3;
  ;
  wire id_4, id_5, id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd2,
    parameter id_8 = 32'd86
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11[-1 : id_8],
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output tri id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output logic [7:0] id_11;
  output wire id_10;
  input wire id_9;
  output wire _id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_17;
  assign id_16 = -1;
  initial id_17 <= id_9;
  module_0 modCall_1 ();
  assign id_6 = id_14;
  logic id_18;
  wire [1 : id_4] id_19, id_20;
  wire id_21, id_22, id_23, id_24, id_25;
endmodule
