/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "dut.sv:1.1-16.10" *)
module logic_ops(in, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10);
  (* src = "dut.sv:4.17-4.19" *)
  output B1;
  wire B1;
  (* src = "dut.sv:4.46-4.49" *)
  output B10;
  wire B10;
  (* src = "dut.sv:4.20-4.22" *)
  output B2;
  wire B2;
  (* src = "dut.sv:4.23-4.25" *)
  output B3;
  wire B3;
  (* src = "dut.sv:4.26-4.28" *)
  output B4;
  wire B4;
  (* src = "dut.sv:4.29-4.31" *)
  output B5;
  wire B5;
  (* src = "dut.sv:4.32-4.34" *)
  output B6;
  wire B6;
  (* src = "dut.sv:4.35-4.37" *)
  output B7;
  wire B7;
  (* src = "dut.sv:4.38-4.40" *)
  output B8;
  wire B8;
  (* src = "dut.sv:4.42-4.44" *)
  output B9;
  wire B9;
  (* src = "dut.sv:3.17-3.19" *)
  input [0:7] in;
  wire [0:7] in;
  \$_NOT_  _0_ (
    .A(in[0]),
    .Y(B7)
  );
  assign B1 = 1'hx;
  assign B10 = 1'hx;
  assign B2 = 1'hx;
  assign B3 = 1'hx;
  assign B4 = 1'hx;
  assign B5 = 1'hx;
  assign B6 = 1'hx;
  assign B8 = in[0];
  assign B9 = 1'hx;
endmodule
