0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sim_1/new/adder_test.v,1619214101,systemVerilog,,,,adder_test,,uvm,,,,,,
C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sources_1/new/one_bitadder.sv,1619211726,systemVerilog,,C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sim_1/new/adder_test.v,,one_bitadder,,uvm,,,,,,
C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sources_1/new/two_bitadder.sv,1619211725,systemVerilog,,C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sim_1/new/adder_test.v,,two_bitadder,,uvm,,,,,,
