// Seed: 2634044117
module module_0 #(
    parameter id_3 = 32'd55,
    parameter id_5 = 32'd4
) (
    id_1,
    id_2
);
  output tri0 id_2;
  input wire id_1;
  logic [7:0][-1 'b0 : 1 'd0] _id_3, id_4, _id_5;
  assign id_4[id_3 : id_3][id_5] = id_4;
  assign id_2 = 1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd32,
    parameter id_1 = 32'd82
) (
    output wor  _id_0,
    input  tri1 _id_1
);
  logic [-1 : id_0] id_3[1 : id_1] = id_1;
  logic id_4 = 1;
  assign id_4 = -1;
  localparam id_5 = 1;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.id_5 = 0;
  wire id_6;
endmodule
