{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 58,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "#changed name\n",
    "#changed initial checks\n",
    "#removed sign extension when not needed"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "#uses DotProduct_Systolic - v1.0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import sys\n",
    "import math\n",
    "import io"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Enter N: 14\n"
     ]
    }
   ],
   "source": [
    "#N>=2\n",
    "N = input('Enter N: ')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Enter IN_WIDTH Default Value (empty for 10): \n"
     ]
    }
   ],
   "source": [
    "#IN_WIDTH>=1\n",
    "IN_WIDTH = input('Enter IN_WIDTH Default Value (empty for 10): ')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Enter INPUT_REG_DEPTH Default Value (empty for 1): \n"
     ]
    }
   ],
   "source": [
    "#INPUT_REG_DEPTH>=0\n",
    "INPUT_REG_DEPTH = input('Enter INPUT_REG_DEPTH Default Value (empty for 1): ')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Enter MULT_PIPE_DEPTH Default Value (empty for 1): \n"
     ]
    }
   ],
   "source": [
    "#MULT_PIPE_DEPTH>=0\n",
    "MULT_PIPE_DEPTH = input('Enter MULT_PIPE_DEPTH Default Value (empty for 1): ')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Enter maximum size allowed for base adders (empty for 2): 4\n"
     ]
    }
   ],
   "source": [
    "#AdderSize>=2\n",
    "AdderSize = input('Enter maximum size allowed for base adders (empty for 2): ')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 66,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "#N=2\n",
    "N = int(N)\n",
    "if(N<2):\n",
    "    N=2\n",
    "\n",
    "if not IN_WIDTH:\n",
    "    IN_WIDTH=10\n",
    "else:\n",
    "    IN_WIDTH = int(IN_WIDTH)\n",
    "    if(IN_WIDTH<1):\n",
    "        IN_WIDTH=1\n",
    "if not INPUT_REG_DEPTH:\n",
    "    INPUT_REG_DEPTH=1\n",
    "else:\n",
    "    INPUT_REG_DEPTH = int(INPUT_REG_DEPTH)\n",
    "    if(INPUT_REG_DEPTH<0):\n",
    "        INPUT_REG_DEPTH=0\n",
    "if not MULT_PIPE_DEPTH:\n",
    "    MULT_PIPE_DEPTH=1\n",
    "else:\n",
    "    MULT_PIPE_DEPTH = int(MULT_PIPE_DEPTH)\n",
    "    if(MULT_PIPE_DEPTH<0):\n",
    "        MULT_PIPE_DEPTH=0\n",
    "        \n",
    "if not AdderSize:\n",
    "    AdderSize=2\n",
    "else:\n",
    "    AdderSize = int(AdderSize)\n",
    "    if AdderSize<2:\n",
    "        AdderSize=2\n",
    "    if AdderSize>N:\n",
    "        AdderSize=N"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "__Print_To_File = 0\n",
    "\n",
    "if __Print_To_File<=0:\n",
    "    of=sys.stdout\n",
    "else:\n",
    "    of=open(\"./DotProduct_{}_noHR_C1_A{}.v\".format(N, AdderSize), 'w+')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "`timescale 1ns / 1ps\n",
      "\n",
      "module DotProduct_14_noHR_C1_A4\n",
      "#(\n",
      "parameter IN_WIDTH = 10,\n",
      "parameter INPUT_REG_DEPTH = 1,\n",
      "parameter MULT_PIPE_DEPTH = 1\n",
      ")(\n",
      "input clk, reset, enable,\n",
      "input inReady,\n",
      "input signed [IN_WIDTH-1:0] A0, A1, A2, A3, A4, A5, A6, A7, A8, A9, A10, A11, A12, A13, \n",
      "input signed [IN_WIDTH-1:0] B0, B1, B2, B3, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, \n",
      "output outReady,\n",
      "output signed [(2*IN_WIDTH)+3:0] DP,\n",
      "output earlyOutReady\n",
      ");\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(\"`timescale 1ns / 1ps\\n\", file=of)\n",
    "print(\"module DotProduct_{}_noHR_C1_A{}\".format(N, AdderSize), file=of)\n",
    "print(\"#(\", file=of)\n",
    "print(\"parameter IN_WIDTH = {},\".format(IN_WIDTH), file=of)\n",
    "print(\"parameter INPUT_REG_DEPTH = {},\".format(INPUT_REG_DEPTH), file=of)\n",
    "print(\"parameter MULT_PIPE_DEPTH = {}\".format(MULT_PIPE_DEPTH), file=of)\n",
    "print(\")(\", file=of)\n",
    "print(\"input clk, reset, enable,\", file=of)\n",
    "print(\"input inReady,\", file=of)\n",
    "print(\"input signed [IN_WIDTH-1:0] \", end='', file=of)\n",
    "for i in range(N):\n",
    "    print(\"A{}, \".format(i), end='', file=of)\n",
    "print(file=of)\n",
    "print(\"input signed [IN_WIDTH-1:0] \", end='', file=of)\n",
    "for i in range(N):\n",
    "    print(\"B{}, \".format(i), end='', file=of)\n",
    "print(file=of)\n",
    "print(\"output outReady,\", file=of)\n",
    "lgn=math.ceil(math.log2(N))\n",
    "al=-1+lgn\n",
    "if al==0:\n",
    "    print(\"output signed [(2*IN_WIDTH):0] DP,\", file=of)\n",
    "elif al<0:\n",
    "    print(\"output signed [(2*IN_WIDTH){}:0] DP,\".format(al), file=of)\n",
    "else:\n",
    "    print(\"output signed [(2*IN_WIDTH)+{}:0] DP,\".format(al), file=of)\n",
    "print(\"output earlyOutReady\", file=of)\n",
    "print(\");\\n\", file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "wire signed [(2*IN_WIDTH)-1:0] DPpart0, DPpart1, DPpart2, DPpart3, DPpart4, DPpart5, DPpart6, DPpart7, DPpart8, DPpart9, DPpart10, DPpart11, DPpart12, DPpart13;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(\"wire signed [(2*IN_WIDTH)-1:0] \", end='', file=of)\n",
    "for i in range (N):    \n",
    "    print(\"DPpart{}\".format(i), end='', file=of)\n",
    "    if i==N-1:\n",
    "        print(\";\\n\", file=of)              \n",
    "    else:\n",
    "        print(\", \", end='', file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 70,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "AIBuf=io.StringIO()\n",
    "\n",
    "level=0\n",
    "\n",
    "nextElememtNo=N #remained\n",
    "sizeList=[]\n",
    "for i in range(N):\n",
    "    sizeList.append(1)\n",
    "\n",
    "RootList=[]\n",
    "for i in range(N):\n",
    "    RootList.append(i)\n",
    "AdditionalRegList=[]\n",
    "for i in range(N):\n",
    "    AdditionalRegList.append(0)\n",
    "    \n",
    "i=0\n",
    "new = N\n",
    "\n",
    "while 1:\n",
    "    #print(\"StartNextElememtNo = {}\".format(nextElememtNo))\n",
    "    if nextElememtNo==1:\n",
    "        break\n",
    "    if nextElememtNo<=AdderSize:\n",
    "        lastLevel=True\n",
    "    else:\n",
    "        lastLevel=False        \n",
    "    currentElememtNo = nextElememtNo\n",
    "    nextElememtNo=0\n",
    "    ORimp=False\n",
    "    RegEnableImp=False\n",
    "    while currentElememtNo>0:\n",
    "        if currentElememtNo >= AdderSize:\n",
    "            CurrentAdderSize = AdderSize\n",
    "            currentElememtNo -= AdderSize\n",
    "        else:\n",
    "            if not lastLevel:\n",
    "                CurrentAdderSize = 1\n",
    "                currentElememtNo -= 1\n",
    "            else:\n",
    "                CurrentAdderSize = currentElememtNo\n",
    "                currentElememtNo = 0\n",
    "        nextElememtNo=nextElememtNo+1\n",
    "        #print(\"nextElememtNo = {}\".format(nextElememtNo))\n",
    "        outSize=0\n",
    "        for k in range (i, i+CurrentAdderSize):\n",
    "            outSize+=sizeList[k]\n",
    "        sizeList.append(outSize)\n",
    "        if CurrentAdderSize==1: #just reg\n",
    "            root=RootList[i]\n",
    "            if root != -1:\n",
    "                RootList.append(i)\n",
    "                #print(root)\n",
    "                while root>=N:\n",
    "                    root=RootList[root]\n",
    "                    #print(root)\n",
    "                AdditionalRegList[root]+=1\n",
    "            else:\n",
    "                RootList.append(-1)\n",
    "            i+=1\n",
    "            RegEnableImp=True\n",
    "        else: #Generate a AdderSize Adder (maybe less size for last stage)\n",
    "            RootList.append(-1)\n",
    "            if not lastLevel:\n",
    "                if outSize==2: #outSize>=2\n",
    "                    AIBuf.write(\"wire signed [2*IN_WIDTH:0] M{};\\n\".format(new))\n",
    "                else:\n",
    "                    AIBuf.write(\"wire signed [2*IN_WIDTH+{}:0] M{};\\n\".format(math.ceil(math.log(outSize,2))-1, new))\n",
    "            inSizeL = math.ceil(math.log(sizeList[i],2))\n",
    "            #print(\"inSize = {}\".format(inSize))\n",
    "            rE = i+CurrentAdderSize\n",
    "            eSizeList=[]\n",
    "            finalRootList=[]\n",
    "            for k in range (i, rE):\n",
    "                curSizeL=math.ceil(math.log(sizeList[k],2))\n",
    "                eSizeL=inSizeL-curSizeL\n",
    "                eSizeList.append(eSizeL)\n",
    "                #print(\"esize = {}\".format(eSizeL))\n",
    "                root=RootList[k]\n",
    "                if root != -1:\n",
    "                    while root>=N:\n",
    "                        root=RootList[root]\n",
    "                else:\n",
    "                    root=k\n",
    "                finalRootList.append(root)\n",
    "                if eSizeL!=0:\n",
    "                    AIBuf.write(\"wire signed [2*IN_WIDTH\")\n",
    "                    if inSizeL!=1:\n",
    "                         AIBuf.write(\"+{}\".format(inSizeL-1, k))\n",
    "                    if(root<N):\n",
    "                        AIBuf.write(\":0] DPpart{}e = \".format(root))\n",
    "                    else:\n",
    "                        AIBuf.write(\":0] M{}e = \".format(root))\n",
    "                    AIBuf.write(\"{{\")\n",
    "                    AIBuf.write(\"{}\".format(eSizeL))\n",
    "                    AIBuf.write(\"{\")\n",
    "                    if(root<N):\n",
    "                        AIBuf.write(\"DPpart{}\".format(root))\n",
    "                    else:\n",
    "                        AIBuf.write(\"M{}\".format(root))\n",
    "                    AIBuf.write(\"[2*IN_WIDTH\".format(k))\n",
    "                    if curSizeL==0:\n",
    "                        AIBuf.write(\"-1\")\n",
    "                    elif curSizeL>1:\n",
    "                        AIBuf.write(\"+{}\".format(curSizeL-1))\n",
    "                    AIBuf.write(\"]}},\")\n",
    "                    if(root<N):\n",
    "                        AIBuf.write(\"DPpart{}\".format(root))\n",
    "                    else:\n",
    "                        AIBuf.write(\"M{}\".format(root))\n",
    "                    AIBuf.write(\"};\\n\")\n",
    "            AIBuf.write(\"Registered{}to1Adder_NIR #(.IN_WIDTH(2*IN_WIDTH\".format(CurrentAdderSize))\n",
    "            curSizeL=math.ceil(math.log(sizeList[i],2))\n",
    "            if inSizeL>0:\n",
    "                AIBuf.write(\"+{}\".format(inSizeL))\n",
    "            AIBuf.write(\"))\\nAdd{}(\\nclk, reset, enable, \\n\".format(new))\n",
    "            if level==0:\n",
    "                AIBuf.write(\"IRS,\\n\")\n",
    "            else:\n",
    "                AIBuf.write(\"ORAdd[{}],\\n\".format(level-1))\n",
    "            for k in range (i, rE):\n",
    "                if(finalRootList[k-i]<N):\n",
    "                    AIBuf.write(\"DPpart{}\".format(finalRootList[k-i]))\n",
    "                else:\n",
    "                    AIBuf.write(\"M{}\".format(finalRootList[k-i]))\n",
    "                if(eSizeList[k-i]!=0):\n",
    "                    AIBuf.write(\"e\");\n",
    "                AIBuf.write(\", \")\n",
    "            AIBuf.write(\"\\n\")\n",
    "            if lastLevel:\n",
    "                AIBuf.write(\"outReady,\\n\")\n",
    "            else:\n",
    "                if ORimp==False:\n",
    "                    AIBuf.write(\"ORAdd[{}],\\n\".format(level))\n",
    "                    ORimp=True\n",
    "                else:\n",
    "                    AIBuf.write(\"ORa{}, //not used\\n\".format(new))\n",
    "            if lastLevel:\n",
    "                AIBuf.write(\"DP,\\n\".format(new))\n",
    "            else:\n",
    "                AIBuf.write(\"M{},\\n\".format(new))\n",
    "            if lastLevel:\n",
    "                AIBuf.write(\"earlyOutReady);\\n\\n\")        \n",
    "            else :\n",
    "                AIBuf.write(\"aeor{}); //not used\\n\\n\".format(new))\n",
    "            i+=CurrentAdderSize\n",
    "        new+=1\n",
    "    level+=1\n",
    "\n",
    "#print(RootList)\n",
    "#print(AdditionalRegList)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 71,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "reg signed [(IN_WIDTH)-1:0] A12ra[0:0], B12ra[0:0];\n",
      "reg signed [(IN_WIDTH)-1:0] A13ra[0:1], B13ra[0:1];\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\t//Do Nothing\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tA12ra[0] <= A12;\n",
      "\t\tB12ra[0] <= B12;\n",
      "\t\tA13ra[0] <= A13;\n",
      "\t\tB13ra[0] <= B13;\n",
      "\t\tA13ra[1] <= A13ra[0];\n",
      "\t\tB13ra[1] <= B13ra[0];\n",
      "\tend\n",
      "end\n",
      "\n"
     ]
    }
   ],
   "source": [
    "IregsBuf=io.StringIO()\n",
    "IRegImp = False\n",
    "for i in range (N):\n",
    "    IARD = AdditionalRegList[i];\n",
    "    if IARD!=0:\n",
    "        IRegImp = True\n",
    "        print(\"reg signed [(IN_WIDTH)-1:0] A{}ra[0:{}], B{}ra[0:{}];\".format(i, IARD-1, i, IARD-1), file=of)\n",
    "        if IARD>2:\n",
    "            print(\"integer ir{};\".format(i), file=of)\n",
    "        IregsBuf.write(\"\\t\\tA{}ra[0] <= A{};\\n\".format(i, i))\n",
    "        IregsBuf.write(\"\\t\\tB{}ra[0] <= B{};\\n\".format(i, i))\n",
    "        if IARD==2:\n",
    "            IregsBuf.write(\"\\t\\tA{}ra[1] <= A{}ra[0];\\n\".format(i, i, i, i))\n",
    "            IregsBuf.write(\"\\t\\tB{}ra[1] <= B{}ra[0];\\n\".format(i, i, i, i))\n",
    "        if IARD>2:\n",
    "            IregsBuf.write(\"\\t\\tfor(ir{}=0;ir{}<{};ir{}=ir{}+1) begin\\n\".format(i, i, IARD-1, i, i))\n",
    "            IregsBuf.write(\"\\t\\t\\tA{}ra[ir{}+1] <= A{}ra[ir{}];\\n\".format(i, i, i, i))\n",
    "            IregsBuf.write(\"\\t\\t\\tB{}ra[ir{}+1] <= B{}ra[ir{}];\\n\".format(i, i, i, i))\n",
    "            IregsBuf.write(\"\\t\\tend\\n\")\n",
    "if(IRegImp):\n",
    "    print(\"always @(posedge clk) begin\", file=of)\n",
    "    print(\"\\tif(reset) begin\", file=of)\n",
    "    print(\"\\t\\t//Do Nothing\", file=of)\n",
    "    print(\"\\tend\", file=of)\n",
    "    print(\"\\telse if(enable) begin\", file=of)\n",
    "    print(IregsBuf.getvalue(), end='',file=of)\n",
    "    print(\"\\tend\", file=of)\n",
    "    print(\"end\", file=of)\n",
    "print(file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "generate\n",
      "if(INPUT_REG_DEPTH==0 && MULT_PIPE_DEPTH==0) begin\n",
      "\n",
      "wire DPpart0 = A0*B0;\n",
      "wire DPpart1 = A1*B1;\n",
      "wire DPpart2 = A2*B2;\n",
      "wire DPpart3 = A3*B3;\n",
      "wire DPpart4 = A4*B4;\n",
      "wire DPpart5 = A5*B5;\n",
      "wire DPpart6 = A6*B6;\n",
      "wire DPpart7 = A7*B7;\n",
      "wire DPpart8 = A8*B8;\n",
      "wire DPpart9 = A9*B9;\n",
      "wire DPpart10 = A10*B10;\n",
      "wire DPpart11 = A11*B11;\n",
      "wire DPpart12 = A12ra[0]*B12ra[0];\n",
      "wire DPpart13 = A13ra[1]*B13ra[1];\n",
      "\n",
      "end\n"
     ]
    }
   ],
   "source": [
    "print(\"generate\", file=of)\n",
    "print(\"if(INPUT_REG_DEPTH==0 && MULT_PIPE_DEPTH==0) begin\\n\", file=of)\n",
    "for i in range (N):     \n",
    "    IARD = AdditionalRegList[i];\n",
    "    if IARD==0:\n",
    "        print(\"wire DPpart{} = A{}*B{};\".format(i, i, i), file=of)\n",
    "    else:\n",
    "        print(\"wire DPpart{} = A{}ra[{}]*B{}ra[{}];\".format(i, i, IARD-1, i, IARD-1), file=of)\n",
    "print(file=of)\n",
    "print(\"end\", file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "else if(INPUT_REG_DEPTH==0 && MULT_PIPE_DEPTH!=0) begin\n",
      "\n",
      "reg signed [(2*IN_WIDTH)-1:0] DPpartR0[0:MULT_PIPE_DEPTH-1], DPpartR1[0:MULT_PIPE_DEPTH-1], DPpartR2[0:MULT_PIPE_DEPTH-1], DPpartR3[0:MULT_PIPE_DEPTH-1], DPpartR4[0:MULT_PIPE_DEPTH-1], DPpartR5[0:MULT_PIPE_DEPTH-1], DPpartR6[0:MULT_PIPE_DEPTH-1], DPpartR7[0:MULT_PIPE_DEPTH-1], DPpartR8[0:MULT_PIPE_DEPTH-1], DPpartR9[0:MULT_PIPE_DEPTH-1], DPpartR10[0:MULT_PIPE_DEPTH-1], DPpartR11[0:MULT_PIPE_DEPTH-1], DPpartR12[0:MULT_PIPE_DEPTH-1], DPpartR13[0:MULT_PIPE_DEPTH-1];\n",
      "integer i;\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\t//Do Nothing\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tDPpartR0[0] <= A0*B0;\n",
      "\t\tDPpartR1[0] <= A1*B1;\n",
      "\t\tDPpartR2[0] <= A2*B2;\n",
      "\t\tDPpartR3[0] <= A3*B3;\n",
      "\t\tDPpartR4[0] <= A4*B4;\n",
      "\t\tDPpartR5[0] <= A5*B5;\n",
      "\t\tDPpartR6[0] <= A6*B6;\n",
      "\t\tDPpartR7[0] <= A7*B7;\n",
      "\t\tDPpartR8[0] <= A8*B8;\n",
      "\t\tDPpartR9[0] <= A9*B9;\n",
      "\t\tDPpartR10[0] <= A10*B10;\n",
      "\t\tDPpartR11[0] <= A11*B11;\n",
      "\t\tDPpartR12[0] <= A12ra[0]*B12ra[0];\n",
      "\t\tDPpartR13[0] <= A13ra[1]*B13ra[1];\n",
      "\t\tfor(i=0;i<(MULT_PIPE_DEPTH-1);i=i+1) begin\n",
      "\t\t\tDPpartR0[i+1] <= DPpartR0[i];\n",
      "\t\t\tDPpartR1[i+1] <= DPpartR1[i];\n",
      "\t\t\tDPpartR2[i+1] <= DPpartR2[i];\n",
      "\t\t\tDPpartR3[i+1] <= DPpartR3[i];\n",
      "\t\t\tDPpartR4[i+1] <= DPpartR4[i];\n",
      "\t\t\tDPpartR5[i+1] <= DPpartR5[i];\n",
      "\t\t\tDPpartR6[i+1] <= DPpartR6[i];\n",
      "\t\t\tDPpartR7[i+1] <= DPpartR7[i];\n",
      "\t\t\tDPpartR8[i+1] <= DPpartR8[i];\n",
      "\t\t\tDPpartR9[i+1] <= DPpartR9[i];\n",
      "\t\t\tDPpartR10[i+1] <= DPpartR10[i];\n",
      "\t\t\tDPpartR11[i+1] <= DPpartR11[i];\n",
      "\t\t\tDPpartR12[i+1] <= DPpartR12[i];\n",
      "\t\t\tDPpartR13[i+1] <= DPpartR13[i];\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "assign DPpart0 = DPpartR0[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart1 = DPpartR1[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart2 = DPpartR2[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart3 = DPpartR3[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart4 = DPpartR4[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart5 = DPpartR5[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart6 = DPpartR6[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart7 = DPpartR7[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart8 = DPpartR8[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart9 = DPpartR9[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart10 = DPpartR10[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart11 = DPpartR11[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart12 = DPpartR12[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart13 = DPpartR13[MULT_PIPE_DEPTH-1];\n",
      "\n",
      "end\n"
     ]
    }
   ],
   "source": [
    "print(\"else if(INPUT_REG_DEPTH==0 && MULT_PIPE_DEPTH!=0) begin\\n\", file=of)\n",
    "print(\"reg signed [(2*IN_WIDTH)-1:0] \", end='', file=of)\n",
    "for i in range (N):\n",
    "    print(\"DPpartR{}[0:MULT_PIPE_DEPTH-1]\".format(i), end='', file=of)\n",
    "    if i==N-1:\n",
    "        print(\";\", file=of)              \n",
    "    else:\n",
    "        print(\", \", end='', file=of)\n",
    "print(\"integer i;\", file=of)\n",
    "print(\"always @(posedge clk) begin\", file=of)\n",
    "print(\"\\tif(reset) begin\", file=of)\n",
    "print(\"\\t\\t//Do Nothing\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"\\telse if(enable) begin\", file=of)\n",
    "for i in range (N):   \n",
    "    print(\"\\t\\tDPpartR{}[0]\".format(i), end='', file=of)\n",
    "    IARD = AdditionalRegList[i];\n",
    "    if IARD==0:\n",
    "        print(\" <= A{}*B{};\".format(i, i), file=of)\n",
    "    else:\n",
    "        print(\" <= A{}ra[{}]*B{}ra[{}];\".format(i, IARD-1, i, IARD-1), file=of)\n",
    "print(\"\\t\\tfor(i=0;i<(MULT_PIPE_DEPTH-1);i=i+1) begin\", file=of)\n",
    "for i in range (N):\n",
    "    print(\"\\t\\t\\tDPpartR{}[i+1] <= DPpartR{}[i];\".format(i, i), file=of)\n",
    "print(\"\\t\\tend\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"end\", file=of)\n",
    "for i in range (N):    \n",
    "    print(\"assign DPpart{} = DPpartR{}[MULT_PIPE_DEPTH-1];\".format(i, i),file=of)\n",
    "print(\"\", file=of)\n",
    "print(\"end\", file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "else if(INPUT_REG_DEPTH!=0 && MULT_PIPE_DEPTH==0) begin\n",
      "\n",
      "reg signed [IN_WIDTH-1:0] A0r [0:INPUT_REG_DEPTH-1], B0r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A1r [0:INPUT_REG_DEPTH-1], B1r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A2r [0:INPUT_REG_DEPTH-1], B2r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A3r [0:INPUT_REG_DEPTH-1], B3r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A4r [0:INPUT_REG_DEPTH-1], B4r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A5r [0:INPUT_REG_DEPTH-1], B5r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A6r [0:INPUT_REG_DEPTH-1], B6r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A7r [0:INPUT_REG_DEPTH-1], B7r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A8r [0:INPUT_REG_DEPTH-1], B8r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A9r [0:INPUT_REG_DEPTH-1], B9r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A10r [0:INPUT_REG_DEPTH-1], B10r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A11r [0:INPUT_REG_DEPTH-1], B11r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A12r [0:INPUT_REG_DEPTH-1], B12r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A13r [0:INPUT_REG_DEPTH-1], B13r [0:INPUT_REG_DEPTH-1];\n",
      "integer j;\n",
      "reg outReady;\n",
      "reg signed [(2*IN_WIDTH)-1:0] DPp;\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\t//Do Nothing\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tA0r[0] <= A0;\n",
      "\t\tB0r[0] <= B0;\n",
      "\t\tA1r[0] <= A1;\n",
      "\t\tB1r[0] <= B1;\n",
      "\t\tA2r[0] <= A2;\n",
      "\t\tB2r[0] <= B2;\n",
      "\t\tA3r[0] <= A3;\n",
      "\t\tB3r[0] <= B3;\n",
      "\t\tA4r[0] <= A4;\n",
      "\t\tB4r[0] <= B4;\n",
      "\t\tA5r[0] <= A5;\n",
      "\t\tB5r[0] <= B5;\n",
      "\t\tA6r[0] <= A6;\n",
      "\t\tB6r[0] <= B6;\n",
      "\t\tA7r[0] <= A7;\n",
      "\t\tB7r[0] <= B7;\n",
      "\t\tA8r[0] <= A8;\n",
      "\t\tB8r[0] <= B8;\n",
      "\t\tA9r[0] <= A9;\n",
      "\t\tB9r[0] <= B9;\n",
      "\t\tA10r[0] <= A10;\n",
      "\t\tB10r[0] <= B10;\n",
      "\t\tA11r[0] <= A11;\n",
      "\t\tB11r[0] <= B11;\n",
      "\t\tA12r[0] <= A12ra[0];\n",
      "\t\tB12r[0] <= B12ra[0];\n",
      "\t\tA13r[0] <= A13ra[1];\n",
      "\t\tB13r[0] <= B13ra[1];\n",
      "\t\tfor(j=0;j<INPUT_REG_DEPTH-1;j=j+1) begin\n",
      "\t\t\tA0r[j+1] <= A0r[j];\n",
      "\t\t\tB0r[j+1] <= B0r[j];\n",
      "\t\t\tA1r[j+1] <= A1r[j];\n",
      "\t\t\tB1r[j+1] <= B1r[j];\n",
      "\t\t\tA2r[j+1] <= A2r[j];\n",
      "\t\t\tB2r[j+1] <= B2r[j];\n",
      "\t\t\tA3r[j+1] <= A3r[j];\n",
      "\t\t\tB3r[j+1] <= B3r[j];\n",
      "\t\t\tA4r[j+1] <= A4r[j];\n",
      "\t\t\tB4r[j+1] <= B4r[j];\n",
      "\t\t\tA5r[j+1] <= A5r[j];\n",
      "\t\t\tB5r[j+1] <= B5r[j];\n",
      "\t\t\tA6r[j+1] <= A6r[j];\n",
      "\t\t\tB6r[j+1] <= B6r[j];\n",
      "\t\t\tA7r[j+1] <= A7r[j];\n",
      "\t\t\tB7r[j+1] <= B7r[j];\n",
      "\t\t\tA8r[j+1] <= A8r[j];\n",
      "\t\t\tB8r[j+1] <= B8r[j];\n",
      "\t\t\tA9r[j+1] <= A9r[j];\n",
      "\t\t\tB9r[j+1] <= B9r[j];\n",
      "\t\t\tA10r[j+1] <= A10r[j];\n",
      "\t\t\tB10r[j+1] <= B10r[j];\n",
      "\t\t\tA11r[j+1] <= A11r[j];\n",
      "\t\t\tB11r[j+1] <= B11r[j];\n",
      "\t\t\tA12r[j+1] <= A12r[j];\n",
      "\t\t\tB12r[j+1] <= B12r[j];\n",
      "\t\t\tA13r[j+1] <= A13r[j];\n",
      "\t\t\tB13r[j+1] <= B13r[j];\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "assign DPpart0 = A0r[INPUT_REG_DEPTH-1]*B0r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart1 = A1r[INPUT_REG_DEPTH-1]*B1r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart2 = A2r[INPUT_REG_DEPTH-1]*B2r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart3 = A3r[INPUT_REG_DEPTH-1]*B3r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart4 = A4r[INPUT_REG_DEPTH-1]*B4r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart5 = A5r[INPUT_REG_DEPTH-1]*B5r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart6 = A6r[INPUT_REG_DEPTH-1]*B6r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart7 = A7r[INPUT_REG_DEPTH-1]*B7r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart8 = A8r[INPUT_REG_DEPTH-1]*B8r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart9 = A9r[INPUT_REG_DEPTH-1]*B9r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart10 = A10r[INPUT_REG_DEPTH-1]*B10r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart11 = A11r[INPUT_REG_DEPTH-1]*B11r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart12 = A12r[INPUT_REG_DEPTH-1]*B12r[INPUT_REG_DEPTH-1];\n",
      "assign DPpart13 = A13r[INPUT_REG_DEPTH-1]*B13r[INPUT_REG_DEPTH-1];\n",
      "\n",
      "end\n"
     ]
    }
   ],
   "source": [
    "print(\"else if(INPUT_REG_DEPTH!=0 && MULT_PIPE_DEPTH==0) begin\\n\", file=of)\n",
    "for i in range (N):   \n",
    "    print(\"reg signed [IN_WIDTH-1:0] A{}r [0:INPUT_REG_DEPTH-1], B{}r [0:INPUT_REG_DEPTH-1];\".format(i, i), file=of)\n",
    "print(\"integer j;\", file=of)\n",
    "print(\"reg outReady;\", file=of)\n",
    "print(\"reg signed [(2*IN_WIDTH)-1:0] DPp;\", file=of)\n",
    "print(\"always @(posedge clk) begin\", file=of)\n",
    "print(\"\\tif(reset) begin\", file=of)\n",
    "print(\"\\t\\t//Do Nothing\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"\\telse if(enable) begin\", file=of)\n",
    "for i in range(N):\n",
    "    IARD = AdditionalRegList[i];\n",
    "    print(\"\\t\\tA{}r[0] <= A\".format(i), end='', file=of)\n",
    "    if IARD==0:\n",
    "        print(\"{};\".format(i), file=of)\n",
    "    else:\n",
    "        print(\"{}ra[{}];\".format(i, IARD-1), file=of)\n",
    "    print(\"\\t\\tB{}r[0] <= B\".format(i), end='', file=of) \n",
    "    if IARD==0:\n",
    "        print(\"{};\".format(i), file=of)\n",
    "    else:\n",
    "        print(\"{}ra[{}];\".format(i, IARD-1), file=of)\n",
    "print(\"\\t\\tfor(j=0;j<INPUT_REG_DEPTH-1;j=j+1) begin\", file=of)\n",
    "for i in range(N):\n",
    "    print(\"\\t\\t\\tA{}r[j+1] <= A{}r[j];\".format(i,i), file=of)\n",
    "    print(\"\\t\\t\\tB{}r[j+1] <= B{}r[j];\".format(i,i), file=of)\n",
    "print(\"\\t\\tend\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"end\", file=of)\n",
    "for i in range (N):    \n",
    "    print(\"assign DPpart{} = A{}r[INPUT_REG_DEPTH-1]*B{}r[INPUT_REG_DEPTH-1];\".format(i, i, i),file=of)\n",
    "print(file=of)\n",
    "print(\"end\", file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "else begin //if(INPUT_REG_DEPTH!=0 && MULT_PIPE_DEPTH!=0)\n",
      "\n",
      "reg signed [IN_WIDTH-1:0] A0r [0:INPUT_REG_DEPTH-1], B0r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A1r [0:INPUT_REG_DEPTH-1], B1r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A2r [0:INPUT_REG_DEPTH-1], B2r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A3r [0:INPUT_REG_DEPTH-1], B3r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A4r [0:INPUT_REG_DEPTH-1], B4r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A5r [0:INPUT_REG_DEPTH-1], B5r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A6r [0:INPUT_REG_DEPTH-1], B6r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A7r [0:INPUT_REG_DEPTH-1], B7r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A8r [0:INPUT_REG_DEPTH-1], B8r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A9r [0:INPUT_REG_DEPTH-1], B9r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A10r [0:INPUT_REG_DEPTH-1], B10r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A11r [0:INPUT_REG_DEPTH-1], B11r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A12r [0:INPUT_REG_DEPTH-1], B12r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [IN_WIDTH-1:0] A13r [0:INPUT_REG_DEPTH-1], B13r [0:INPUT_REG_DEPTH-1];\n",
      "reg signed [(2*IN_WIDTH)-1:0] DPpartR0[0:MULT_PIPE_DEPTH-1], DPpartR1[0:MULT_PIPE_DEPTH-1], DPpartR2[0:MULT_PIPE_DEPTH-1], DPpartR3[0:MULT_PIPE_DEPTH-1], DPpartR4[0:MULT_PIPE_DEPTH-1], DPpartR5[0:MULT_PIPE_DEPTH-1], DPpartR6[0:MULT_PIPE_DEPTH-1], DPpartR7[0:MULT_PIPE_DEPTH-1], DPpartR8[0:MULT_PIPE_DEPTH-1], DPpartR9[0:MULT_PIPE_DEPTH-1], DPpartR10[0:MULT_PIPE_DEPTH-1], DPpartR11[0:MULT_PIPE_DEPTH-1], DPpartR12[0:MULT_PIPE_DEPTH-1], DPpartR13[0:MULT_PIPE_DEPTH-1];\n",
      "integer i, j;\n",
      "reg [0:INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1] DPOutReadyR = 0;\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\t//Do Nothing\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tA0r[0] <= A0;\n",
      "\t\tB0r[0] <= B0;\n",
      "\t\tA1r[0] <= A1;\n",
      "\t\tB1r[0] <= B1;\n",
      "\t\tA2r[0] <= A2;\n",
      "\t\tB2r[0] <= B2;\n",
      "\t\tA3r[0] <= A3;\n",
      "\t\tB3r[0] <= B3;\n",
      "\t\tA4r[0] <= A4;\n",
      "\t\tB4r[0] <= B4;\n",
      "\t\tA5r[0] <= A5;\n",
      "\t\tB5r[0] <= B5;\n",
      "\t\tA6r[0] <= A6;\n",
      "\t\tB6r[0] <= B6;\n",
      "\t\tA7r[0] <= A7;\n",
      "\t\tB7r[0] <= B7;\n",
      "\t\tA8r[0] <= A8;\n",
      "\t\tB8r[0] <= B8;\n",
      "\t\tA9r[0] <= A9;\n",
      "\t\tB9r[0] <= B9;\n",
      "\t\tA10r[0] <= A10;\n",
      "\t\tB10r[0] <= B10;\n",
      "\t\tA11r[0] <= A11;\n",
      "\t\tB11r[0] <= B11;\n",
      "\t\tA12r[0] <= A12ra[0];\n",
      "\t\tB12r[0] <= B12ra[0];\n",
      "\t\tA13r[0] <= A13ra[1];\n",
      "\t\tB13r[0] <= B13ra[1];\n",
      "\t\tfor(j=0;j<INPUT_REG_DEPTH-1;j=j+1) begin\n",
      "\t\t\tA0r[j+1] <= A0r[j];\n",
      "\t\t\tB0r[j+1] <= B0r[j];\n",
      "\t\t\tA1r[j+1] <= A1r[j];\n",
      "\t\t\tB1r[j+1] <= B1r[j];\n",
      "\t\t\tA2r[j+1] <= A2r[j];\n",
      "\t\t\tB2r[j+1] <= B2r[j];\n",
      "\t\t\tA3r[j+1] <= A3r[j];\n",
      "\t\t\tB3r[j+1] <= B3r[j];\n",
      "\t\t\tA4r[j+1] <= A4r[j];\n",
      "\t\t\tB4r[j+1] <= B4r[j];\n",
      "\t\t\tA5r[j+1] <= A5r[j];\n",
      "\t\t\tB5r[j+1] <= B5r[j];\n",
      "\t\t\tA6r[j+1] <= A6r[j];\n",
      "\t\t\tB6r[j+1] <= B6r[j];\n",
      "\t\t\tA7r[j+1] <= A7r[j];\n",
      "\t\t\tB7r[j+1] <= B7r[j];\n",
      "\t\t\tA8r[j+1] <= A8r[j];\n",
      "\t\t\tB8r[j+1] <= B8r[j];\n",
      "\t\t\tA9r[j+1] <= A9r[j];\n",
      "\t\t\tB9r[j+1] <= B9r[j];\n",
      "\t\t\tA10r[j+1] <= A10r[j];\n",
      "\t\t\tB10r[j+1] <= B10r[j];\n",
      "\t\t\tA11r[j+1] <= A11r[j];\n",
      "\t\t\tB11r[j+1] <= B11r[j];\n",
      "\t\t\tA12r[j+1] <= A12r[j];\n",
      "\t\t\tB12r[j+1] <= B12r[j];\n",
      "\t\t\tA13r[j+1] <= A13r[j];\n",
      "\t\t\tB13r[j+1] <= B13r[j];\n",
      "\t\tend\n",
      "\t\tDPpartR0[0] <= A0r[INPUT_REG_DEPTH-1]*B0r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR1[0] <= A1r[INPUT_REG_DEPTH-1]*B1r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR2[0] <= A2r[INPUT_REG_DEPTH-1]*B2r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR3[0] <= A3r[INPUT_REG_DEPTH-1]*B3r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR4[0] <= A4r[INPUT_REG_DEPTH-1]*B4r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR5[0] <= A5r[INPUT_REG_DEPTH-1]*B5r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR6[0] <= A6r[INPUT_REG_DEPTH-1]*B6r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR7[0] <= A7r[INPUT_REG_DEPTH-1]*B7r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR8[0] <= A8r[INPUT_REG_DEPTH-1]*B8r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR9[0] <= A9r[INPUT_REG_DEPTH-1]*B9r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR10[0] <= A10r[INPUT_REG_DEPTH-1]*B10r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR11[0] <= A11r[INPUT_REG_DEPTH-1]*B11r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR12[0] <= A12r[INPUT_REG_DEPTH-1]*B12r[INPUT_REG_DEPTH-1];\n",
      "\t\tDPpartR13[0] <= A13r[INPUT_REG_DEPTH-1]*B13r[INPUT_REG_DEPTH-1];\n",
      "\t\tfor(i=0;i<(MULT_PIPE_DEPTH-1);i=i+1) begin\n",
      "\t\t\tDPpartR0[i+1] <= DPpartR0[i];\n",
      "\t\t\tDPpartR1[i+1] <= DPpartR1[i];\n",
      "\t\t\tDPpartR2[i+1] <= DPpartR2[i];\n",
      "\t\t\tDPpartR3[i+1] <= DPpartR3[i];\n",
      "\t\t\tDPpartR4[i+1] <= DPpartR4[i];\n",
      "\t\t\tDPpartR5[i+1] <= DPpartR5[i];\n",
      "\t\t\tDPpartR6[i+1] <= DPpartR6[i];\n",
      "\t\t\tDPpartR7[i+1] <= DPpartR7[i];\n",
      "\t\t\tDPpartR8[i+1] <= DPpartR8[i];\n",
      "\t\t\tDPpartR9[i+1] <= DPpartR9[i];\n",
      "\t\t\tDPpartR10[i+1] <= DPpartR10[i];\n",
      "\t\t\tDPpartR11[i+1] <= DPpartR11[i];\n",
      "\t\t\tDPpartR12[i+1] <= DPpartR12[i];\n",
      "\t\t\tDPpartR13[i+1] <= DPpartR13[i];\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "assign DPpart0 = DPpartR0[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart1 = DPpartR1[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart2 = DPpartR2[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart3 = DPpartR3[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart4 = DPpartR4[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart5 = DPpartR5[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart6 = DPpartR6[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart7 = DPpartR7[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart8 = DPpartR8[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart9 = DPpartR9[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart10 = DPpartR10[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart11 = DPpartR11[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart12 = DPpartR12[MULT_PIPE_DEPTH-1];\n",
      "assign DPpart13 = DPpartR13[MULT_PIPE_DEPTH-1];\n",
      "\n",
      "end\n",
      "endgenerate\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(\"else begin //if(INPUT_REG_DEPTH!=0 && MULT_PIPE_DEPTH!=0)\\n\", file=of)\n",
    "for i in range (N):   \n",
    "    print(\"reg signed [IN_WIDTH-1:0] A{}r [0:INPUT_REG_DEPTH-1], B{}r [0:INPUT_REG_DEPTH-1];\".format(i, i), file=of)\n",
    "print(\"reg signed [(2*IN_WIDTH)-1:0] \", end='', file=of)\n",
    "for i in range (N):    \n",
    "    print(\"DPpartR{}[0:MULT_PIPE_DEPTH-1]\".format(i), end='', file=of)\n",
    "    if i==N-1:\n",
    "        print(\";\", file=of)              \n",
    "    else:\n",
    "        print(\", \", end='', file=of)\n",
    "print(\"integer i, j;\", file=of)\n",
    "print(\"reg [0:INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1] DPOutReadyR = 0;\", file=of)\n",
    "print(\"always @(posedge clk) begin\", file=of)\n",
    "print(\"\\tif(reset) begin\", file=of)\n",
    "print(\"\\t\\t//Do Nothing\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"\\telse if(enable) begin\", file=of)\n",
    "for i in range(N):\n",
    "    IARD = AdditionalRegList[i];\n",
    "    print(\"\\t\\tA{}r[0] <= A\".format(i), end='', file=of)\n",
    "    if IARD==0:\n",
    "        print(\"{};\".format(i), file=of)\n",
    "    else:\n",
    "        print(\"{}ra[{}];\".format(i, IARD-1), file=of)\n",
    "    print(\"\\t\\tB{}r[0] <= B\".format(i), end='', file=of) \n",
    "    if IARD==0:\n",
    "        print(\"{};\".format(i), file=of)\n",
    "    else:\n",
    "        print(\"{}ra[{}];\".format(i, IARD-1), file=of)\n",
    "print(\"\\t\\tfor(j=0;j<INPUT_REG_DEPTH-1;j=j+1) begin\", file=of)\n",
    "for i in range(N):\n",
    "    print(\"\\t\\t\\tA{}r[j+1] <= A{}r[j];\".format(i,i), file=of)\n",
    "    print(\"\\t\\t\\tB{}r[j+1] <= B{}r[j];\".format(i,i), file=of)\n",
    "print(\"\\t\\tend\", file=of)\n",
    "for i in range (N):   \n",
    "    print(\"\\t\\tDPpartR{}[0]\".format(i), end='', file=of)\n",
    "    print(\" <= A{}r[INPUT_REG_DEPTH-1]*B{}r[INPUT_REG_DEPTH-1];\".format(i, i), file=of)\n",
    "print(\"\\t\\tfor(i=0;i<(MULT_PIPE_DEPTH-1);i=i+1) begin\", file=of)\n",
    "for i in range (N):\n",
    "    print(\"\\t\\t\\tDPpartR{}[i+1] <= DPpartR{}[i];\".format(i, i), file=of)\n",
    "print(\"\\t\\tend\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"end\", file=of)\n",
    "for i in range (N):    \n",
    "    print(\"assign DPpart{} = DPpartR{}[MULT_PIPE_DEPTH-1];\".format(i, i),file=of)\n",
    "print(file=of)\n",
    "print(\"end\", file=of)\n",
    "print(\"endgenerate\\n\", file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 76,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "wire IRS;\n",
      "generate\n",
      "if(INPUT_REG_DEPTH!=0 || MULT_PIPE_DEPTH!=0) begin\n",
      "\n",
      "reg [0:INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1] ORIM;\n",
      "integer k;\n",
      "always @(posedge clk) begin\n",
      "\tif(reset) begin\n",
      "\t\tfor(k=0;k<INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1;k=k+1) begin\n",
      "\t\t\tORIM[k] <= 0;\n",
      "\t\tend\n",
      "\tend\n",
      "\telse if(enable) begin\n",
      "\t\tORIM[0] <= inReady;\n",
      "\t\tfor(k=0;k<INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1;k=k+1) begin\n",
      "\t\t\tORIM[k+1] <= ORIM[k];\n",
      "\t\tend\n",
      "\tend\n",
      "end\n",
      "assign IRS = ORIM[INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1];\n",
      "\n",
      "end\n",
      "else begin\n",
      "\n",
      "assign IRS = inReady;\n",
      "\n",
      "end\n",
      "endgenerate\n",
      "\n",
      "wire [0:1] ORAdd;\n",
      "\n",
      "wire signed [2*IN_WIDTH+1:0] M14;\n",
      "Registered4to1Adder_NIR #(.IN_WIDTH(2*IN_WIDTH))\n",
      "Add14(\n",
      "clk, reset, enable, \n",
      "IRS,\n",
      "DPpart0, DPpart1, DPpart2, DPpart3, \n",
      "ORAdd[0],\n",
      "M14,\n",
      "aeor14); //not used\n",
      "\n",
      "wire signed [2*IN_WIDTH+1:0] M15;\n",
      "Registered4to1Adder_NIR #(.IN_WIDTH(2*IN_WIDTH))\n",
      "Add15(\n",
      "clk, reset, enable, \n",
      "IRS,\n",
      "DPpart4, DPpart5, DPpart6, DPpart7, \n",
      "ORa15, //not used\n",
      "M15,\n",
      "aeor15); //not used\n",
      "\n",
      "wire signed [2*IN_WIDTH+1:0] M16;\n",
      "Registered4to1Adder_NIR #(.IN_WIDTH(2*IN_WIDTH))\n",
      "Add16(\n",
      "clk, reset, enable, \n",
      "IRS,\n",
      "DPpart8, DPpart9, DPpart10, DPpart11, \n",
      "ORa16, //not used\n",
      "M16,\n",
      "aeor16); //not used\n",
      "\n",
      "wire signed [2*IN_WIDTH+3:0] M19;\n",
      "wire signed [2*IN_WIDTH+1:0] DPpart12e = {{2{DPpart12[2*IN_WIDTH-1]}},DPpart12};\n",
      "Registered4to1Adder_NIR #(.IN_WIDTH(2*IN_WIDTH+2))\n",
      "Add19(\n",
      "clk, reset, enable, \n",
      "ORAdd[0],\n",
      "M14, M15, M16, DPpart12e, \n",
      "ORAdd[1],\n",
      "M19,\n",
      "aeor19); //not used\n",
      "\n",
      "wire signed [2*IN_WIDTH+3:0] DPpart13e = {{4{DPpart13[2*IN_WIDTH-1]}},DPpart13};\n",
      "Registered2to1Adder_NIR #(.IN_WIDTH(2*IN_WIDTH+4))\n",
      "Add21(\n",
      "clk, reset, enable, \n",
      "ORAdd[1],\n",
      "M19, DPpart13e, \n",
      "outReady,\n",
      "DP,\n",
      "earlyOutReady);\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(\"wire IRS;\", file=of)\n",
    "print(\"generate\", file=of)\n",
    "print(\"if(INPUT_REG_DEPTH!=0 || MULT_PIPE_DEPTH!=0) begin\\n\", file=of)\n",
    "print(\"reg [0:INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1] ORIM;\", file=of)\n",
    "print(\"integer k;\", file=of)\n",
    "print(\"always @(posedge clk) begin\", file=of)\n",
    "print(\"\\tif(reset) begin\", file=of)\n",
    "print(\"\\t\\tfor(k=0;k<INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1;k=k+1) begin\", file=of)\n",
    "print(\"\\t\\t\\tORIM[k] <= 0;\", file=of)\n",
    "print(\"\\t\\tend\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"\\telse if(enable) begin\", file=of)\n",
    "print(\"\\t\\tORIM[0] <= inReady;\", file=of)\n",
    "print(\"\\t\\tfor(k=0;k<INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1;k=k+1) begin\", file=of)\n",
    "print(\"\\t\\t\\tORIM[k+1] <= ORIM[k];\", file=of)\n",
    "print(\"\\t\\tend\", file=of)\n",
    "print(\"\\tend\", file=of)\n",
    "print(\"end\", file=of)\n",
    "print(\"assign IRS = ORIM[INPUT_REG_DEPTH+MULT_PIPE_DEPTH-1];\\n\", file=of)\n",
    "print(\"end\", file=of)\n",
    "print(\"else begin\\n\", file=of)\n",
    "print(\"assign IRS = inReady;\\n\", file=of)\n",
    "print(\"end\", file=of)\n",
    "print(\"endgenerate\\n\", file=of)\n",
    "\n",
    "if level>1:\n",
    "    print(\"wire [0:{}] ORAdd;\\n\".format(level-2), file=of)\n",
    "print(AIBuf.getvalue(), end='',file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 77,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "endmodule\n"
     ]
    }
   ],
   "source": [
    "print(\"endmodule\", file=of)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 78,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "if __Print_To_File>0:\n",
    "    of.close()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 0
}
