#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Apr 23 13:19:27 2024
# Process ID: 495915
# Current directory: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter
# Command line: vivado
# Log file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/vivado.log
# Journal file: /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/vivado.jou
#-----------------------------------------------------------
start_gui
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
basic_red_pitaya_bd.tcl
cfg
cores
frequency_counter.v
make_cores.tcl
make_project.tcl
pow2.v
scripts
server
signal_decoder.v
signal_split.v
sim
vivado.jou
vivado.log
vivado_pid495915.str
source make_project.tcl
# source make_cores.tcl
## set part_name xc7z010clg400-1
## if {! [file exists cores]} {
## 	puts "Failed !";
## 	puts "Please change directory to red-pitaya-notes-master/";
## 	return
## } 
## cd cores
## set core_names [glob -type d *]
## cd ..
## foreach core $core_names {
## 	set argv "$core $part_name"
## 	puts "Generating $core";
## 	puts "===========================";
## 	
## 	source scripts/core.tcl
## }
Generating axis_red_pitaya_adc_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_n' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'adc_clk_p' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3158] Bus Interface 'm_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'adc_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_n' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'adc_clk_p' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Red Pitaya ADC}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the M_AXIS data bus.}
#### core_parameter ADC_DATA_WIDTH {ADC DATA WIDTH} {Width of the ADC data bus.}
#### set bus [ipx::get_bus_interfaces -of_objects $core m_axis]
#### set_property NAME M_AXIS $bus
#### set_property INTERFACE_MODE master $bus
#### set bus [ipx::get_bus_interfaces adc_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE M_AXIS $parameter
#### set parameter [ipx::add_bus_parameter FREQ_HZ $bus]
#### set_property VALUE 125000000 $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axis_red_pitaya_dac_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'dac_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ddr_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'dac_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'dac_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'dac_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'dac_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'ddr_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Red Pitaya DAC}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the S_AXIS data bus.}
#### core_parameter DAC_DATA_WIDTH {DAC DATA WIDTH} {Width of the DAC data bus.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s_axis]
#### set_property NAME S_AXIS $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXIS $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axi_cfg_register_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_data_mux' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
WARNING: [IP_Flow 19-587] [HDL Parser] HDL port or parameter 'int_ce_wire' has a dependency on the module local parameter or undefined parameter 'CFG_SIZE'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
WARNING: [IP_Flow 19-3238] Range of address space is set to a full 4G (Address Block 'reg0' of Memory Map 's_axi').  Consider reducing this by setting the range of the address block to a lower number, or alternatively reduce the number of bits on the address line in your HDL's top level file interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI Configuration Register}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXI_DATA_WIDTH {AXI DATA WIDTH} {Width of the AXI data bus.}
#### core_parameter AXI_ADDR_WIDTH {AXI ADDR WIDTH} {Width of the AXI address bus.}
#### core_parameter CFG_DATA_WIDTH {CFG DATA WIDTH} {Width of the configuration data.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s_axi]
#### set_property NAME S_AXI $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXI $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axis_averager_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_portb_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_portb_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_portb_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_portb_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Averager}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {anton-potocnik} $core
#### set_property VENDOR_DISPLAY_NAME {Anton Potocnik} $core
#### set_property COMPANY_URL {http://antonpotocnik.com} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the S_AXIS data bus.}
#### core_parameter BRAM_DATA_WIDTH {BRAM DATA WIDTH} {Width of the BRAM data port.}
#### core_parameter BRAM_ADDR_WIDTH {BRAM ADDR WIDTH} {Width of the BRAM address port.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s_axis]
#### set_property NAME S_AXIS $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXIS $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTA $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_porta_rst
####   CLK  bram_porta_clk
####   ADDR bram_porta_addr
####   DIN  bram_porta_wrdata
####   DOUT bram_porta_rddata
####   WE   bram_porta_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_porta_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTA $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTB $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_portb_rst
####   CLK  bram_portb_clk
####   ADDR bram_portb_addr
####   DIN  bram_portb_wrdata
####   DOUT bram_portb_rddata
####   WE   bram_portb_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_portb_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTB $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axis_constant_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI4-Stream Constant}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {pavel-demin} $core
#### set_property VENDOR_DISPLAY_NAME {Pavel Demin} $core
#### set_property COMPANY_URL {https://github.com/pavel-demin/red-pitaya-notes} $core
#### core_parameter AXIS_TDATA_WIDTH {AXIS TDATA WIDTH} {Width of the M_AXIS data bus.}
#### set bus [ipx::get_bus_interfaces -of_objects $core m_axis]
#### set_property NAME M_AXIS $bus
#### set_property INTERFACE_MODE master $bus
#### set bus [ipx::get_bus_interfaces aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE M_AXIS $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating axi_bram_reader_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axi_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_porta_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {AXI BRAM Reader}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {anton-potocnik} $core
#### set_property VENDOR_DISPLAY_NAME {Anton Potocnik} $core
#### set_property COMPANY_URL {http://antonpotocnik.com} $core
#### core_parameter C_S00_AXI_DATA_WIDTH {C S00 AXI DATA WIDTH} {Width of the S_AXI data bus.}
#### core_parameter C_S00_AXI_ADDR_WIDTH {C S00 AXI ADDR WIDTH} {Width of the S_AXI addr bus.}
#### core_parameter BRAM_DATA_WIDTH {BRAM DATA WIDTH} {Width of the BRAM data port.}
#### core_parameter BRAM_ADDR_WIDTH {BRAM ADDR WIDTH} {Width of the BRAM address port.}
#### set bus [ipx::get_bus_interfaces -of_objects $core s00_axi]
#### set_property NAME S_AXI $bus
#### set_property INTERFACE_MODE slave $bus
#### set bus [ipx::get_bus_interfaces s00_axi_aclk]
#### set parameter [ipx::get_bus_parameters -of_objects $bus ASSOCIATED_BUSIF]
#### set_property VALUE S_AXI $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTA $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_porta_rst
####   CLK  bram_porta_clk
####   ADDR bram_porta_addr
####   DIN  bram_porta_din
####   DOUT bram_porta_dout
####   WE   bram_porta_we
####   EN   bram_porta_en
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_porta_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTA $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
Generating bram_switch_v1_0
===========================
### set core_name [lindex $argv 0]
### set part_name [lindex $argv 1]
### set elements [split $core_name _]
### set project_name [join [lrange $elements 0 end-2] _]
### set version [string trimleft [join [lrange $elements end-1 end] .] v]
### file delete -force tmp/cores/$core_name tmp/cores/$project_name.cache tmp/cores/$project_name.hw tmp/cores/$project_name.xpr tmp/cores/$project_name.sim
### create_project -force -part $part_name $project_name tmp/cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
### add_files -norecurse [glob cores/$core_name/*.v]
### ipx::package_project -import_files -root_dir tmp/cores/$core_name
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portc_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_porta_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portb_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_portc_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_porta_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_porta_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_portb_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_portb_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'bram_portc_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_portc_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_porta_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_portb_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_portc_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-4751] Bus Interface 'bram_portc_clk': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
### set core [ipx::current_core]
### set_property VERSION $version $core
### set_property NAME $project_name $core
### set_property LIBRARY {user} $core
### set_property SUPPORTED_FAMILIES {zynq Production} $core
### proc core_parameter {name display_name description} {
###   set core [ipx::current_core]
### 
###   set parameter [ipx::get_user_parameters $name -of_objects $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property DESCRIPTION $description $parameter
### 
###   set parameter [ipgui::get_guiparamspec -name $name -component $core]
###   set_property DISPLAY_NAME $display_name $parameter
###   set_property TOOLTIP $description $parameter
### }
### source cores/$core_name/core_config.tcl
#### set display_name {BRAM Switch}
#### set core [ipx::current_core]
#### set_property DISPLAY_NAME $display_name $core
#### set_property DESCRIPTION $display_name $core
#### set_property VENDOR {anton-potocnik} $core
#### set_property VENDOR_DISPLAY_NAME {Anton Potocnik} $core
#### set_property COMPANY_URL {http://antonpotocnik.com} $core
#### core_parameter BRAM_DATA_WIDTH {BRAM DATA WIDTH} {Width of the BRAM data port.}
#### core_parameter BRAM_ADDR_WIDTH {BRAM ADDR WIDTH} {Width of the BRAM address port.}
#### set bus [ipx::add_bus_interface BRAM_PORTA $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE slave $bus
#### foreach {logical physical} {
####   RST  bram_porta_rst
####   CLK  bram_porta_clk
####   ADDR bram_porta_addr
####   DIN  bram_porta_wrdata
####   DOUT bram_porta_rddata
####   WE   bram_porta_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_porta_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTA $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTB $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE slave $bus
#### foreach {logical physical} {
####   RST  bram_portb_rst
####   CLK  bram_portb_clk
####   ADDR bram_portb_addr
####   DIN  bram_portb_wrdata
####   DOUT bram_portb_rddata
####   WE   bram_portb_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_portb_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTB $parameter
#### set bus [ipx::add_bus_interface BRAM_PORTC $core]
#### set_property ABSTRACTION_TYPE_VLNV xilinx.com:interface:bram_rtl:1.0 $bus
#### set_property BUS_TYPE_VLNV xilinx.com:interface:bram:1.0 $bus
#### set_property INTERFACE_MODE master $bus
#### foreach {logical physical} {
####   RST  bram_portc_rst
####   CLK  bram_portc_clk
####   ADDR bram_portc_addr
####   DIN  bram_portc_wrdata
####   DOUT bram_portc_rddata
####   WE   bram_portc_we
#### } {
####   set_property PHYSICAL_NAME $physical [ipx::add_port_map $logical $bus]
#### }
#### set bus [ipx::get_bus_interfaces bram_portc_clk]
#### set parameter [ipx::add_bus_parameter ASSOCIATED_BUSIF $bus]
#### set_property VALUE BRAM_PORTB $parameter
### rename core_parameter {}
### ipx::create_xgui_files $core
### ipx::update_checksums $core
### ipx::save_core $core
### close_project
# source basic_red_pitaya_bd.tcl
## set project_name freq
## set part_name xc7z010clg400-1
## set bd_path tmp/$project_name/$project_name.srcs/sources_1/bd/system
## file delete -force tmp/$project_name
## create_project $project_name tmp/$project_name -part $part_name
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
## create_bd_design system
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
## source cfg/ports.tcl
### create_bd_port -dir I -from 13 -to 0 adc_dat_a_i
### create_bd_port -dir I -from 13 -to 0 adc_dat_b_i
### create_bd_port -dir I adc_clk_p_i
### create_bd_port -dir I adc_clk_n_i
### create_bd_port -dir O adc_enc_p_o
### create_bd_port -dir O adc_enc_n_o
### create_bd_port -dir O adc_csn_o
### create_bd_port -dir O -from 13 -to 0 dac_dat_o
### create_bd_port -dir O dac_clk_o
### create_bd_port -dir O dac_rst_o
### create_bd_port -dir O dac_sel_o
### create_bd_port -dir O dac_wrt_o
### create_bd_port -dir O -from 3 -to 0 dac_pwm_o
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux0
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux1
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux9
### create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vaux8
### create_bd_port -dir IO -from 7 -to 0 exp_p_tri_io
### create_bd_port -dir IO -from 7 -to 0 exp_n_tri_io
### create_bd_port -dir O -from 1 -to 0 daisy_p_o
### create_bd_port -dir O -from 1 -to 0 daisy_n_o
### create_bd_port -dir I -from 1 -to 0 daisy_p_i
### create_bd_port -dir I -from 1 -to 0 daisy_n_i
### create_bd_port -dir O -from 7 -to 0 led_o
## set_property IP_REPO_PATHS tmp/cores [current_project]
## update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/cores'.
## set files [glob -nocomplain projects/$project_name/*.v projects/$project_name/*.sv]
## if {[llength $files] > 0} {
##   add_files -norecurse $files
## }
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
## set_property -dict [list CONFIG.PCW_USE_S_AXI_HP0 {1}] [get_bd_cells processing_system7_0]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
## set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {cfg/red_pitaya.xml}] [get_bd_cells processing_system7_0]
INFO: [PS7-1] Applying Custom Preset cfg/red_pitaya.xml...
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf util_ds_buf_1
## set_property -dict [list CONFIG.C_SIZE {2}] [get_bd_cells util_ds_buf_1]
## create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf util_ds_buf_2
## set_property -dict [list CONFIG.C_SIZE {2}] [get_bd_cells util_ds_buf_2]
## set_property -dict [list CONFIG.C_BUF_TYPE {OBUFDS}] [get_bd_cells util_ds_buf_2]
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio axi_gpio_0
## set_property -dict [list CONFIG.C_IS_DUAL {1} CONFIG.C_ALL_INPUTS_2 {1}] [get_bd_cells axi_gpio_0]
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_adc axis_red_pitaya_adc_0
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv pavel-demin:user:axis_red_pitaya_dac axis_red_pitaya_dac_0
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz clk_wiz_0
## set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
## set_property -dict [list CONFIG.PRIM_IN_FREQ {125.000} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {250.000} CONFIG.USE_RESET {false} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8.000} CONFIG.MMCM_CLKIN1_PERIOD {8.0} CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.000} CONFIG.CLKOUT1_JITTER {104.759} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '8.000' to '8.0' has been ignored for IP 'clk_wiz_0'
## endgroup
## startgroup
## create_bd_cell -type ip -vlnv xilinx.com:ip:dds_compiler dds_compiler_0
## set_property -dict [list CONFIG.PartsPresent {Phase_Generator_and_SIN_COS_LUT} CONFIG.Parameter_Entry {System_Parameters} CONFIG.Spurious_Free_Dynamic_Range {84} CONFIG.Frequency_Resolution {0.5} CONFIG.Amplitude_Mode {Unit_Circle} CONFIG.DDS_Clock_Rate {125} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {28} CONFIG.Output_Width {14} CONFIG.Has_Phase_Out {false} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.Latency {8} CONFIG.Output_Frequency1 {3.90625} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PINC1' from '100000000000000000000000' to '0' has been ignored for IP 'dds_compiler_0'
## endgroup
## connect_bd_net [get_bd_ports daisy_p_i] [get_bd_pins util_ds_buf_1/IBUF_DS_P]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_P is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
## connect_bd_net [get_bd_ports daisy_n_i] [get_bd_pins util_ds_buf_1/IBUF_DS_N]
WARNING: [BD 41-1306] The connection to interface pin /util_ds_buf_1/IBUF_DS_N is being overridden by the user. This pin will not be connected as a part of interface connection CLK_IN_D
## connect_bd_net [get_bd_ports daisy_p_o] [get_bd_pins util_ds_buf_2/OBUF_DS_P]
## connect_bd_net [get_bd_ports daisy_n_o] [get_bd_pins util_ds_buf_2/OBUF_DS_N]
## connect_bd_net [get_bd_pins util_ds_buf_1/IBUF_OUT] [get_bd_pins util_ds_buf_2/OBUF_IN]
## apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
## connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
## connect_bd_net [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
## connect_bd_net [get_bd_ports adc_clk_p_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_p]
## connect_bd_net [get_bd_ports adc_clk_n_i] [get_bd_pins axis_red_pitaya_adc_0/adc_clk_n]
## connect_bd_net [get_bd_ports adc_dat_a_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_a]
## connect_bd_net [get_bd_ports adc_dat_b_i] [get_bd_pins axis_red_pitaya_adc_0/adc_dat_b]
## connect_bd_net [get_bd_ports adc_csn_o] [get_bd_pins axis_red_pitaya_adc_0/adc_csn]
## connect_bd_net [get_bd_ports dac_clk_o] [get_bd_pins axis_red_pitaya_dac_0/dac_clk]
## connect_bd_net [get_bd_ports dac_rst_o] [get_bd_pins axis_red_pitaya_dac_0/dac_rst]
## connect_bd_net [get_bd_ports dac_sel_o] [get_bd_pins axis_red_pitaya_dac_0/dac_sel]
## connect_bd_net [get_bd_ports dac_wrt_o] [get_bd_pins axis_red_pitaya_dac_0/dac_wrt]
## connect_bd_net [get_bd_ports dac_dat_o] [get_bd_pins axis_red_pitaya_dac_0/dac_dat]
## connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins axis_red_pitaya_dac_0/locked]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axis_red_pitaya_dac_0/ddr_clk]
## connect_bd_net [get_bd_pins axis_red_pitaya_dac_0/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
## connect_bd_intf_net [get_bd_intf_pins dds_compiler_0/M_AXIS_DATA] [get_bd_intf_pins axis_red_pitaya_dac_0/S_AXIS]
## connect_bd_net [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins dds_compiler_0/aclk]
## connect_bd_net [get_bd_pins dds_compiler_0/aclk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
## apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
## set_property offset 0x42000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
## set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
## generate_target all [get_files  $bd_path/system.bd]
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_adc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_125M .
Exporting to file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File /home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 7089.438 ; gain = 0.000 ; free physical = 8482 ; free virtual = 30751
## make_wrapper -files [get_files $bd_path/system.bd] -top
## add_files -norecurse $bd_path/hdl/system_wrapper.v
## set files [glob -nocomplain cfg/*.xdc]
## if {[llength $files] > 0} {
##   add_files -norecurse -fileset constrs_1 $files
## }
## set_property VERILOG_DEFINE {TOOL_VIVADO} [current_fileset]
## set_property STRATEGY Flow_PerfOptimized_High [get_runs synth_1]
## set_property STRATEGY Performance_NetDelay_high [get_runs impl_1]
# add_files -norecurse frequency_counter.v
# add_files -norecurse pow2.v
# add_files -norecurse signal_decoder.v
# add_files -norecurse signal_split.v
# set_property -dict [list CONFIG.C_ALL_INPUTS {1} CONFIG.C_ALL_INPUTS_2 {0}] [get_bd_cells axi_gpio_0]
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xls_log2Ncycles
# set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {4}] [get_bd_cells xls_log2Ncycles]
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice xls_phase
# set_property -dict [list CONFIG.DIN_TO {5} CONFIG.DIN_FROM {31}] [get_bd_cells xls_phase]
# endgroup
# startgroup
# create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant xlc_reset
# endgroup
# set_property -dict [list CONFIG.Parameter_Entry {System_Parameters} CONFIG.Phase_Increment {Streaming} CONFIG.Phase_offset {None} CONFIG.Amplitude_Mode {Full_Range} CONFIG.Has_Phase_Out {false} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency_Configuration {Auto} CONFIG.Frequency_Resolution {0.5} CONFIG.Noise_Shaping {Auto} CONFIG.Phase_Width {28} CONFIG.Output_Width {14} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.M_DATA_Has_TUSER {Not_Required} CONFIG.M_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {8} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
# create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant axis_constant_0
# create_bd_cell -type module -reference signal_split signal_split_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT1' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_PORT2' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT1': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXIS_PORT2': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/cores'.
# create_bd_cell -type module -reference pow2 pos2_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/cores'.
# create_bd_cell -type module -reference signal_decoder signal_decoder_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/cores'.
# create_bd_cell -type module -reference frequency_counter frequency_counter_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXIS_OUT' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXIS_IN' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'M_AXIS_OUT'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXIS_IN': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/cores'.
# connect_bd_intf_net [get_bd_intf_pins signal_split_0/S_AXIS] [get_bd_intf_pins axis_red_pitaya_adc_0/M_AXIS]
# connect_bd_intf_net [get_bd_intf_pins frequency_counter_0/M_AXIS_OUT] [get_bd_intf_pins signal_decoder_0/S_AXIS]
# connect_bd_net [get_bd_pins signal_decoder_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
# connect_bd_net [get_bd_pins xlc_reset/dout] [get_bd_pins signal_decoder_0/rst]
# connect_bd_net [get_bd_ports led_o] [get_bd_pins signal_decoder_0/led_out]
# connect_bd_intf_net [get_bd_intf_pins frequency_counter_0/S_AXIS_IN] [get_bd_intf_pins signal_split_0/M_AXIS_PORT1]
# connect_bd_net [get_bd_pins frequency_counter_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
# connect_bd_net [get_bd_pins frequency_counter_0/rst] [get_bd_pins xlc_reset/dout]
# connect_bd_net [get_bd_pins pos2_0/N] [get_bd_pins frequency_counter_0/Ncycles]
# connect_bd_net [get_bd_pins xls_log2Ncycles/Dout] [get_bd_pins pos2_0/log2N]
# connect_bd_net [get_bd_pins frequency_counter_0/counter_output] [get_bd_pins axi_gpio_0/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
# connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_pins axi_gpio_0/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
# connect_bd_net [get_bd_pins xls_log2Ncycles/Din] [get_bd_pins axi_gpio_0/gpio2_io_o]
# connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins dds_compiler_0/S_AXIS_PHASE]
# connect_bd_net [get_bd_pins axis_red_pitaya_adc_0/adc_clk] [get_bd_pins axis_constant_0/aclk]
# connect_bd_net [get_bd_pins xls_phase/Dout] [get_bd_pins axis_constant_0/cfg_data]
# connect_bd_net [get_bd_pins xls_phase/Din] [get_bd_pins axi_gpio_0/gpio2_io_o]
# group_bd_cells SignalGenerator [get_bd_cells axis_red_pitaya_dac_0] [get_bd_cells dds_compiler_0] [get_bd_cells clk_wiz_0] [get_bd_cells axis_constant_0] [get_bd_cells xls_phase]
# group_bd_cells DataAcquisition [get_bd_cells axis_red_pitaya_adc_0] [get_bd_cells signal_split_0]
# group_bd_cells FrequencyCounter [get_bd_cells xls_log2Ncycles] [get_bd_cells pos2_0] [get_bd_cells frequency_counter_0]
# group_bd_cells PS7 [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_125M] [get_bd_cells ps7_0_axi_periph]
/PS7
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_bd_design
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/system.bd> 
Wrote  : </home/chengjie/Mossbauer_FPGA_DEV/prj/Examples/Frequency_counter/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 23 13:23:05 2024...
