#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 14 13:47:33 2023
# Process ID: 263288
# Current directory: D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_bch_sccs_256B_21B_13b_1_0_synth_1
# Command line: vivado.exe -log sys_top_bch_sccs_256B_21B_13b_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sys_top_bch_sccs_256B_21B_13b_1_0.tcl
# Log file: D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_bch_sccs_256B_21B_13b_1_0_synth_1/sys_top_bch_sccs_256B_21B_13b_1_0.vds
# Journal file: D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_bch_sccs_256B_21B_13b_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source sys_top_bch_sccs_256B_21B_13b_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 354.578 ; gain = 60.461
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.ipdefs/ip-repo_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 395.719 ; gain = 41.141
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.cache/ip 
Command: synth_design -top sys_top_bch_sccs_256B_21B_13b_1_0 -part xczu17eg-ffvc1760-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu17eg'
INFO: [Device 21-403] Loading part xczu17eg-ffvc1760-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 262428 
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:108]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:109]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:111]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:112]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:113]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderCommandReception with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:114]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:154]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:155]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:156]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:157]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:158]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:159]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:160]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:162]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:163]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:164]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderInputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:165]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHDecoderOutputControl with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:199]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderCommandChannel with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderCommandChannel.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderCommandChannel with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderCommandChannel.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderDataChannel with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:99]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderDataChannel with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:100]
WARNING: [Synth 8-2507] parameter declaration becomes local in BCHEncoderDataChannel with formal parameter declaration list [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:101]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1557.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sys_top_bch_sccs_256B_21B_13b_1_0' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ip/sys_top_bch_sccs_256B_21B_13b_1_0_1/synth/sys_top_bch_sccs_256B_21B_13b_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'BCHSCCS' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHSCCS.v:3]
	Parameter BCHDecMulti bound to: 2 - type: integer 
	Parameter GaloisFieldDegree bound to: 12 - type: integer 
	Parameter MaxErrorCountBits bound to: 9 - type: integer 
	Parameter Syndromes bound to: 27 - type: integer 
	Parameter ELPCoefficients bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BCHEncoderControl' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderControl.v:49]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SCFIFO_64x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/SCFIFO_64x64_withCount.v:47]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000010000000000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 64 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 64 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 4096 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 61 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 61 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000010000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4096 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 64 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 64 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 64 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 64 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 64 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 64 - type: integer 
	Parameter rstb_loop_iter bound to: 64 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 64 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (1#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (2#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (3#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 7 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (4#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (4#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 6 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (4#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (5#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (6#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'SCFIFO_64x64_withCount' (7#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/SCFIFO_64x64_withCount.v:47]
WARNING: [Synth 8-689] width (18) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderControl.v:134]
INFO: [Synth 8-6157] synthesizing module 'AutoFIFOPopControl' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/AutoFIFOPopControl.v:47]
INFO: [Synth 8-6155] done synthesizing module 'AutoFIFOPopControl' (8#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/AutoFIFOPopControl.v:47]
INFO: [Synth 8-6157] synthesizing module 'BCHEncoderCommandChannel' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderCommandChannel.v:49]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 2 - type: integer 
	Parameter DispatchCmd_PageReadFromRAM bound to: 6'b000001 
	Parameter DispatchCmd_SpareReadFromRAM bound to: 6'b000010 
	Parameter PageSize bound to: 4096 - type: integer 
	Parameter SpareSize bound to: 64 - type: integer 
	Parameter State_Idle bound to: 2'b00 
	Parameter State_EncodeReq bound to: 2'b01 
	Parameter State_ForwardReq bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'BCHEncoderCommandChannel' (9#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderCommandChannel.v:49]
INFO: [Synth 8-6157] synthesizing module 'BCHEncoderDataChannel' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ECCCtrlCmdType_Bypass bound to: 2'b00 
	Parameter ECCCtrlCmdType_PageEncode bound to: 2'b01 
	Parameter ECCCtrlCmdType_SpareEncode bound to: 2'b10 
	Parameter State_Idle bound to: 3'b000 
	Parameter State_Forward bound to: 3'b001 
	Parameter State_Encode bound to: 3'b011 
	Parameter State_ParityOut bound to: 3'b010 
	Parameter State_LoopEnd bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:232]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:253]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:264]
INFO: [Synth 8-6157] synthesizing module 'CRC_Generator' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/CRC_generator.v:49]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter HASH_LENGTH bound to: 64 - type: integer 
	Parameter INPUT_COUNT_BITS bound to: 13 - type: integer 
	Parameter INPUT_COUNT bound to: 4158 - type: integer 
	Parameter OUTPUT_COUNT bound to: 2 - type: integer 
	Parameter CRC_GEN_FSM_BIT bound to: 7 - type: integer 
	Parameter CrcGenReset bound to: 7'b0000001 
	Parameter CrcGenStart bound to: 7'b0000010 
	Parameter CrcGenFeedBack bound to: 7'b0000100 
	Parameter CrcGenMessageTransferPause bound to: 7'b0001000 
	Parameter CrcGenParityOutStart bound to: 7'b0010000 
	Parameter CrcGenParityOutShift bound to: 7'b0100000 
	Parameter CrcGenParityOutPause bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'CRC_parallel_m_lfs_XOR' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/CRC_parallel_m_lfs_XOR.v:49]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter HASH_LENGTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CRC_serial_m_lfs_XOR' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/CRC_serial_m_lfs_XOR.v:49]
	Parameter HASH_LENGTH bound to: 64 - type: integer 
	Parameter HASH_VALUE bound to: 65'b11001001011011000101011110010101110101111000011100001111010000101 
INFO: [Synth 8-6155] done synthesizing module 'CRC_serial_m_lfs_XOR' (10#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/CRC_serial_m_lfs_XOR.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CRC_parallel_m_lfs_XOR' (11#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/CRC_parallel_m_lfs_XOR.v:49]
INFO: [Synth 8-6155] done synthesizing module 'CRC_Generator' (12#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/CRC_generator.v:49]
INFO: [Synth 8-6157] synthesizing module 'EncWidthConverter32to16' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/EncWidthConverter32to16.v:49]
	Parameter InputDataWidth bound to: 32 - type: integer 
	Parameter OutputDataWidth bound to: 16 - type: integer 
	Parameter State_Idle bound to: 5'b00001 
	Parameter State_Input bound to: 5'b00010 
	Parameter State_Shift bound to: 5'b00100 
	Parameter State_InPause bound to: 5'b01000 
	Parameter State_OutPause bound to: 5'b10000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/EncWidthConverter32to16.v:135]
INFO: [Synth 8-6155] done synthesizing module 'EncWidthConverter32to16' (13#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/EncWidthConverter32to16.v:49]
INFO: [Synth 8-6157] synthesizing module 'BCHEncoderX' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderX.v:49]
	Parameter Multi bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'd_BCH_encoder_top' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_encoder_top.v:54]
	Parameter D_BCH_ENC_FSM_BIT bound to: 7 - type: integer 
	Parameter RESET bound to: 7'b0000001 
	Parameter ENCD_ST bound to: 7'b0000010 
	Parameter ENCD_FB bound to: 7'b0000100 
	Parameter P_O_STR bound to: 7'b0001000 
	Parameter P_O_STBY bound to: 7'b0010000 
	Parameter P_O_SHF bound to: 7'b0100000 
	Parameter MSG_T_P bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'd_parallel_m_lfs_XOR' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_parallel_m_lfs_XOR.v:54]
INFO: [Synth 8-6157] synthesizing module 'd_serial_m_lfs_XOR' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_serial_m_lfs_XOR.v:54]
	Parameter D_BCH_ENC_G_POLY bound to: 169'b1100011001001101001001011010010000001010100100010101010000111100111110110010110000100000001101100011000011111011010100011001110110100011110100100001001101010100010111001 
INFO: [Synth 8-6155] done synthesizing module 'd_serial_m_lfs_XOR' (14#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_serial_m_lfs_XOR.v:54]
INFO: [Synth 8-6155] done synthesizing module 'd_parallel_m_lfs_XOR' (15#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_parallel_m_lfs_XOR.v:54]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_encoder_top.v:177]
INFO: [Synth 8-6155] done synthesizing module 'd_BCH_encoder_top' (16#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_encoder_top.v:54]
INFO: [Synth 8-6155] done synthesizing module 'BCHEncoderX' (17#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderX.v:49]
INFO: [Synth 8-6157] synthesizing module 'EncWidthConverter16to32' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/EncWidthConverter16to32.v:49]
	Parameter InputDataWidth bound to: 16 - type: integer 
	Parameter OutputDataWidth bound to: 32 - type: integer 
	Parameter State_Idle bound to: 5'b00001 
	Parameter State_Input bound to: 5'b00010 
	Parameter State_Shift bound to: 5'b00100 
	Parameter State_InPause bound to: 5'b01000 
	Parameter State_OutPause bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'EncWidthConverter16to32' (18#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/EncWidthConverter16to32.v:49]
WARNING: [Synth 8-689] width (33) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:468]
WARNING: [Synth 8-6014] Unused sequential element rLength_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:230]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'BCHEncoderDataChannel' (19#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderDataChannel.v:49]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'BCHEncoderControl' (20#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHEncoderControl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BCHDecoderControl' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderControl.v:49]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 2 - type: integer 
	Parameter Multi bound to: 2 - type: integer 
	Parameter GaloisFieldDegree bound to: 12 - type: integer 
	Parameter MaxErrorCountBits bound to: 9 - type: integer 
	Parameter Syndromes bound to: 27 - type: integer 
	Parameter ELPCoefficients bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BCHDecoderCommandReception' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:49]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 2 - type: integer 
	Parameter DispatchCmd_PageWriteToRAM bound to: 6'b000001 
	Parameter DispatchCmd_SpareWriteToRAM bound to: 6'b000010 
	Parameter ECCCtrlCmdType_Bypass bound to: 2'b00 
	Parameter ECCCtrlCmdType_PageDecode bound to: 2'b01 
	Parameter ECCCtrlCmdType_SpareDecode bound to: 2'b10 
	Parameter ECCCtrlCmdType_ErrcntReport bound to: 2'b11 
	Parameter State_Idle bound to: 1'b0 
	Parameter State_PushCmdJob bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:128]
INFO: [Synth 8-6157] synthesizing module 'SCFIFO_128x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/SCFIFO_128x64_withCount.v:47]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: std - type: string 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0000010000000000 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 64 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 128 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 1 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0400 - type: string 
	Parameter READ_MODE bound to: 0 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 128 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 0 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 64 - type: integer 
	Parameter FIFO_SIZE bound to: 8192 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 7 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 6 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 6 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b0 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 10 - type: integer 
	Parameter PF_THRESH_MIN bound to: 3 - type: integer 
	Parameter PF_THRESH_MAX bound to: 61 - type: integer 
	Parameter PE_THRESH_MIN bound to: 3 - type: integer 
	Parameter PE_THRESH_MAX bound to: 61 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 7 - type: integer 
	Parameter RD_LATENCY bound to: 1 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0000010000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 128 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 128 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 6 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 128 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 64 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 128 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 128 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 6 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 128 - type: integer 
	Parameter rstb_loop_iter bound to: 128 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 128 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (20#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (20#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized0' (20#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'SCFIFO_128x64_withCount' (21#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/SCFIFO_128x64_withCount.v:47]
WARNING: [Synth 8-689] width (66) of port connection 'oPopData' does not match port width (128) of module 'SCFIFO_128x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:207]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'BCHDecoderCommandReception' (22#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderCommandReception.v:49]
INFO: [Synth 8-6157] synthesizing module 'BCHDecoderInputControl' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:49]
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 2 - type: integer 
	Parameter DataWidthDiv bound to: 2 - type: integer 
	Parameter PageChunkSize bound to: 256 - type: integer 
	Parameter SpareChunkSize bound to: 64 - type: integer 
	Parameter ErrorInfoSize bound to: 10 - type: integer 
	Parameter ChunkIteration bound to: 31 - type: integer 
	Parameter ChunkIterationBits bound to: 7 - type: integer 
	Parameter MaxErrorCountBits bound to: 9 - type: integer 
	Parameter ECCCtrlCmdType_Bypass bound to: 2'b00 
	Parameter ECCCtrlCmdType_PageDecode bound to: 2'b01 
	Parameter ECCCtrlCmdType_SpareDecode bound to: 2'b10 
	Parameter ECCCtrlCmdType_ErrcntReport bound to: 2'b11 
	Parameter State_Idle bound to: 11'b00000000001 
	Parameter State_BypassCmd bound to: 11'b00000000010 
	Parameter State_BypassTrf bound to: 11'b00000000100 
	Parameter State_ErrcntCmd bound to: 11'b00000001000 
	Parameter State_PageDecCmd bound to: 11'b00000010000 
	Parameter State_PageDecStandby bound to: 11'b00000100000 
	Parameter State_PageDecDataIn bound to: 11'b00001000000 
	Parameter State_PageDecLoop bound to: 11'b00010000000 
	Parameter State_SpareDecStandby bound to: 11'b00100000000 
	Parameter State_SpareDecDataIn bound to: 11'b01000000000 
	Parameter State_SpareDecCmd bound to: 11'b10000000000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:313]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:324]
INFO: [Synth 8-6155] done synthesizing module 'BCHDecoderInputControl' (23#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderInputControl.v:49]
INFO: [Synth 8-6157] synthesizing module 'BCHDecoderX' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderX.v:49]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter Multi bound to: 2 - type: integer 
	Parameter MaxErrorCountBits bound to: 9 - type: integer 
	Parameter GaloisFieldDegree bound to: 12 - type: integer 
	Parameter Syndromes bound to: 27 - type: integer 
	Parameter ELPCoefficients bound to: 15 - type: integer 
	Parameter ChunkSize bound to: 256 - type: integer 
	Parameter ChunkSizeBits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PageDecoderTop' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/PageDecoderTop.v:54]
	Parameter Multi bound to: 2 - type: integer 
	Parameter GaloisFieldDegree bound to: 12 - type: integer 
	Parameter MaxErrorCountBits bound to: 9 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter Syndromes bound to: 27 - type: integer 
	Parameter ELPCoefficients bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DecWidthConverter32to16' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/DecWidthConverter32to16.v:49]
	Parameter InputDataWidth bound to: 32 - type: integer 
	Parameter OutputDataWidth bound to: 16 - type: integer 
	Parameter State_Idle bound to: 5'b00001 
	Parameter State_Input bound to: 5'b00010 
	Parameter State_Shift bound to: 5'b00100 
	Parameter State_InPause bound to: 5'b01000 
	Parameter State_OutPause bound to: 5'b10000 
INFO: [Synth 8-6155] done synthesizing module 'DecWidthConverter32to16' (24#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/DecWidthConverter32to16.v:49]
INFO: [Synth 8-6157] synthesizing module 'd_BCH_SC_X' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_SC_X.v:50]
	Parameter Multi bound to: 2 - type: integer 
	Parameter GF bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'd_BCH_SC_top' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_SC_top.v:59]
	Parameter SC_FSM_BIT bound to: 8 - type: integer 
	Parameter RESET_SC bound to: 8'b00000001 
	Parameter SDR_STwB bound to: 8'b00000010 
	Parameter SDR_FBwB bound to: 8'b00000100 
	Parameter SDR_FBwoB bound to: 8'b00001000 
	Parameter COD_T_PwB bound to: 8'b00010000 
	Parameter COD_T_PwoB bound to: 8'b00100000 
	Parameter EVALUATION bound to: 8'b01000000 
	Parameter SDR_OUT bound to: 8'b10000000 
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_001' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:55]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_001' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:55]
	Parameter MIN_POLY bound to: 13'b1001100100001 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_001' (25#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:55]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_001' (26#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:55]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_003' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:75]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_003' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:80]
	Parameter MIN_POLY bound to: 13'b1111010111001 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_003' (27#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:80]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_003' (28#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:75]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_005' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:95]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_005' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:105]
	Parameter MIN_POLY bound to: 13'b1000010100011 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_005' (29#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:105]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_005' (30#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:95]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_007' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:115]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_007' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:130]
	Parameter MIN_POLY bound to: 13'b1000010100101 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_007' (31#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:130]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_007' (32#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:115]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_009' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:135]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_009' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:155]
	Parameter MIN_POLY bound to: 13'b1101110001111 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_009' (33#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:155]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_009' (34#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:135]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_011' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:155]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_011' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:180]
	Parameter MIN_POLY bound to: 13'b1011100010101 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_011' (35#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:180]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_011' (36#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:155]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_013' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:175]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_013' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:205]
	Parameter MIN_POLY bound to: 13'b1010101001011 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_013' (37#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:205]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_013' (38#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:175]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_015' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:195]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_015' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:230]
	Parameter MIN_POLY bound to: 13'b1000011001111 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_015' (39#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:230]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_015' (40#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:195]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_017' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:215]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_017' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:255]
	Parameter MIN_POLY bound to: 13'b1011111000001 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_017' (41#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:255]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_017' (42#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:215]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_019' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:235]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_019' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:280]
	Parameter MIN_POLY bound to: 13'b1110010111011 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_019' (43#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:280]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_019' (44#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:235]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_021' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:255]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_021' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:305]
	Parameter MIN_POLY bound to: 13'b1000000110101 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_021' (45#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:305]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_021' (46#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:255]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_023' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:275]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_023' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:330]
	Parameter MIN_POLY bound to: 13'b1100111001001 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_023' (47#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:330]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_023' (48#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:275]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_025' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:295]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_025' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:355]
	Parameter MIN_POLY bound to: 13'b1100100101101 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_025' (49#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:355]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_025' (50#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:295]
INFO: [Synth 8-6157] synthesizing module 'd_SC_parallel_lfs_XOR_027' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:315]
INFO: [Synth 8-6157] synthesizing module 'd_SC_serial_lfs_XOR_027' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:380]
	Parameter MIN_POLY bound to: 13'b1011101001111 
INFO: [Synth 8-6155] done synthesizing module 'd_SC_serial_lfs_XOR_027' (51#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_s_lfs_XOR.v:380]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_parallel_lfs_XOR_027' (52#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_deviders_p_lfs_XOR.v:315]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_001' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:54]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_001' (53#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:54]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_002' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:72]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_002' (54#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:72]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_003' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:90]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_003' (55#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:90]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_004' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:108]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_004' (56#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:108]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_005' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:126]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_005' (57#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:126]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_006' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:144]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_006' (58#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:144]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_007' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:162]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_007' (59#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:162]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_008' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:180]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_008' (60#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:180]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_009' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:198]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_009' (61#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:198]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_010' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:216]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_010' (62#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:216]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_011' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:234]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_011' (63#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:234]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_012' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:252]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_012' (64#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:252]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_013' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:270]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_013' (65#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:270]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_014' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:288]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_014' (66#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:288]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_015' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:306]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_015' (67#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:306]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_016' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:324]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_016' (68#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:324]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_017' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:342]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_017' (69#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:342]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_018' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:360]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_018' (70#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:360]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_019' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:378]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_019' (71#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:378]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_020' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:396]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_020' (72#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:396]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_021' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:414]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_021' (73#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:414]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_022' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:432]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_022' (74#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:432]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_023' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:450]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_023' (75#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:450]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_024' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:468]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_024' (76#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:468]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_025' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:486]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_025' (77#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:486]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_026' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:504]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_026' (78#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:504]
INFO: [Synth 8-6157] synthesizing module 'd_SC_evaluation_matrix_027' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:522]
INFO: [Synth 8-6155] done synthesizing module 'd_SC_evaluation_matrix_027' (79#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_SC_evaluation_matrices.v:522]
WARNING: [Synth 8-6014] Unused sequential element r_output_counter_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_SC_top.v:265]
INFO: [Synth 8-6155] done synthesizing module 'd_BCH_SC_top' (80#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_SC_top.v:59]
INFO: [Synth 8-6155] done synthesizing module 'd_BCH_SC_X' (81#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_SC_X.v:50]
INFO: [Synth 8-6157] synthesizing module 'd_r_message_buffer_X' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_r_message_buffer_X.v:49]
	Parameter Multi bound to: 2 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter DataWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: read_first - type: string 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 20480 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 16 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 16 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1280 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 16 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 16 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 16 - type: integer 
	Parameter rstb_loop_iter bound to: 16 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 16 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (81#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (82#1) [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'd_r_message_buffer_X' (83#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_r_message_buffer_X.v:49]
WARNING: [Synth 8-689] width (2) of port connection 'i_c_message_output_cmplt' does not match port width (1) of module 'd_r_message_buffer_X' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/PageDecoderTop.v:237]
INFO: [Synth 8-6157] synthesizing module 'd_BCH_CS_X' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_BCH_CS_X.v:51]
	Parameter Multi bound to: 2 - type: integer 
	Parameter GF bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'd_BCH_CS_top' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_top.v:61]
	Parameter CS_FSM_BIT bound to: 13 - type: integer 
	Parameter RESET bound to: 13'b0000000000001 
	Parameter DELAY bound to: 13'b0000000000010 
	Parameter DELAY_FWD bound to: 13'b0000000000100 
	Parameter EVAL_SHT bound to: 13'b0000000001000 
	Parameter CS_STRT bound to: 13'b0000000010000 
	Parameter CS_FBCK bound to: 13'b0000000100000 
	Parameter CS_STBY bound to: 13'b0000001000000 
	Parameter CS_FNLS bound to: 13'b0000010000000 
	Parameter FWD_MODE bound to: 13'b0000100000000 
	Parameter FWD_STRT bound to: 13'b0001000000000 
	Parameter FWD_FBCK bound to: 13'b0010000000000 
	Parameter FWD_STBY bound to: 13'b0100000000000 
	Parameter FWD_FNLS bound to: 13'b1000000000000 
INFO: [Synth 8-6157] synthesizing module 'd_CS_shortening_matrix_alpha_to_001' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:70]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_001' (84#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:70]
INFO: [Synth 8-6157] synthesizing module 'd_CS_shortening_matrix_alpha_to_002' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:88]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_002' (85#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:88]
INFO: [Synth 8-6157] synthesizing module 'd_CS_shortening_matrix_alpha_to_003' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:106]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_003' (86#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:106]
INFO: [Synth 8-6157] synthesizing module 'd_CS_shortening_matrix_alpha_to_004' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:124]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_004' (87#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:124]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_005' (88#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:142]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_006' (89#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:160]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_007' (90#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:178]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_008' (91#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:196]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_009' (92#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:214]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_010' (93#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:232]
INFO: [Synth 8-6155] done synthesizing module 'd_CS_shortening_matrix_alpha_to_011' (94#1) [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/d_CS_evaluation_matrices.v:250]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter InputDataWidth bound to: 16 - type: integer 
	Parameter OutputDataWidth bound to: 32 - type: integer 
	Parameter State_Idle bound to: 4'b0001 
	Parameter State_Input bound to: 4'b0010 
	Parameter State_Shift bound to: 4'b0100 
	Parameter State_Pause bound to: 4'b1000 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
	Parameter AddressWidth bound to: 32 - type: integer 
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter InnerIFLengthWidth bound to: 16 - type: integer 
	Parameter ThisID bound to: 2 - type: integer 
	Parameter Multi bound to: 2 - type: integer 
	Parameter MaxErrorCountBits bound to: 9 - type: integer 
	Parameter ChunkIteration bound to: 31 - type: integer 
	Parameter ChunkIterationBits bound to: 7 - type: integer 
	Parameter ErrorInfoSize bound to: 10 - type: integer 
	Parameter PageChunkSize bound to: 128 - type: integer 
	Parameter SpareChunkSize bound to: 64 - type: integer 
	Parameter DataWidthDiv bound to: 2 - type: integer 
	Parameter ECCCtrlCmdType_Bypass bound to: 2'b00 
	Parameter ECCCtrlCmdType_PageDecode bound to: 2'b01 
	Parameter ECCCtrlCmdType_SpareDecode bound to: 2'b10 
	Parameter ECCCtrlCmdType_ErrCntReport bound to: 2'b11 
	Parameter State_Idle bound to: 9'b000000001 
	Parameter State_BypassCmd bound to: 9'b000000010 
	Parameter State_BypassTrf bound to: 9'b000000100 
	Parameter State_ErrCntCmd bound to: 9'b000001000 
	Parameter State_ErrCntTrf bound to: 9'b000010000 
	Parameter State_DecStandby bound to: 9'b000100000 
	Parameter State_DecTrfCmd bound to: 9'b001000000 
	Parameter State_DecTrf bound to: 9'b010000000 
	Parameter State_DecLoop bound to: 9'b100000000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:288]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:300]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:313]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:404]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:427]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:443]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:458]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:474]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:486]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:498]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter HASH_LENGTH bound to: 64 - type: integer 
	Parameter INPUT_COUNT_BITS bound to: 13 - type: integer 
	Parameter INPUT_COUNT bound to: 4160 - type: integer 
	Parameter CRC_CHK_FSM_BIT bound to: 5 - type: integer 
	Parameter CrcChkReset bound to: 5'b00001 
	Parameter CrcChkStart bound to: 5'b00010 
	Parameter CrcChkFeedBack bound to: 5'b00100 
	Parameter CrcChkMessageTransferPause bound to: 5'b01000 
	Parameter CrcChkParityCheck bound to: 5'b10000 
WARNING: [Synth 8-6014] Unused sequential element rCmdSourceID_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:328]
WARNING: [Synth 8-6014] Unused sequential element rCmdTargetID_reg was removed.  [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderOutputControl.v:329]
WARNING: [Synth 8-689] width (33) of port connection 'oPopData' does not match port width (64) of module 'SCFIFO_64x64_withCount' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderControl.v:376]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3331] design xpm_fifo_rst has unconnected port rd_clk
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[63]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[62]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[61]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[60]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[59]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[58]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[57]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[56]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[55]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[54]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[53]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[52]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[51]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[50]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[49]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[48]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[47]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[46]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[45]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[44]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[43]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[42]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[41]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[40]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[39]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[38]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[37]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[36]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[35]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[34]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[33]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[32]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[31]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[30]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[29]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[28]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[27]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[26]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[25]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[24]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[23]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[22]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[21]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[20]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[19]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[18]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[17]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[16]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port regceb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port web[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[15]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[14]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[13]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[12]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[11]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[10]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[9]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[8]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[7]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[6]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[5]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[4]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[3]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[2]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[1]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base__parameterized1 has unconnected port injectdbiterrb
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1717.320 ; gain = 160.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1736.227 ; gain = 178.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:37 . Memory (MB): peak = 1736.227 ; gain = 178.945
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHDecoderControl/Inst_DataQueue/Inst_DPBSCFIFO64x64WC'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHDecoderControl/Inst_DataQueue/Inst_DPBSCFIFO64x64WC'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHEncoderControl/DataBuffer/Inst_DPBSCFIFO64x64WC'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHEncoderControl/DataBuffer/Inst_DPBSCFIFO64x64WC'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_bch_sccs_256B_21B_13b_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_bch_sccs_256B_21B_13b_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderBRAM_X/PM_DI_DQ_Buffer'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderBRAM_X/PM_DI_DQ_Buffer'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sys_top_bch_sccs_256B_21B_13b_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sys_top_bch_sccs_256B_21B_13b_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1889.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1900.066 ; gain = 10.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1900.066 ; gain = 342.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu17eg-ffvc1760-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1900.066 ; gain = 342.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/Inst_BCHEncoderControl/DataBuffer/Inst_DPBSCFIFO64x64WC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_BCHDecoderControl/Inst_DataQueue/Inst_DPBSCFIFO64x64WC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_BCHDecoderControl/Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderBRAM_X/PM_DI_DQ_Buffer. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:01:16 . Memory (MB): peak = 1900.066 ; gain = 342.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rCmdChCurState_reg' in module 'BCHEncoderCommandChannel'
INFO: [Synth 8-802] inferred FSM for state register 'r_cur_state_reg' in module 'CRC_Generator'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'EncWidthConverter32to16'
INFO: [Synth 8-802] inferred FSM for state register 'r_cur_state_reg' in module 'd_BCH_encoder_top'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'EncWidthConverter16to32'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'BCHEncoderDataChannel'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'BCHDecoderInputControl'
INFO: [Synth 8-5544] ROM "rNextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'DecWidthConverter32to16'
INFO: [Synth 8-802] inferred FSM for state register 'r_cur_state_reg' in module 'd_BCH_SC_top'
INFO: [Synth 8-802] inferred FSM for state register 'r_cur_state_reg' in module 'd_BCH_CS_top'
INFO: [Synth 8-5546] ROM "r_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_e000_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_000_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_000" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_feedback_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_BRAM_read_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_waiting_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'DecWidthConverter16to32'
INFO: [Synth 8-4471] merging register 'genblk1[1].rDecoderStatus_reg[1:1]' into 'genblk1[0].rDecoderStatus_reg[0:0]' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderX.v:154]
INFO: [Synth 8-4471] merging register 'genblk1[1].rSuccessStatus_reg[1:1]' into 'genblk1[0].rSuccessStatus_reg[0:0]' [d:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.srcs/sources_1/bd/sys_top/ipshared/5560/src/BCHDecoderX.v:163]
INFO: [Synth 8-802] inferred FSM for state register 'r_cur_state_reg' in module 'CRC_Checker'
INFO: [Synth 8-802] inferred FSM for state register 'rCurState_reg' in module 'BCHDecoderOutputControl'
INFO: [Synth 8-5546] ROM "rOutMuxSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rNextState" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-6904] The RAM "xpm_memory_base:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                               00 |                               00
         State_EncodeReq |                               01 |                               01
        State_ForwardReq |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCmdChCurState_reg' using encoding 'sequential' in module 'BCHEncoderCommandChannel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             CrcGenReset |                          0000001 |                          0000001
             CrcGenStart |                          0000010 |                          0000010
CrcGenMessageTransferPause |                          0001000 |                          0001000
          CrcGenFeedBack |                          0000100 |                          0000100
    CrcGenParityOutStart |                          0010000 |                          0010000
    CrcGenParityOutShift |                          0100000 |                          0100000
    CrcGenParityOutPause |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'CRC_Generator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              State_Idle |                            00001 |                            00001
             State_Input |                            00010 |                            00010
           State_InPause |                            01000 |                            01000
             State_Shift |                            00100 |                            00100
          State_OutPause |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'EncWidthConverter32to16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   RESET |                          0000001 |                          0000001
                 ENCD_ST |                          0000010 |                          0000010
                 MSG_T_P |                          1000000 |                          1000000
                 ENCD_FB |                          0000100 |                          0000100
                 P_O_STR |                          0001000 |                          0001000
                 P_O_SHF |                          0100000 |                          0100000
                P_O_STBY |                          0010000 |                          0010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_BCH_encoder_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              State_Idle |                            00001 |                            00001
             State_Input |                            00010 |                            00010
           State_InPause |                            01000 |                            01000
             State_Shift |                            00100 |                            00100
          State_OutPause |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'EncWidthConverter16to32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              State_Idle |                            00001 |                              000
           State_Forward |                            00010 |                              001
            State_Encode |                            00100 |                              011
         State_ParityOut |                            01000 |                              010
           State_LoopEnd |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rCurState_reg' using encoding 'one-hot' in module 'BCHEncoderDataChannel'
INFO: [Synth 8-6904] The RAM "xpm_memory_base__parameterized0:/gen_wr_a.gen_word_narrow.mem_reg" of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              State_Idle |                      00000000001 |                      00000000001
        State_PageDecCmd |                      00000010000 |                      00000010000
    State_PageDecStandby |                      00000100000 |                      00000100000
     State_PageDecDataIn |                      00001000000 |                      00001000000
       State_PageDecLoop |                      00010000000 |                      00010000000
   State_SpareDecStandby |                      00100000000 |                      00100000000
    State_SpareDecDataIn |                      01000000000 |                      01000000000
       State_SpareDecCmd |                      10000000000 |                      10000000000
         State_ErrcntCmd |                      00000001000 |                      00000001000
         State_BypassCmd |                      00000000010 |                      00000000010
         State_BypassTrf |                      00000000100 |                      00000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'BCHDecoderInputControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              State_Idle |                            00001 |                            00001
             State_Input |                            00010 |                            00010
           State_InPause |                            01000 |                            01000
             State_Shift |                            00100 |                            00100
          State_OutPause |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'DecWidthConverter32to16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                RESET_SC |                         00000001 |                         00000001
                SDR_STwB |                         00000010 |                         00000010
               COD_T_PwB |                         00010000 |                         00010000
                SDR_FBwB |                         00000100 |                         00000100
              COD_T_PwoB |                         00100000 |                         00100000
               SDR_FBwoB |                         00001000 |                         00001000
              EVALUATION |                         01000000 |                         01000000
                 SDR_OUT |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_BCH_SC_top'
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "xpm_memory_base__parameterized1:/gen_wr_a.gen_word_narrow.mem_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                   RESET |                    0000000000001 |                    0000000000001
               DELAY_FWD |                    0000000000100 |                    0000000000100
                   DELAY |                    0000000000010 |                    0000000000010
                EVAL_SHT |                    0000000001000 |                    0000000001000
                 CS_STRT |                    0000000010000 |                    0000000010000
                 CS_FBCK |                    0000000100000 |                    0000000100000
                 CS_STBY |                    0000001000000 |                    0000001000000
                 CS_FNLS |                    0000010000000 |                    0000010000000
                FWD_MODE |                    0000100000000 |                    0000100000000
                FWD_STRT |                    0001000000000 |                    0001000000000
                FWD_FBCK |                    0010000000000 |                    0010000000000
                FWD_STBY |                    0100000000000 |                    0100000000000
                FWD_FNLS |                    1000000000000 |                    1000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'd_BCH_CS_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              State_Idle |                             0001 |                             0001
             State_Input |                             0010 |                             0010
             State_Shift |                             0100 |                             0100
             State_Pause |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'DecWidthConverter16to32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
             CrcChkReset |                            00001 |                            00001
             CrcChkStart |                            00010 |                            00010
CrcChkMessageTransferPause |                            01000 |                            01000
          CrcChkFeedBack |                            00100 |                            00100
       CrcChkParityCheck |                            10000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'r_cur_state_reg' in module 'CRC_Checker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              State_Idle |                        000000001 |                        000000001
        State_DecStandby |                        000100000 |                        000100000
         State_DecTrfCmd |                        001000000 |                        001000000
            State_DecTrf |                        010000000 |                        010000000
           State_DecLoop |                        100000000 |                        100000000
         State_ErrCntCmd |                        000001000 |                        000001000
         State_ErrCntTrf |                        000010000 |                        000010000
         State_BypassCmd |                        000000010 |                        000000010
         State_BypassTrf |                        000000100 |                        000000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rCurState_reg' in module 'BCHDecoderOutputControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:01:34 . Memory (MB): peak = 1900.066 ; gain = 342.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |BCHDecoderControl |           1|     59940|
|2     |BCHEncoderControl |           1|     10694|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 5     
	   4 Input      7 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
	   4 Input      6 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	  15 Input     12 Bit         XORs := 16    
	   2 Input      1 Bit         XORs := 7176  
	   3 Input      1 Bit         XORs := 1494  
	   4 Input      1 Bit         XORs := 918   
	   5 Input      1 Bit         XORs := 580   
	   6 Input      1 Bit         XORs := 188   
	   7 Input      1 Bit         XORs := 26    
	   8 Input      1 Bit         XORs := 16    
	   9 Input      1 Bit         XORs := 4     
+---Registers : 
	              328 Bit    Registers := 1     
	              264 Bit    Registers := 1     
	              168 Bit    Registers := 10    
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 10    
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 10    
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 60    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 16    
	                6 Bit    Registers := 22    
	                5 Bit    Registers := 10    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 52    
+---RAMs : 
	              20K Bit         RAMs := 1     
	               8K Bit         RAMs := 1     
	               4K Bit         RAMs := 3     
+---Muxes : 
	   3 Input    328 Bit        Muxes := 2     
	   4 Input    264 Bit        Muxes := 2     
	   8 Input    168 Bit        Muxes := 2     
	   9 Input    168 Bit        Muxes := 2     
	  14 Input    168 Bit        Muxes := 6     
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   8 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 2     
	   5 Input     16 Bit        Muxes := 5     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 18    
	  14 Input     13 Bit        Muxes := 4     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 56    
	  14 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	  12 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	  14 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 18    
	   4 Input      9 Bit        Muxes := 3     
	   9 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 40    
	   8 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 12    
	  14 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 47    
	   8 Input      7 Bit        Muxes := 8     
	   3 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 65    
	   3 Input      6 Bit        Muxes := 17    
	   5 Input      6 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 76    
	   3 Input      5 Bit        Muxes := 3     
	   6 Input      5 Bit        Muxes := 14    
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 56    
	   5 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 27    
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 49    
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 65    
	   3 Input      1 Bit        Muxes := 33    
	   4 Input      1 Bit        Muxes := 10    
	   8 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 4     
	   9 Input      1 Bit        Muxes := 6     
	  14 Input      1 Bit        Muxes := 16    
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module AutoFIFOPopControl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BCHEncoderCommandChannel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module CRC_serial_m_lfs_XOR__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module EncWidthConverter32to16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   6 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module d_serial_m_lfs_XOR__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_BCH_encoder_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input    168 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module d_serial_m_lfs_XOR__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_serial_m_lfs_XOR 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 76    
Module d_BCH_encoder_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input    168 Bit        Muxes := 1     
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 11    
	   8 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
Module EncWidthConverter16to32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   6 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module AutoFIFOPopControl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BCHEncoderDataChannel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module AutoFIFOPopControl__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module xpm_fifo_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module BCHDecoderCommandReception 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BCHDecoderInputControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 4     
	  12 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 6     
Module DecWidthConverter32to16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   6 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module d_SC_serial_lfs_XOR_001__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_003__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_005__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_009__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_011__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_019__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_021__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_023__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_027__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_evaluation_matrix_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 5     
Module d_SC_evaluation_matrix_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
Module d_SC_evaluation_matrix_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
Module d_SC_evaluation_matrix_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 4     
Module d_SC_evaluation_matrix_015__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 4     
Module d_SC_evaluation_matrix_016__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_017__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_018__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_019__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_020__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_021__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_022__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_023__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_024__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_025__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_026__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_027__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
Module d_BCH_SC_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	               12 Bit    Registers := 28    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input    168 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 28    
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
Module d_SC_serial_lfs_XOR_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_015 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_017 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_019__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_019 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_021__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_021 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module d_SC_serial_lfs_XOR_023__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_023 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_025 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module d_SC_serial_lfs_XOR_027__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_serial_lfs_XOR_027 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module d_SC_evaluation_matrix_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_004 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 5     
Module d_SC_evaluation_matrix_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
Module d_SC_evaluation_matrix_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
Module d_SC_evaluation_matrix_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_009 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 6     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   8 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 4     
Module d_SC_evaluation_matrix_015 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 4     
Module d_SC_evaluation_matrix_016 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_017 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_018 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_019 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_020 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_021 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_022 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   7 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_023 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_024 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 4     
	   8 Input      1 Bit         XORs := 1     
Module d_SC_evaluation_matrix_025 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_026 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
Module d_SC_evaluation_matrix_027 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
Module d_BCH_SC_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	              168 Bit    Registers := 1     
	               12 Bit    Registers := 28    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input    168 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 28    
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 12    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 4     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	              20K Bit         RAMs := 1     
Module d_r_message_buffer_X 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module d_CS_shortening_matrix_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
Module d_CS_shortening_matrix_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
Module d_CS_shortening_matrix_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 5     
Module d_CS_shortening_matrix_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_shortening_matrix_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_shortening_matrix_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 1     
Module d_CS_shortening_matrix_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
Module d_CS_shortening_matrix_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_001_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_001_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_001_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_001_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_001_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_001_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_001_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_001_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_002_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_002_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_002_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_003_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_003_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_003_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_003_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_003_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 7     
Module d_CS_evaluation_matrix_slot_003_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_003_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_004_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_004_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_004_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_005_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_005_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_005_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   5 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_006_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_006_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_006_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_006_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_006_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_006_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_006_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_006_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_007_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_007_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_007_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_001__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_008_alpha_to_002__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_003__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_004__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_005__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_006__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_007__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_008__1 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_009__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_008_alpha_to_010__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_008_alpha_to_011__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_008_alpha_to_012__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_013__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 10    
Module d_CS_evaluation_matrix_slot_008_alpha_to_014__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_BCH_CS_top__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	  15 Input     12 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              168 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
+---Muxes : 
	  14 Input    168 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 9     
	  14 Input     13 Bit        Muxes := 2     
	  14 Input     12 Bit        Muxes := 2     
	  14 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	  14 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module d_CS_shortening_matrix_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 3     
Module d_CS_shortening_matrix_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
Module d_CS_shortening_matrix_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 5     
Module d_CS_shortening_matrix_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 1     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 6     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_shortening_matrix_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_shortening_matrix_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 1     
Module d_CS_shortening_matrix_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 15    
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_shortening_matrix_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
Module d_CS_shortening_matrix_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_001_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_001_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_001_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_001_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_001_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_001_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_001_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_001_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_001_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_002_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_002_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_002_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_002_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 7     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_002_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_003_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_003_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_003_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_003_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_003_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 7     
Module d_CS_evaluation_matrix_slot_003_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_003_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_003_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_004_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_004_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_004_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_004_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_004_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 9     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_005_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_005_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 4     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_005_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_005_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
	   5 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_005_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_006_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_006_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   4 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_006_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_006_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_006_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 4     
	   9 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_006_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   5 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_006_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_006_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_006_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_007_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 10    
	   4 Input      1 Bit         XORs := 4     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 1     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_007_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
Module d_CS_evaluation_matrix_slot_007_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_007_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 6     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_007_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_001 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 4     
Module d_CS_evaluation_matrix_slot_008_alpha_to_002 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_003 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_004 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_005 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_006 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 8     
	   5 Input      1 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_007 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   6 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 1     
	   8 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_008 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 2     
	   5 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 1     
Module d_CS_evaluation_matrix_slot_008_alpha_to_009 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 7     
	   4 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_008_alpha_to_010 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   4 Input      1 Bit         XORs := 5     
	   3 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 5     
Module d_CS_evaluation_matrix_slot_008_alpha_to_011 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
	   3 Input      1 Bit         XORs := 5     
	   5 Input      1 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 3     
Module d_CS_evaluation_matrix_slot_008_alpha_to_012 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 2     
Module d_CS_evaluation_matrix_slot_008_alpha_to_013 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
	   3 Input      1 Bit         XORs := 10    
Module d_CS_evaluation_matrix_slot_008_alpha_to_014 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
	   3 Input      1 Bit         XORs := 8     
	   4 Input      1 Bit         XORs := 2     
	   6 Input      1 Bit         XORs := 1     
	   5 Input      1 Bit         XORs := 2     
Module d_BCH_CS_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	  15 Input     12 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 8     
+---Registers : 
	              168 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
+---Muxes : 
	  14 Input    168 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 9     
	  14 Input     13 Bit        Muxes := 2     
	  14 Input     12 Bit        Muxes := 2     
	  14 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 5     
	  14 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module DecWidthConverter16to32 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module BCHDecoderX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module CRC_serial_m_lfs_XOR__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_serial_m_lfs_XOR__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 33    
Module CRC_Checker 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Muxes : 
	   6 Input     64 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   6 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BCHDecoderOutputControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              328 Bit    Registers := 1     
	              264 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input    328 Bit        Muxes := 2     
	   4 Input    264 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 7     
	  10 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 14    
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 17    
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
Module AutoFIFOPopControl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_memory_base__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module xpm_fifo_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_counter_updn__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
Module xpm_fifo_base__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1590 (col length:264)
BRAMs: 1592 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHEncoderControl /\DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHEncoderControl /Inst_BCHEncoderDataChannel/\DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHDecoderControl /\Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5546] ROM "r_BRAM_read_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_waiting_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_000" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_000_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_feedback_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_e000_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_BRAM_read_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_waiting_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_000" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_000_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_feedback_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_v_buffer_e000_delay" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rOutMuxSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHDecoderControl /\Inst_DataQueue/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHEncoderControl /\DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHEncoderControl /\Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHDecoderControl /\Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=128) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "\inst/Inst_BCHDecoderControl /\Inst_DataQueue/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg " of size (depth=64 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[0]' (FDRE) to 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[1]' (FDRE) to 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[2]' (FDRE) to 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[3]' (FDRE) to 'inst/Inst_BCHEncoderControl/Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_BCHEncoderControl /\Inst_BCHEncoderDataChannel/rGoalLoopCount_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[6]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[0]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[1]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[2]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderOutControlCore/rGoalLoopCount_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_BCHDecoderControl /Inst_BCHDecoderOutControlCore/\rGoalLoopCount_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[6]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[0]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[1]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[2]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[3]' (FDRE) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Inst_BCHDecoderControl /\Inst_BCHDecoderInControlCore/rGoalLoopCount_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderSC_X/genblk1[0].d_clustered_SC/o_sdr_016_reg[2]' (FDR) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderSC_X/genblk1[0].d_clustered_SC/o_sdr_001_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderSC_X/genblk1[1].d_clustered_SC/o_sdr_016_reg[2]' (FDR) to 'inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderSC_X/genblk1[1].d_clustered_SC/o_sdr_001_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:58 ; elapsed = 00:06:30 . Memory (MB): peak = 2006.633 ; gain = 449.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|\inst/Inst_BCHEncoderControl /\DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 64              | RAM64M8 x 10   | 
|\inst/Inst_BCHEncoderControl /\Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 64              | RAM64M8 x 10   | 
|\inst/Inst_BCHDecoderControl /\Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 128             | RAM64M8 x 19   | 
|\inst/Inst_BCHDecoderControl /\Inst_DataQueue/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 64              | RAM64M8 x 10   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderBRAM_X/PM_DI_DQ_Buffer/xpm_memory_base_inst/i_0/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |BCHDecoderControl |           1|     29669|
|2     |BCHEncoderControl |           1|      5842|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:20 ; elapsed = 00:07:12 . Memory (MB): peak = 2438.441 ; gain = 881.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:20 ; elapsed = 00:07:12 . Memory (MB): peak = 2438.664 ; gain = 881.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|xpm_memory_base__parameterized1: | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 1               | 
+---------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping  Report
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|Module Name                                                                                                                                               | RTL Object                       | Inference | Size (Depth x Width) | Primitives     | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+
|\inst/Inst_BCHEncoderControl /\DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                      | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 64              | RAM64M8 x 10   | 
|\inst/Inst_BCHEncoderControl /\Inst_BCHEncoderDataChannel/DataBuffer/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst           | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 64              | RAM64M8 x 10   | 
|\inst/Inst_BCHDecoderControl /\Inst_BCHDecoderCommandReception/Inst_JobQueue/Inst_DPBSCFIFO128x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 128             | RAM64M8 x 19   | 
|\inst/Inst_BCHDecoderControl /\Inst_DataQueue/Inst_DPBSCFIFO64x64WC /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst                                  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 64 x 64              | RAM64M8 x 10   | 
+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |BCHDecoderControl |           1|     29669|
|2     |BCHEncoderControl |           1|      5842|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/Inst_BCHDecoderControl/Inst_BCHDecoderIO/Inst_BCHPDecoder/PageDecoderBRAM_X/PM_DI_DQ_Buffer/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:30 ; elapsed = 00:07:28 . Memory (MB): peak = 2642.535 ; gain = 1085.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:36 ; elapsed = 00:07:36 . Memory (MB): peak = 2646.965 ; gain = 1089.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:36 ; elapsed = 00:07:36 . Memory (MB): peak = 2646.965 ; gain = 1089.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:38 ; elapsed = 00:07:40 . Memory (MB): peak = 2646.965 ; gain = 1089.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:39 ; elapsed = 00:07:40 . Memory (MB): peak = 2646.965 ; gain = 1089.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:41 ; elapsed = 00:07:43 . Memory (MB): peak = 2646.965 ; gain = 1089.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:41 ; elapsed = 00:07:43 . Memory (MB): peak = 2646.965 ; gain = 1089.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |    13|
|2     |LUT1     |    25|
|3     |LUT2     |  1366|
|4     |LUT3     |  1028|
|5     |LUT4     |  1074|
|6     |LUT5     |  2110|
|7     |LUT6     |  4358|
|8     |RAM64M8  |    49|
|9     |RAMB36E2 |     1|
|10    |FDCE     |   498|
|11    |FDPE     |     5|
|12    |FDRE     |  3977|
|13    |FDSE     |    39|
+------+---------+------+

Report Instance Areas: 
+------+------------------------------------------------+------------------------------------+------+
|      |Instance                                        |Module                              |Cells |
+------+------------------------------------------------+------------------------------------+------+
|1     |top                                             |                                    | 14543|
|2     |  inst                                          |BCHSCCS                             | 14543|
|3     |    Inst_BCHDecoderControl                      |BCHDecoderControl                   | 11795|
|4     |      Inst_BCHDecoderCommandReception           |BCHDecoderCommandReception          |   307|
|5     |        Inst_JobQueue                           |SCFIFO_128x64_withCount             |   238|
|6     |          Inst_DPBSCFIFO128x64WC                |xpm_fifo_sync__parameterized0       |   238|
|7     |            xpm_fifo_base_inst                  |xpm_fifo_base__parameterized0       |   238|
|8     |              \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__parameterized0     |   147|
|9     |              rdp_inst                          |xpm_counter_updn_25                 |    22|
|10    |              rdpp1_inst                        |xpm_counter_updn__parameterized0_26 |    13|
|11    |              rst_d1_inst                       |xpm_fifo_reg_bit_27                 |     1|
|12    |              wrp_inst                          |xpm_counter_updn_28                 |    26|
|13    |              wrpp1_inst                        |xpm_counter_updn__parameterized0_29 |    13|
|14    |              xpm_fifo_rst_inst                 |xpm_fifo_rst_30                     |     8|
|15    |        Inst_JobQueueAutoPopControl             |AutoFIFOPopControl_24               |     2|
|16    |      Inst_BCHDecoderIO                         |BCHDecoderX                         |  8271|
|17    |        Inst_BCHPDecoder                        |PageDecoderTop                      |  8233|
|18    |          Inst_DownConverter                    |DecWidthConverter32to16             |    64|
|19    |          Inst_UpConverter                      |DecWidthConverter16to32             |    90|
|20    |          PageDecoderBRAM_X                     |d_r_message_buffer_X                |    12|
|21    |            PM_DI_DQ_Buffer                     |xpm_memory_sdpram                   |     1|
|22    |              xpm_memory_base_inst              |xpm_memory_base__parameterized1     |     1|
|23    |          PageDecoderCS_X                       |d_BCH_CS_X                          |  5465|
|24    |            \genblk1[0].d_clustered_CS          |d_BCH_CS_top                        |  2712|
|25    |            \genblk1[1].d_clustered_CS          |d_BCH_CS_top_23                     |  2736|
|26    |          PageDecoderSC_X                       |d_BCH_SC_X                          |  2601|
|27    |            \genblk1[0].d_clustered_SC          |d_BCH_SC_top                        |  1350|
|28    |              d_SC_LFSXOR_matrix_003            |d_SC_parallel_lfs_XOR_003_19        |     5|
|29    |              d_SC_LFSXOR_matrix_009            |d_SC_parallel_lfs_XOR_009_20        |     2|
|30    |              d_SC_LFSXOR_matrix_019            |d_SC_parallel_lfs_XOR_019_21        |     5|
|31    |              d_SC_LFSXOR_matrix_027            |d_SC_parallel_lfs_XOR_027_22        |     5|
|32    |            \genblk1[1].d_clustered_SC          |d_BCH_SC_top_18                     |  1251|
|33    |              d_SC_LFSXOR_matrix_003            |d_SC_parallel_lfs_XOR_003           |     5|
|34    |              d_SC_LFSXOR_matrix_009            |d_SC_parallel_lfs_XOR_009           |     2|
|35    |              d_SC_LFSXOR_matrix_019            |d_SC_parallel_lfs_XOR_019           |     5|
|36    |              d_SC_LFSXOR_matrix_027            |d_SC_parallel_lfs_XOR_027           |     5|
|37    |      Inst_BCHDecoderInControlCore              |BCHDecoderInputControl              |   191|
|38    |      Inst_BCHDecoderOutControlCore             |BCHDecoderOutputControl             |  2149|
|39    |        Inst_CrcChencker                        |CRC_Checker                         |   478|
|40    |          CRC_mLFSXOR_matrix                    |CRC_parallel_m_lfs_XOR_17           |   202|
|41    |      Inst_DataQueue                            |SCFIFO_64x64_withCount              |   167|
|42    |        Inst_DPBSCFIFO64x64WC                   |xpm_fifo_sync__3                    |   165|
|43    |          xpm_fifo_base_inst                    |xpm_fifo_base__3                    |   165|
|44    |            \gen_sdpram.xpm_memory_base_inst    |xpm_memory_base__3                  |    74|
|45    |            rdp_inst                            |xpm_counter_updn_11                 |    22|
|46    |            rdpp1_inst                          |xpm_counter_updn__parameterized0_12 |    13|
|47    |            rst_d1_inst                         |xpm_fifo_reg_bit_13                 |     1|
|48    |            wrp_inst                            |xpm_counter_updn_14                 |    26|
|49    |            wrpp1_inst                          |xpm_counter_updn__parameterized0_15 |    13|
|50    |            xpm_fifo_rst_inst                   |xpm_fifo_rst_16                     |     8|
|51    |      Inst_DataQueueAutoPopControl              |AutoFIFOPopControl_10               |     1|
|52    |    Inst_BCHEncoderControl                      |BCHEncoderControl                   |  2748|
|53    |      DataBuffer                                |SCFIFO_64x64_withCount__xdcDup__1   |   168|
|54    |        Inst_DPBSCFIFO64x64WC                   |xpm_fifo_sync                       |   165|
|55    |          xpm_fifo_base_inst                    |xpm_fifo_base                       |   165|
|56    |            \gen_sdpram.xpm_memory_base_inst    |xpm_memory_base                     |    74|
|57    |            rdp_inst                            |xpm_counter_updn_4                  |    22|
|58    |            rdpp1_inst                          |xpm_counter_updn__parameterized0_5  |    13|
|59    |            rst_d1_inst                         |xpm_fifo_reg_bit_6                  |     1|
|60    |            wrp_inst                            |xpm_counter_updn_7                  |    26|
|61    |            wrpp1_inst                          |xpm_counter_updn__parameterized0_8  |    13|
|62    |            xpm_fifo_rst_inst                   |xpm_fifo_rst_9                      |     8|
|63    |      DataBufferControl                         |AutoFIFOPopControl                  |     2|
|64    |      Inst_BCHEncoderCommandChannel             |BCHEncoderCommandChannel            |    87|
|65    |      Inst_BCHEncoderDataChannel                |BCHEncoderDataChannel               |  2401|
|66    |        BCHPageEncoder                          |BCHEncoderX                         |  1525|
|67    |          \genblk1[0].BCHPEncoder               |d_BCH_encoder_top                   |   776|
|68    |          \genblk1[1].BCHPEncoder               |d_BCH_encoder_top_3                 |   749|
|69    |        CRCGenerator                            |CRC_Generator                       |   500|
|70    |          CRC_mLFSXOR_matrix                    |CRC_parallel_m_lfs_XOR              |   183|
|71    |        DataBuffer                              |SCFIFO_64x64_withCount__xdcDup__2   |   170|
|72    |          Inst_DPBSCFIFO64x64WC                 |xpm_fifo_sync__4                    |   165|
|73    |            xpm_fifo_base_inst                  |xpm_fifo_base__4                    |   165|
|74    |              \gen_sdpram.xpm_memory_base_inst  |xpm_memory_base__4                  |    74|
|75    |              rdp_inst                          |xpm_counter_updn                    |    22|
|76    |              rdpp1_inst                        |xpm_counter_updn__parameterized0    |    13|
|77    |              rst_d1_inst                       |xpm_fifo_reg_bit                    |     1|
|78    |              wrp_inst                          |xpm_counter_updn_1                  |    26|
|79    |              wrpp1_inst                        |xpm_counter_updn__parameterized0_2  |    13|
|80    |              xpm_fifo_rst_inst                 |xpm_fifo_rst                        |     8|
|81    |        DataBufferControl                       |AutoFIFOPopControl_0                |     1|
|82    |        Inst_WidthDownConverter                 |EncWidthConverter32to16             |    69|
|83    |        Inst_WidthUpConverter                   |EncWidthConverter16to32             |   113|
+------+------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:41 ; elapsed = 00:07:43 . Memory (MB): peak = 2646.965 ; gain = 1089.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:05 ; elapsed = 00:07:18 . Memory (MB): peak = 2646.965 ; gain = 925.844
Synthesis Optimization Complete : Time (s): cpu = 00:04:41 ; elapsed = 00:07:44 . Memory (MB): peak = 2646.965 ; gain = 1089.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2684.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 49 instances

INFO: [Common 17-83] Releasing license: Synthesis
361 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:05 ; elapsed = 00:08:31 . Memory (MB): peak = 2684.848 ; gain = 2287.855
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2684.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_bch_sccs_256B_21B_13b_1_0_synth_1/sys_top_bch_sccs_256B_21B_13b_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2684.848 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.848 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP sys_top_bch_sccs_256B_21B_13b_1_0, cache-ID = c4d4f3c4cf97783e
INFO: [Coretcl 2-1174] Renamed 82 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2684.848 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/sources/DaisyPlus/NAND/Micron/OpenSSD/512bit/daisyplus_openssd_micron_4c2w/cosm-plus-sys/cosm-plus-sys.runs/sys_top_bch_sccs_256B_21B_13b_1_0_synth_1/sys_top_bch_sccs_256B_21B_13b_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2684.848 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sys_top_bch_sccs_256B_21B_13b_1_0_utilization_synth.rpt -pb sys_top_bch_sccs_256B_21B_13b_1_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2684.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 14 13:57:23 2023...
