

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_25_14_5_3_0_16u_config6_s'
================================================================
* Date:           Tue Nov  4 16:14:22 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.638 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      867|      867|  4.335 us|  4.335 us|  867|  867|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                    |                                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                      |                                  Module                                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_16u_config6_s_fu_424  |compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_16u_config6_s  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|      yes|
        +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      865|      865|         8|          6|          1|   144|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    9561|   40452|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     127|    -|
|Register         |        -|     -|      20|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    9581|   40623|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|       1|      14|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                      Instance                                      |                                  Module                                 | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_16u_config6_s_fu_424  |compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_16u_config6_s  |        0|   0|  9561|  40452|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                               |                                                                         |        0|   0|  9561|  40452|    0|
    +------------------------------------------------------------------------------------+-------------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_806_p2                        |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage0_11001                 |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp33  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp28  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |ap_condition_199                          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_800_p2                       |      icmp|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  44|          23|          17|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    8|         16|
    |indvar_flatten_fu_414                 |   9|          2|    8|         16|
    |layer5_out_blk_n                      |   9|          2|    1|          2|
    |layer6_out_blk_n                      |   9|          2|    1|          2|
    |layer6_out_write                      |   9|          2|    1|          2|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 127|         27|   25|         55|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                               Name                                              | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                        |  6|   0|    6|          0|
    |ap_done_reg                                                                                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                                                                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                          |  1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_25_14_5_3_0_16u_config6_s_fu_424_ap_start_reg  |  1|   0|    1|          0|
    |icmp_ln24_reg_884                                                                                |  1|   0|    1|          0|
    |indvar_flatten_fu_414                                                                            |  8|   0|    8|          0|
    |start_once_reg                                                                                   |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                            | 20|   0|   20|          0|
    +-------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<25,14,5,3,0>,16u>,config6>|  return value|
|layer5_out_dout            |   in|   48|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_num_data_valid  |   in|    9|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_fifo_cap        |   in|    9|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_empty_n         |   in|    1|     ap_fifo|                                                               layer5_out|       pointer|
|layer5_out_read            |  out|    1|     ap_fifo|                                                               layer5_out|       pointer|
|layer6_out_din             |  out|  400|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_num_data_valid  |   in|    7|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_fifo_cap        |   in|    7|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_full_n          |   in|    1|     ap_fifo|                                                               layer6_out|       pointer|
|layer6_out_write           |  out|    1|     ap_fifo|                                                               layer6_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

