Source Block: hdl/library/axi_ad7616/axi_ad7616_control.v@143:172@HdlStmProcess
  // processor read interface

  assign up_rack_s = (up_raddr[7:0] == 8'h13) ? up_read_valid_s : up_rreq_s;
  assign up_read_req = (up_raddr[7:0] == 8'h13) ? up_rreq_s : 1'b0;

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin
      up_rack <= 1'b0;
      up_rdata <= 32'b0;
    end else begin
      up_rack <= up_rack_s;
      if (up_rack_s == 1'b1) begin
        case (up_raddr[7:0])
          8'h00 : up_rdata = PCORE_VERSION;
          8'h01 : up_rdata = ID;
          8'h02 : up_rdata = up_scratch;
          8'h03 : up_rdata = IF_TYPE;
          8'h10 : up_rdata = {29'b0, up_cnvst_en, up_resetn};
          8'h11 : up_rdata = up_conv_rate;
          8'h12 : up_rdata = {27'b0, up_burst_length};
          8'h13 : up_rdata = up_read_data_s;
        endcase
      end
    end
  end

  // instantiations

  assign up_rst = ~up_rstn;


Diff Content:
- 155         case (up_raddr[7:0])
- 156           8'h00 : up_rdata = PCORE_VERSION;
- 157           8'h01 : up_rdata = ID;
- 158           8'h02 : up_rdata = up_scratch;
- 159           8'h03 : up_rdata = IF_TYPE;
- 160           8'h10 : up_rdata = {29'b0, up_cnvst_en, up_resetn};
- 161           8'h11 : up_rdata = up_conv_rate;
- 162           8'h12 : up_rdata = {27'b0, up_burst_length};
- 163           8'h13 : up_rdata = up_read_data_s;
+ 163         case (up_raddr[8:0])
+ 163           9'h100 : up_rdata <= PCORE_VERSION;
+ 163           9'h101 : up_rdata <= ID;
+ 163           9'h102 : up_rdata <= up_scratch;
+ 163           9'h103 : up_rdata <= IF_TYPE;
+ 163           9'h110 : up_rdata <= {29'b0, up_cnvst_en, up_resetn};
+ 163           9'h111 : up_rdata <= up_conv_rate;
+ 163           9'h112 : up_rdata <= {27'b0, up_burst_length};
+ 163           9'h113 : up_rdata <= up_read_data_s;
+ 163           default : up_rdata <= 'h0;

Clone Blocks:
