Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  2 10:15:34 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BCDctr_4_timing_summary_routed.rpt -pb BCDctr_4_timing_summary_routed.pb -rpx BCDctr_4_timing_summary_routed.rpx -warn_on_violation
| Design       : BCDctr_4
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    21          
TIMING-18  Warning           Missing input or output delay  4           
TIMING-20  Warning           Non-clocked latch              7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (119)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (8)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (119)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: bcd_four/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_four/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_four/bcd_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_one/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_one/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_one/bcd_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_three/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_three/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_three/bcd_digit_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_two/bcd_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_two/bcd_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bcd_two/bcd_digit_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: div/clk_div_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line38/counterout_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: nolabel_line38/counterout_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.592        0.000                      0                   17        0.312        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.592        0.000                      0                   17        0.312        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.592ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.409ns  (logic 1.684ns (49.392%)  route 1.725ns (50.608%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.448    div/count_reg[8]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.782 r  div/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.782    div/count_reg[12]_i_1_n_6
    SLICE_X36Y55         FDCE                                         r  div/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[13]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.613ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.388ns  (logic 1.663ns (49.078%)  route 1.725ns (50.922%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.448    div/count_reg[8]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.761 r  div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.761    div/count_reg[12]_i_1_n_4
    SLICE_X36Y55         FDCE                                         r  div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[15]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  6.613    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 1.589ns (47.941%)  route 1.725ns (52.059%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.448    div/count_reg[8]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.687 r  div/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.687    div/count_reg[12]_i_1_n_5
    SLICE_X36Y55         FDCE                                         r  div/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[14]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 1.573ns (47.689%)  route 1.725ns (52.311%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.448 r  div/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.448    div/count_reg[8]_i_1_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.671 r  div/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.671    div/count_reg[12]_i_1_n_7
    SLICE_X36Y55         FDCE                                         r  div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[12]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y55         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.295ns  (logic 1.570ns (47.641%)  route 1.725ns (52.359%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.668 r  div/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.668    div/count_reg[8]_i_1_n_6
    SLICE_X36Y54         FDCE                                         r  div/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[9]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y54         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.727ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 1.549ns (47.305%)  route 1.725ns (52.694%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.647 r  div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.647    div/count_reg[8]_i_1_n_4
    SLICE_X36Y54         FDCE                                         r  div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[11]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y54         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.727    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 1.475ns (46.087%)  route 1.725ns (53.913%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.573 r  div/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.573    div/count_reg[8]_i_1_n_5
    SLICE_X36Y54         FDCE                                         r  div/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[10]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y54         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 1.459ns (45.816%)  route 1.725ns (54.184%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.738     5.372    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.456     5.828 f  div/count_reg[7]/Q
                         net (fo=2, routed)           0.679     6.507    div/count_reg[7]
    SLICE_X37Y53         LUT4 (Prop_lut4_I2_O)        0.124     6.631 f  div/clk_div_i_4/O
                         net (fo=18, routed)          1.046     7.678    div/clk_div_i_4_n_0
    SLICE_X36Y53         LUT5 (Prop_lut5_I2_O)        0.124     7.802 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     7.802    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.334 r  div/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.334    div/count_reg[4]_i_1_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.557 r  div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.557    div/count_reg[8]_i_1_n_7
    SLICE_X36Y54         FDCE                                         r  div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[8]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y54         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 div/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 1.588ns (50.222%)  route 1.574ns (49.778%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     5.829 f  div/count_reg[3]/Q
                         net (fo=2, routed)           0.681     6.510    div/count_reg[3]
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.634 f  div/clk_div_i_5/O
                         net (fo=18, routed)          0.893     7.527    div/clk_div_i_5_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.651 r  div/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.651    div/count[0]_i_5_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.201 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    div/count_reg[0]_i_1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.535 r  div/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.535    div/count_reg[4]_i_1_n_6
    SLICE_X36Y53         FDCE                                         r  div/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[5]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y53         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.839    

Slack (MET) :             6.860ns  (required time - arrival time)
  Source:                 div/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 1.567ns (49.889%)  route 1.574ns (50.111%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.373ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.739     5.373    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.456     5.829 f  div/count_reg[3]/Q
                         net (fo=2, routed)           0.681     6.510    div/count_reg[3]
    SLICE_X37Y52         LUT4 (Prop_lut4_I2_O)        0.124     6.634 f  div/clk_div_i_5/O
                         net (fo=18, routed)          0.893     7.527    div/clk_div_i_5_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.651 r  div/count[0]_i_5/O
                         net (fo=1, routed)           0.000     7.651    div/count[0]_i_5_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.201 r  div/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.201    div/count_reg[0]_i_1_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.514 r  div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.514    div/count_reg[4]_i_1_n_4
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.562    14.920    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
                         clock pessimism              0.428    15.347    
                         clock uncertainty           -0.035    15.312    
    SLICE_X36Y53         FDCE (Setup_fdce_C_D)        0.062    15.374    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                  6.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 div/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.150%)  route 0.217ns (53.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    div/clk_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  div/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  div/clk_div_reg/Q
                         net (fo=22, routed)          0.217     1.823    div/CLK
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  div/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.868    div/clk_div_i_1_n_0
    SLICE_X37Y52         FDCE                                         r  div/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    div/clk_IBUF_BUFG
    SLICE_X37Y52         FDCE                                         r  div/clk_div_reg/C
                         clock pessimism             -0.517     1.465    
    SLICE_X37Y52         FDCE (Hold_fdce_C_D)         0.091     1.556    div/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 div/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  div/count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.777    div/count_reg[11]
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  div/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.822    div/count[8]_i_2_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  div/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    div/count_reg[8]_i_1_n_4
    SLICE_X36Y54         FDCE                                         r  div/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[11]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.105     1.569    div/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 div/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  div/count_reg[15]/Q
                         net (fo=2, routed)           0.172     1.777    div/count_reg[15]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  div/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.822    div/count[12]_i_2_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  div/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    div/count_reg[12]_i_1_n_4
    SLICE_X36Y55         FDCE                                         r  div/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[15]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.105     1.569    div/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 div/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  div/count_reg[7]/Q
                         net (fo=2, routed)           0.172     1.777    div/count_reg[7]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.822 r  div/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.822    div/count[4]_i_2_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  div/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    div/count_reg[4]_i_1_n_4
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[7]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.105     1.569    div/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 div/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  div/count_reg[3]/Q
                         net (fo=2, routed)           0.172     1.778    div/count_reg[3]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.823 r  div/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.823    div/count[0]_i_3_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  div/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    div/count_reg[0]_i_1_n_4
    SLICE_X36Y52         FDCE                                         r  div/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[3]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X36Y52         FDCE (Hold_fdce_C_D)         0.105     1.570    div/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 div/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  div/count_reg[4]/Q
                         net (fo=2, routed)           0.184     1.789    div/count_reg[4]
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.045     1.834 r  div/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.834    div/count[4]_i_5_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  div/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    div/count_reg[4]_i_1_n_7
    SLICE_X36Y53         FDCE                                         r  div/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    div/clk_IBUF_BUFG
    SLICE_X36Y53         FDCE                                         r  div/count_reg[4]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X36Y53         FDCE (Hold_fdce_C_D)         0.105     1.569    div/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  div/count_reg[0]/Q
                         net (fo=3, routed)           0.184     1.790    div/count_reg[0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  div/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.835    div/count[0]_i_6_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  div/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    div/count_reg[0]_i_1_n_7
    SLICE_X36Y52         FDCE                                         r  div/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[0]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X36Y52         FDCE (Hold_fdce_C_D)         0.105     1.570    div/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 div/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y55         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  div/count_reg[12]/Q
                         net (fo=2, routed)           0.185     1.790    div/count_reg[12]
    SLICE_X36Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  div/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.835    div/count[12]_i_5_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  div/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    div/count_reg[12]_i_1_n_7
    SLICE_X36Y55         FDCE                                         r  div/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    div/clk_IBUF_BUFG
    SLICE_X36Y55         FDCE                                         r  div/count_reg[12]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X36Y55         FDCE (Hold_fdce_C_D)         0.105     1.569    div/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 div/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.586     1.464    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  div/count_reg[8]/Q
                         net (fo=2, routed)           0.185     1.790    div/count_reg[8]
    SLICE_X36Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.835 r  div/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.835    div/count[8]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.905 r  div/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    div/count_reg[8]_i_1_n_7
    SLICE_X36Y54         FDCE                                         r  div/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    div/clk_IBUF_BUFG
    SLICE_X36Y54         FDCE                                         r  div/count_reg[8]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X36Y54         FDCE (Hold_fdce_C_D)         0.105     1.569    div/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 div/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            div/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.280ns (60.384%)  route 0.184ns (39.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.587     1.465    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  div/count_reg[0]/Q
                         net (fo=3, routed)           0.184     1.790    div/count_reg[0]
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.042     1.832 r  div/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.832    div/count[0]_i_2_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.929 r  div/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.929    div/count_reg[0]_i_1_n_6
    SLICE_X36Y52         FDCE                                         r  div/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    div/clk_IBUF_BUFG
    SLICE_X36Y52         FDCE                                         r  div/count_reg[1]/C
                         clock pessimism             -0.517     1.465    
    SLICE_X36Y52         FDCE (Hold_fdce_C_D)         0.105     1.570    div/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.359    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y52    div/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52    div/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y54    div/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y54    div/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55    div/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55    div/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55    div/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y55    div/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y52    div/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y52    div/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X37Y52    div/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y52    div/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y52    div/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y54    div/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y54    div/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y54    div/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y54    div/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y55    div/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X36Y55    div/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y52    div/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X37Y52    div/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y52    div/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y52    div/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    div/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    div/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    div/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    div/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    div/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    div/count_reg[12]/C



