#Build: Fabric Compiler 2022.2-SP4.2, Build 132111, Aug 13 06:22 2023
#Install: C:\pango\PDS_2022.2-SP4.2-ads\bin
#Application name: pds.exe
#OS: Windows 10 10.0.19045
#Hostname: DESKTOP-4RPI1H2
Generated by Fabric Compiler (version 2022.2-SP4.2 build 132111) at Mon Oct 16 14:14:02 2023
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location U13, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Save Constraint in file D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc success.
C: Flow-2004: Constraint file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc". 
Customize IP 'D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
IP Compiler exited.


Process "Compile" started.
Current time: Mon Oct 16 14:19:02 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.245s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:19:04 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:19:04 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.016s user + 0.000s system = 0.016s CPU (194.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:19:07 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:19:08 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_out1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_out1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:19:21 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:19:21 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 19415
Wirelength after clock region global placement is 3853 and checksum is 6F9960D2CC88F05E.
1st GP placement takes 2.23 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3853 and checksum is 6F9960D2CC88F05E.
Pre global placement takes 2.59 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20308
2nd GP placement takes 0.62 sec.

Wirelength after global placement is 2719 and checksum is 5C856497382613F7.
Global placement takes 0.66 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2874 and checksum is B553BCBEB35D8261.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20846
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 2468 and checksum is 4D14E8CE382512F5.
Post global placement takes 0.64 sec.

Phase 4 Legalization started.
The average distance in LP is 0.633045.
Wirelength after legalization is 4335 and checksum is 143E9BA0C75B12F9.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16220.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4335 and checksum is 143E9BA0C75B12F9.
Phase 5.2 DP placement started.
Legalized cost 16220.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4335 and checksum is 143E9BA0C75B12F9.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 16220, TNS after placement is 0.
Placement done.
Total placement takes 4.16 sec.
Finished placement.

Routing started.
Building routing graph takes 1.20 sec.
Worst slack is 16220, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.750803 M.
Total nets for routing : 920.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 99 nets, it takes 0.02 sec.
Unrouted nets 99 at the end of iteration 0.
Unrouted nets 69 at the end of iteration 1.
Unrouted nets 62 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 23 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 24 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 24 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 15 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 150 nets, it takes 1.28 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 1.31 sec.
Total 927 subnets.
    forward max bucket size 42918 , backward 5407.
        Unrouted nets 463 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 5970 , backward 5389.
        Unrouted nets 320 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 3677 , backward 3965.
        Unrouted nets 239 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 6074 , backward 5389.
        Unrouted nets 175 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.031250 sec.
    forward max bucket size 114 , backward 73.
        Unrouted nets 118 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 81.
        Unrouted nets 61 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 37.
        Unrouted nets 39 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 122.
        Unrouted nets 15 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 8 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 3 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.97 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5776.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.33 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 100      | 6450          | 2                  
|   FF                     | 316      | 38700         | 1                  
|   LUT                    | 293      | 25800         | 2                  
|   LUT-FF pairs           | 186      | 25800         | 1                  
| Use of CLMS              | 70       | 4250          | 2                  
|   FF                     | 203      | 25500         | 1                  
|   LUT                    | 211      | 17000         | 2                  
|   LUT-FF pairs           | 128      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Mon Oct 16 14:19:38 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:19:38 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:19:44 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:19:44 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.953125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:19:53 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Customize IP 'D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Mon Oct 16 14:21:14 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.239s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:21:17 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:21:17 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (302.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:21:20 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:21:20 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_out1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_out1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:21:33 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:21:33 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 19415
Wirelength after clock region global placement is 3853 and checksum is 6F9960D2CC88F05E.
1st GP placement takes 2.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 3853 and checksum is 6F9960D2CC88F05E.
Pre global placement takes 2.67 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20308
2nd GP placement takes 0.61 sec.

Wirelength after global placement is 2719 and checksum is 5C856497382613F7.
Global placement takes 0.64 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2874 and checksum is B553BCBEB35D8261.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20846
3rd GP placement takes 0.67 sec.

Wirelength after post global placement is 2468 and checksum is 4D14E8CE382512F5.
Post global placement takes 0.67 sec.

Phase 4 Legalization started.
The average distance in LP is 0.633045.
Wirelength after legalization is 4335 and checksum is 143E9BA0C75B12F9.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16220.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4335 and checksum is 143E9BA0C75B12F9.
Phase 5.2 DP placement started.
Legalized cost 16220.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4335 and checksum is 143E9BA0C75B12F9.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16220, TNS after placement is 0.
Placement done.
Total placement takes 4.25 sec.
Finished placement.

Routing started.
Building routing graph takes 1.30 sec.
Worst slack is 16220, TNS before global route is 0.
Processing design graph takes 0.31 sec.
Total memory for routing:
	115.750803 M.
Total nets for routing : 920.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 99 nets, it takes 0.02 sec.
Unrouted nets 99 at the end of iteration 0.
Unrouted nets 69 at the end of iteration 1.
Unrouted nets 62 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 23 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 24 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 24 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 15 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 150 nets, it takes 1.27 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 1.31 sec.
Total 927 subnets.
    forward max bucket size 42918 , backward 5407.
        Unrouted nets 463 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 5970 , backward 5389.
        Unrouted nets 320 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 3677 , backward 3965.
        Unrouted nets 239 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 6074 , backward 5389.
        Unrouted nets 175 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 114 , backward 73.
        Unrouted nets 118 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 81.
        Unrouted nets 61 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 37.
        Unrouted nets 39 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 122.
        Unrouted nets 15 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 8 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 3 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.97 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5776.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.44 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 100      | 6450          | 2                  
|   FF                     | 316      | 38700         | 1                  
|   LUT                    | 293      | 25800         | 2                  
|   LUT-FF pairs           | 186      | 25800         | 1                  
| Use of CLMS              | 70       | 4250          | 2                  
|   FF                     | 203      | 25500         | 1                  
|   LUT                    | 211      | 17000         | 2                  
|   LUT-FF pairs           | 128      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Mon Oct 16 14:21:50 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:21:50 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:21:56 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:21:56 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.031250 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:22:05 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Customize IP 'D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Mon Oct 16 14:24:12 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.241s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.016s system = 0.016s CPU (386.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:24:14 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:24:14 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (212.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:24:17 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:24:17 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_out1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_out1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:24:31 2023
Action dev_map: Peak memory pool usage is 238 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:24:31 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 19415
Wirelength after clock region global placement is 3853 and checksum is 6F9960D2CC88F05E.
1st GP placement takes 2.22 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 3853 and checksum is 6F9960D2CC88F05E.
Pre global placement takes 2.61 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.02 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20308
2nd GP placement takes 0.61 sec.

Wirelength after global placement is 2719 and checksum is 5C856497382613F7.
Global placement takes 0.62 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2874 and checksum is B553BCBEB35D8261.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20846
3rd GP placement takes 0.73 sec.

Wirelength after post global placement is 2468 and checksum is 4D14E8CE382512F5.
Post global placement takes 0.73 sec.

Phase 4 Legalization started.
The average distance in LP is 0.633045.
Wirelength after legalization is 4335 and checksum is 143E9BA0C75B12F9.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16220.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4335 and checksum is 143E9BA0C75B12F9.
Phase 5.2 DP placement started.
Legalized cost 16220.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4335 and checksum is 143E9BA0C75B12F9.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16220, TNS after placement is 0.
Placement done.
Total placement takes 4.23 sec.
Finished placement.

Routing started.
Building routing graph takes 1.31 sec.
Worst slack is 16220, TNS before global route is 0.
Processing design graph takes 0.34 sec.
Total memory for routing:
	115.750803 M.
Total nets for routing : 920.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 99 nets, it takes 0.03 sec.
Unrouted nets 99 at the end of iteration 0.
Unrouted nets 69 at the end of iteration 1.
Unrouted nets 62 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 23 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 24 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 24 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 15 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 150 nets, it takes 1.31 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 1.36 sec.
Total 927 subnets.
    forward max bucket size 42918 , backward 5407.
        Unrouted nets 463 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.828125 sec.
    forward max bucket size 5970 , backward 5389.
        Unrouted nets 320 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 3677 , backward 3965.
        Unrouted nets 239 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 6074 , backward 5389.
        Unrouted nets 175 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 114 , backward 73.
        Unrouted nets 118 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 81.
        Unrouted nets 61 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 37.
        Unrouted nets 39 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 122.
        Unrouted nets 15 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 8 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 3 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.03 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5776.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.59 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 100      | 6450          | 2                  
|   FF                     | 316      | 38700         | 1                  
|   LUT                    | 293      | 25800         | 2                  
|   LUT-FF pairs           | 186      | 25800         | 1                  
| Use of CLMS              | 70       | 4250          | 2                  
|   FF                     | 203      | 25500         | 1                  
|   LUT                    | 211      | 17000         | 2                  
|   LUT-FF pairs           | 128      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Mon Oct 16 14:24:48 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:24:48 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:24:54 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:45s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:24:55 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.109375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:8s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:8s
Current time: Mon Oct 16 14:25:03 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:54s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:34s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:35s
Process "Generate Bitstream" done.
Process exit normally.
Customize IP 'D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Mon Oct 16 14:27:22 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.243s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:27:25 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:27:25 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (218.8%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:27:28 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:27:28 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_out1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_out1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:27:41 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:27:41 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 19415
Wirelength after clock region global placement is 3853 and checksum is 6F9960D2CC88F05E.
1st GP placement takes 2.27 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 3853 and checksum is 6F9960D2CC88F05E.
Pre global placement takes 2.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20308
2nd GP placement takes 0.59 sec.

Wirelength after global placement is 2719 and checksum is 5C856497382613F7.
Global placement takes 0.62 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2874 and checksum is B553BCBEB35D8261.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20846
3rd GP placement takes 0.67 sec.

Wirelength after post global placement is 2468 and checksum is 4D14E8CE382512F5.
Post global placement takes 0.67 sec.

Phase 4 Legalization started.
The average distance in LP is 0.633045.
Wirelength after legalization is 4335 and checksum is 143E9BA0C75B12F9.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16220.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 4335 and checksum is 143E9BA0C75B12F9.
Phase 5.2 DP placement started.
Legalized cost 16220.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4335 and checksum is 143E9BA0C75B12F9.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 16220, TNS after placement is 0.
Placement done.
Total placement takes 4.22 sec.
Finished placement.

Routing started.
Building routing graph takes 1.27 sec.
Worst slack is 16220, TNS before global route is 0.
Processing design graph takes 0.30 sec.
Total memory for routing:
	115.750803 M.
Total nets for routing : 920.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 99 nets, it takes 0.02 sec.
Unrouted nets 99 at the end of iteration 0.
Unrouted nets 69 at the end of iteration 1.
Unrouted nets 62 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 23 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 24 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 24 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 15 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 150 nets, it takes 1.25 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.02 sec.
Global routing takes 1.30 sec.
Total 927 subnets.
    forward max bucket size 42918 , backward 5407.
        Unrouted nets 463 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 5970 , backward 5389.
        Unrouted nets 320 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 3677 , backward 3965.
        Unrouted nets 239 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 6074 , backward 5389.
        Unrouted nets 175 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 114 , backward 73.
        Unrouted nets 118 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 81.
        Unrouted nets 61 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 37.
        Unrouted nets 39 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 122.
        Unrouted nets 15 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 8 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 3 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.97 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.09 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5776.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.36 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 100      | 6450          | 2                  
|   FF                     | 316      | 38700         | 1                  
|   LUT                    | 293      | 25800         | 2                  
|   LUT-FF pairs           | 186      | 25800         | 1                  
| Use of CLMS              | 70       | 4250          | 2                  
|   FF                     | 203      | 25500         | 1                  
|   LUT                    | 211      | 17000         | 2                  
|   LUT-FF pairs           | 128      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Mon Oct 16 14:27:58 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:27:58 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:28:04 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:28:04 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 4.000000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:28:13 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:57s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Process exit normally.
Process exit normally.
Customize IP 'D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)


Process "Compile" started.
Current time: Mon Oct 16 14:30:21 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.235s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:30:24 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:30:24 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.016s system = 0.016s CPU (212.1%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:30:27 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:30:27 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_out1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_out1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.08 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:30:40 2023
Action dev_map: Peak memory pool usage is 238 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:30:41 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 19415
Wirelength after clock region global placement is 3853 and checksum is 6F9960D2CC88F05E.
1st GP placement takes 2.20 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.23 sec.

Wirelength after Pre Global Placement is 3853 and checksum is 6F9960D2CC88F05E.
Pre global placement takes 2.58 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20308
2nd GP placement takes 0.69 sec.

Wirelength after global placement is 2719 and checksum is 5C856497382613F7.
Global placement takes 0.72 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2874 and checksum is B553BCBEB35D8261.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20846
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 2468 and checksum is 4D14E8CE382512F5.
Post global placement takes 0.64 sec.

Phase 4 Legalization started.
The average distance in LP is 0.633045.
Wirelength after legalization is 4335 and checksum is 143E9BA0C75B12F9.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16220.
Replication placement takes 0.05 sec.

Wirelength after replication placement is 4335 and checksum is 143E9BA0C75B12F9.
Phase 5.2 DP placement started.
Legalized cost 16220.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4335 and checksum is 143E9BA0C75B12F9.
Timing-driven detailed placement takes 0.06 sec.

Worst slack is 16220, TNS after placement is 0.
Placement done.
Total placement takes 4.22 sec.
Finished placement.

Routing started.
Building routing graph takes 1.33 sec.
Worst slack is 16220, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.750803 M.
Total nets for routing : 920.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 99 nets, it takes 0.02 sec.
Unrouted nets 99 at the end of iteration 0.
Unrouted nets 69 at the end of iteration 1.
Unrouted nets 62 at the end of iteration 2.
Unrouted nets 49 at the end of iteration 3.
Unrouted nets 31 at the end of iteration 4.
Unrouted nets 23 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 24 at the end of iteration 8.
Unrouted nets 24 at the end of iteration 9.
Unrouted nets 24 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 15 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 6 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 3 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 2 processed 150 nets, it takes 1.28 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 5 nets, it takes 0.00 sec.
Global routing takes 1.33 sec.
Total 927 subnets.
    forward max bucket size 42918 , backward 5407.
        Unrouted nets 463 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 5970 , backward 5389.
        Unrouted nets 320 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 3677 , backward 3965.
        Unrouted nets 239 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.046875 sec.
    forward max bucket size 6074 , backward 5389.
        Unrouted nets 175 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 114 , backward 73.
        Unrouted nets 118 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 48 , backward 81.
        Unrouted nets 61 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 28 , backward 37.
        Unrouted nets 39 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 23 , backward 122.
        Unrouted nets 15 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 16.
        Unrouted nets 8 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 14 , backward 10.
        Unrouted nets 3 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 7 , backward 4.
        Unrouted nets 0 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
Detailed routing takes 10 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.97 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5776.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.45 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 100      | 6450          | 2                  
|   FF                     | 316      | 38700         | 1                  
|   LUT                    | 293      | 25800         | 2                  
|   LUT-FF pairs           | 186      | 25800         | 1                  
| Use of CLMS              | 70       | 4250          | 2                  
|   FF                     | 203      | 25500         | 1                  
|   LUT                    | 211      | 17000         | 2                  
|   LUT-FF pairs           | 128      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 38       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:17s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Mon Oct 16 14:30:57 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:38s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:30:58 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:31:03 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:44s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:31:04 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.953125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:31:12 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:53s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Process exit normally.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Save Constraint in file D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc success.
C: Flow-2004: Constraint file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc". 
C: Flow-2008: IP file modified: "D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
IP Compiler exited.


Process "Compile" started.
Current time: Mon Oct 16 14:34:20 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.240s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:34:23 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:4s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:34:23 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.047s user + 0.031s system = 0.078s CPU (1434.1%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.031s user + 0.016s system = 0.047s CPU (1834.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:34:26 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:8s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:34:26 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_out1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_out1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:34:39 2023
Action dev_map: Peak memory pool usage is 239 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:34:39 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 19985
Wirelength after clock region global placement is 3746 and checksum is 5D146EEB72206DA0.
1st GP placement takes 2.27 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 3746 and checksum is 5D146EEB72206DA0.
Pre global placement takes 2.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20419
2nd GP placement takes 0.70 sec.

Wirelength after global placement is 2514 and checksum is 71F184881308C4F6.
Global placement takes 0.73 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2660 and checksum is 751933C6DBE66B51.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20734
3rd GP placement takes 0.64 sec.

Wirelength after post global placement is 2802 and checksum is B14E12AF169F1BA8.
Post global placement takes 0.66 sec.

Phase 4 Legalization started.
The average distance in LP is 0.608069.
Wirelength after legalization is 4577 and checksum is F1B080D72D3EC413.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16119.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 4577 and checksum is F1B080D72D3EC413.
Phase 5.2 DP placement started.
Legalized cost 16119.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 4577 and checksum is F1B080D72D3EC413.
Timing-driven detailed placement takes 0.02 sec.

Worst slack is 16119, TNS after placement is 0.
Placement done.
Total placement takes 4.25 sec.
Finished placement.

Routing started.
Building routing graph takes 1.33 sec.
Worst slack is 16119, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.751776 M.
Total nets for routing : 925.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 95 nets, it takes 0.00 sec.
Unrouted nets 106 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 57 at the end of iteration 2.
Unrouted nets 47 at the end of iteration 3.
Unrouted nets 35 at the end of iteration 4.
Unrouted nets 26 at the end of iteration 5.
Unrouted nets 22 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 18 at the end of iteration 8.
Unrouted nets 18 at the end of iteration 9.
Unrouted nets 16 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 11 at the end of iteration 12.
Unrouted nets 12 at the end of iteration 13.
Unrouted nets 8 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 8 at the end of iteration 16.
Unrouted nets 8 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 0 at the end of iteration 27.
Global Routing step 2 processed 157 nets, it takes 1.73 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 7 nets, it takes 0.02 sec.
Global routing takes 1.77 sec.
Total 934 subnets.
    forward max bucket size 42918 , backward 5337.
        Unrouted nets 463 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.750000 sec.
    forward max bucket size 4757 , backward 4337.
        Unrouted nets 299 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 5189 , backward 5018.
        Unrouted nets 189 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 878 , backward 890.
        Unrouted nets 124 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 45.
        Unrouted nets 71 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 69.
        Unrouted nets 35 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 48.
        Unrouted nets 22 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 46.
        Unrouted nets 6 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 24.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.91 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5736.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.84 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 107      | 6450          | 2                  
|   FF                     | 305      | 38700         | 1                  
|   LUT                    | 293      | 25800         | 2                  
|   LUT-FF pairs           | 177      | 25800         | 1                  
| Use of CLMS              | 72       | 4250          | 2                  
|   FF                     | 214      | 25500         | 1                  
|   LUT                    | 210      | 17000         | 2                  
|   LUT-FF pairs           | 137      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 40       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Mon Oct 16 14:34:56 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:34:57 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:35:03 2023
Action report_timing: Peak memory pool usage is 893 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:35:03 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.109375 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.953125 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:35:11 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:56s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v". 


Process "Compile" started.
Current time: Mon Oct 16 14:38:03 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.242s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (418.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:38:06 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:38:06 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (225.6%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 16
GTP_INBUF                  12 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 16 of 218 (7.34%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:38:09 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
Process exit normally.
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Mon Oct 16 14:38:45 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.243s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:38:47 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:38:47 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.062s user + 0.016s system = 0.078s CPU (1392.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 16
GTP_INBUF                  12 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 16 of 218 (7.34%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:38:50 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:38:50 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:nt_ad_clk_2' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT0 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT0 [get_pins u_pll_clk/u_pll_e3:CLKOUT0] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT0
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT0 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net nt_ad_clk_2 in design, driver pin CLKOUT0(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N174_1_1/gateop, insts:5.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 352      | 64200         | 1                  
| LUT                   | 374      | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 16       | 218           | 8                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:39:03 2023
Action dev_map: Peak memory pool usage is 237 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:4s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:4s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:39:03 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 17)] Object 'ad_data_2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 18)] Object 'ad_data_2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 19)] Object 'ad_data_2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 20)] Object 'ad_data_2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 21)] Object 'ad_data_2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 22)] Object 'ad_data_2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 23)] Object 'ad_data_2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 24)] Object 'ad_data_2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 25)] Object 'ad_data_2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 26)] Object 'ad_data_2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 28)] Object 'ad_otr_2' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 19614
Wirelength after clock region global placement is 2318 and checksum is 799D891771E6F46F.
1st GP placement takes 2.23 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 2318 and checksum is 799D891771E6F46F.
Pre global placement takes 2.59 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	5 iterations finished.
	Final slack 16718.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 20299
2nd GP placement takes 0.69 sec.

Wirelength after global placement is 1753 and checksum is 771B5288B967977.
Global placement takes 0.73 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1834 and checksum is 2898F9CA756FC4D.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	5 iterations finished.
	Final slack 16718.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 20002
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 1860 and checksum is 34E757789E6D6665.
Post global placement takes 0.64 sec.

Phase 4 Legalization started.
The average distance in LP is 0.556309.
Wirelength after legalization is 3406 and checksum is D7C2D17058AE9CC7.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 15539.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 3406 and checksum is D7C2D17058AE9CC7.
Phase 5.2 DP placement started.
Legalized cost 15539.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 3406 and checksum is D7C2D17058AE9CC7.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 15539, TNS after placement is 0.
Placement done.
Total placement takes 4.17 sec.
Finished placement.

Routing started.
Building routing graph takes 1.31 sec.
Worst slack is 15539, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.586851 M.
Total nets for routing : 663.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 65 nets, it takes 0.02 sec.
Unrouted nets 117 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 59 at the end of iteration 2.
Unrouted nets 43 at the end of iteration 3.
Unrouted nets 29 at the end of iteration 4.
Unrouted nets 26 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 17 at the end of iteration 8.
Unrouted nets 15 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 6 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 9 at the end of iteration 16.
Unrouted nets 8 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 0 at the end of iteration 29.
Global Routing step 2 processed 167 nets, it takes 1.22 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 1.25 sec.
Total 664 subnets.
    forward max bucket size 42918 , backward 7205.
        Unrouted nets 324 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.750000 sec.
    forward max bucket size 4205 , backward 4881.
        Unrouted nets 211 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.046875 sec.
    forward max bucket size 5799 , backward 5977.
        Unrouted nets 155 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 61.
        Unrouted nets 113 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 69.
        Unrouted nets 60 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 57.
        Unrouted nets 33 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 85.
        Unrouted nets 12 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 39 , backward 76.
        Unrouted nets 9 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 87.
        Unrouted nets 4 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 46.
        Unrouted nets 3 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 10.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 10 , backward 7.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 12 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.89 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 46.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.02 sec.
Used SRB routing arc is 4532.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.30 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 74       | 6450          | 2                  
|   FF                     | 195      | 38700         | 1                  
|   LUT                    | 211      | 25800         | 1                  
|   LUT-FF pairs           | 134      | 25800         | 1                  
| Use of CLMS              | 54       | 4250          | 2                  
|   FF                     | 157      | 25500         | 1                  
|   LUT                    | 163      | 17000         | 1                  
|   LUT-FF pairs           | 81       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 39       | 6672          | 1                  
| Use of IO                | 16       | 218           | 8                  
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 15       | 107           | 15                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 16       | 400           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Mon Oct 16 14:39:20 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:19s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:20s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:39:20 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3009: The clock hs_dual_ad|sys_clk is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:39:26 2023
Action report_timing: Peak memory pool usage is 890 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:24s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:25s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:39:26 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.078125 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.843750 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:39:34 2023
Action gen_bit_stream: Peak memory pool usage is 609 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:31s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:32s
Process "Generate Bitstream" done.
Process exit normally.
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v". 


Process "Compile" started.
Current time: Mon Oct 16 14:40:26 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.352s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:40:28 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:40:28 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.047s user + 0.000s system = 0.047s CPU (1065.8%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 16
GTP_INBUF                  12 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 16 of 218 (7.34%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:40:31 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
Process exit normally.
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Mon Oct 16 14:41:07 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.238s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 61)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:41:09 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:41:09 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.016s user + 0.000s system = 0.016s CPU (281.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 16
GTP_INBUF                  12 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 16 of 218 (7.34%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:41:12 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:41:12 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clkout1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clkout1 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N174_1_1/gateop, insts:5.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 352      | 64200         | 1                  
| LUT                   | 374      | 42800         | 1                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 16       | 218           | 8                  
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:41:25 2023
Action dev_map: Peak memory pool usage is 237 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:41:25 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 17)] Object 'ad_data_2[0]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 18)] Object 'ad_data_2[1]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 19)] Object 'ad_data_2[2]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 20)] Object 'ad_data_2[3]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 21)] Object 'ad_data_2[4]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 22)] Object 'ad_data_2[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 23)] Object 'ad_data_2[6]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 24)] Object 'ad_data_2[7]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 25)] Object 'ad_data_2[8]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 26)] Object 'ad_data_2[9]' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 28)] Object 'ad_otr_2' is dangling, which has no connection. it will be ignored.
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE failed
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 1%.
First map gop timing takes 0.06 sec
Worst slack after clock region global placement is 19614
Wirelength after clock region global placement is 2356 and checksum is 9E7ADF955B964800.
1st GP placement takes 2.27 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 2356 and checksum is 9E7ADF955B964800.
Pre global placement takes 2.62 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 11220.
	5 iterations finished.
	Final slack 16718.
Super clustering done.
Design Utilization : 1%.
Worst slack after global placement is 20299
2nd GP placement takes 0.72 sec.

Wirelength after global placement is 1803 and checksum is 4E8D652ACACFD98D.
Global placement takes 0.73 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 1884 and checksum is D25ED86173D41896.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 11220.
	5 iterations finished.
	Final slack 16718.
Super clustering done.
Design Utilization : 1%.
Worst slack after post global placement is 20002
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 1910 and checksum is 584D68530C4A371A.
Post global placement takes 0.62 sec.

Phase 4 Legalization started.
The average distance in LP is 0.556309.
Wirelength after legalization is 3456 and checksum is 65839F738FFEF972.
Legalization takes 0.03 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 15539.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 3456 and checksum is 65839F738FFEF972.
Phase 5.2 DP placement started.
Legalized cost 15539.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.00 sec.

Wirelength after detailed placement is 3456 and checksum is 65839F738FFEF972.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 15539, TNS after placement is 0.
Placement done.
Total placement takes 4.22 sec.
Finished placement.

Routing started.
Building routing graph takes 1.23 sec.
Worst slack is 15539, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.587046 M.
Total nets for routing : 664.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 65 nets, it takes 0.00 sec.
Unrouted nets 117 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 59 at the end of iteration 2.
Unrouted nets 43 at the end of iteration 3.
Unrouted nets 29 at the end of iteration 4.
Unrouted nets 26 at the end of iteration 5.
Unrouted nets 24 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 17 at the end of iteration 8.
Unrouted nets 15 at the end of iteration 9.
Unrouted nets 12 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 5 at the end of iteration 12.
Unrouted nets 6 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 8 at the end of iteration 15.
Unrouted nets 9 at the end of iteration 16.
Unrouted nets 8 at the end of iteration 17.
Unrouted nets 4 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 3 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 4 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 3 at the end of iteration 25.
Unrouted nets 3 at the end of iteration 26.
Unrouted nets 1 at the end of iteration 27.
Unrouted nets 1 at the end of iteration 28.
Unrouted nets 0 at the end of iteration 29.
Global Routing step 2 processed 167 nets, it takes 1.22 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.00 sec.
Global routing takes 1.23 sec.
Total 665 subnets.
    forward max bucket size 42918 , backward 7205.
        Unrouted nets 326 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.750000 sec.
    forward max bucket size 4205 , backward 4881.
        Unrouted nets 209 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 5799 , backward 5977.
        Unrouted nets 145 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 28 , backward 51.
        Unrouted nets 112 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.000000 sec.
    forward max bucket size 23 , backward 67.
        Unrouted nets 71 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 57.
        Unrouted nets 47 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 38 , backward 321.
        Unrouted nets 24 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 165.
        Unrouted nets 18 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 56.
        Unrouted nets 11 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 17 , backward 27.
        Unrouted nets 3 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 12 , backward 55.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 14.
        Unrouted nets 2 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 6.
        Unrouted nets 0 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
Detailed routing takes 12 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.91 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.00 sec.
Hold violation fix iter 0 takes 0.00 sec, total_step_forward 9.
Incremental timing analysis takes 0.00 sec.
Hold violation fix iter 1 takes 0.00 sec, total_step_forward 0.
Hold Violation Fix in router takes 2 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 4543.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.20 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 74       | 6450          | 2                  
|   FF                     | 195      | 38700         | 1                  
|   LUT                    | 211      | 25800         | 1                  
|   LUT-FF pairs           | 134      | 25800         | 1                  
| Use of CLMS              | 54       | 4250          | 2                  
|   FF                     | 157      | 25500         | 1                  
|   LUT                    | 163      | 17000         | 1                  
|   LUT-FF pairs           | 81       | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 39       | 6672          | 1                  
| Use of IO                | 16       | 218           | 8                  
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 15       | 107           | 15                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 16       | 400           | 4                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:15s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Mon Oct 16 14:41:42 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:20s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:41:42 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:41:48 2023
Action report_timing: Peak memory pool usage is 890 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:46s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:25s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:41:48 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.875000 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:41:56 2023
Action gen_bit_stream: Peak memory pool usage is 609 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:55s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:32s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v". 
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v". 


Process "Compile" started.
Current time: Mon Oct 16 14:43:41 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.238s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (403.3%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:43:43 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:43:44 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.016s user + 0.016s system = 0.031s CPU (608.3%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.016s user + 0.000s system = 0.016s CPU (654.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:43:47 2023
Action synthesize: Peak memory pool usage is 243 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:43:47 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
E: Inserter-0005: Net 'clkout1' which connected to Debug Core 0 Clock Port 0 Channel 0 cannot be found after flattened net list, This may caused by: 1.Certain signals have conflict logic relationship with this net in design, in that case please check your design. 2.Synthesize tool update, in that case certain nets name changed hence cannot be found in newest net list, please remake net connection in inserter
E: Inserter-0003: Could not parse file 'D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic'.
Action dev_map: Real time elapsed is 0h:0m:4s
Action dev_map: CPU time elapsed is 0h:0m:2s
Action dev_map: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:43:50 2023
Action dev_map: Peak memory pool usage is 225 MB
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Mon Oct 16 14:44:22 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.237s wall, 0.000s user + 0.016s system = 0.016s CPU (1.3%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 14:44:24 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 14:44:24 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.007s wall, 0.016s user + 0.000s system = 0.016s CPU (210.0%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 14:44:28 2023
Action synthesize: Peak memory pool usage is 242 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 14:44:28 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_50m_180deg' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_50m_180deg in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.05 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:14s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 14:44:41 2023
Action dev_map: Peak memory pool usage is 238 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:21s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 14:44:41 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 19985
Wirelength after clock region global placement is 3746 and checksum is D913A6781E7592EF.
1st GP placement takes 2.30 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 3746 and checksum is D913A6781E7592EF.
Pre global placement takes 2.66 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.02 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20419
2nd GP placement takes 0.72 sec.

Wirelength after global placement is 2514 and checksum is FF165F37B8703BA1.
Global placement takes 0.75 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2660 and checksum is 1635D7AC8DC48680.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20734
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 2802 and checksum is 828C096D400B233F.
Post global placement takes 0.62 sec.

Phase 4 Legalization started.
The average distance in LP is 0.608069.
Wirelength after legalization is 4577 and checksum is B9594992056B5441.
Legalization takes 0.06 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16119.
Replication placement takes 0.02 sec.

Wirelength after replication placement is 4577 and checksum is B9594992056B5441.
Phase 5.2 DP placement started.
Legalized cost 16119.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4577 and checksum is B9594992056B5441.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 16119, TNS after placement is 0.
Placement done.
Total placement takes 4.31 sec.
Finished placement.

Routing started.
Building routing graph takes 1.22 sec.
Worst slack is 16119, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.751776 M.
Total nets for routing : 925.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 0 at the end of iteration 2.
Global Routing step 1 processed 95 nets, it takes 0.00 sec.
Unrouted nets 106 at the end of iteration 0.
Unrouted nets 80 at the end of iteration 1.
Unrouted nets 57 at the end of iteration 2.
Unrouted nets 47 at the end of iteration 3.
Unrouted nets 35 at the end of iteration 4.
Unrouted nets 26 at the end of iteration 5.
Unrouted nets 22 at the end of iteration 6.
Unrouted nets 19 at the end of iteration 7.
Unrouted nets 18 at the end of iteration 8.
Unrouted nets 18 at the end of iteration 9.
Unrouted nets 16 at the end of iteration 10.
Unrouted nets 11 at the end of iteration 11.
Unrouted nets 11 at the end of iteration 12.
Unrouted nets 12 at the end of iteration 13.
Unrouted nets 8 at the end of iteration 14.
Unrouted nets 6 at the end of iteration 15.
Unrouted nets 8 at the end of iteration 16.
Unrouted nets 8 at the end of iteration 17.
Unrouted nets 6 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 5 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 1 at the end of iteration 26.
Unrouted nets 0 at the end of iteration 27.
Global Routing step 2 processed 157 nets, it takes 1.78 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 7 nets, it takes 0.00 sec.
Global routing takes 1.80 sec.
Total 934 subnets.
    forward max bucket size 42918 , backward 5337.
        Unrouted nets 463 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.765625 sec.
    forward max bucket size 4757 , backward 4337.
        Unrouted nets 299 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.078125 sec.
    forward max bucket size 5189 , backward 5018.
        Unrouted nets 189 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.031250 sec.
    forward max bucket size 878 , backward 890.
        Unrouted nets 124 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 45.
        Unrouted nets 71 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 69.
        Unrouted nets 35 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 48.
        Unrouted nets 22 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 37 , backward 46.
        Unrouted nets 6 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.015625 sec.
    forward max bucket size 12 , backward 13.
        Unrouted nets 2 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.000000 sec.
    forward max bucket size 13 , backward 17.
        Unrouted nets 2 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 9 , backward 7.
        Unrouted nets 2 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 8 , backward 24.
        Unrouted nets 0 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
Detailed routing takes 11 iterations
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 1.94 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5736.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 5.81 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 107      | 6450          | 2                  
|   FF                     | 305      | 38700         | 1                  
|   LUT                    | 293      | 25800         | 2                  
|   LUT-FF pairs           | 177      | 25800         | 1                  
| Use of CLMS              | 72       | 4250          | 2                  
|   FF                     | 214      | 25500         | 1                  
|   LUT                    | 210      | 17000         | 2                  
|   LUT-FF pairs           | 137      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 40       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:17s
Current time: Mon Oct 16 14:44:58 2023
Action pnr: Peak memory pool usage is 876 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:39s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:22s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 14:44:59 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:6s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 14:45:04 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:45s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:27s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 14:45:05 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.093750 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.984375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:9s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 14:45:13 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:54s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:34s
Process "Generate Bitstream" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Process exit normally.
Parse module hierarchy of project 'D:/Desktop/50G/34_hs_dual_ad/prj/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v". 
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been removed from project successfully. 
Customize IP 'D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf' ...
IP Compiler exited.


Process "Compile" started.
Current time: Mon Oct 16 15:10:50 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.247s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (394.4%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 15:10:52 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Total time(hh:mm:ss) of open UCE: 00:00:03
Loading the device ...
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Open UCE successfully.
Current device : PGL50G-6MBG324
Process exit normally.


Process "Synthesize" started.
Current time: Mon Oct 16 15:26:29 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.005s wall, 0.016s user + 0.000s system = 0.016s CPU (285.4%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.003s wall, 0.016s user + 0.000s system = 0.016s CPU (605.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 15:26:32 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.
File "D:/Desktop/50G/34_hs_dual_ad/prj/synthesize/hs_dual_ad_syn.fic" has been added to project successfully.
Process exit normally.


Process "Compile" started.
Current time: Mon Oct 16 15:27:12 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Analyzing module hs_dual_ad (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v successfully.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0001: Analyzing file D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v
I: Verilog-0002: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Analyzing module pll_clk (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/Desktop/50G/34_hs_dual_ad/prj} D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v successfully.
I: Module "hs_dual_ad" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.268s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 22)] Elaborating module hs_dual_ad
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/rtl/hs_dual_ad.v(line number: 51)] Elaborating instance u_pll_clk
I: Verilog-0003: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 18)] Elaborating module pll_clk
I: Verilog-0004: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 230)] Elaborating instance u_pll_e3
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 117)] Net clkfb in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 120)] Net pfden in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 121)] Net clkout0_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 122)] Net clkout0_2pad_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 123)] Net clkout1_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 124)] Net clkout2_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 125)] Net clkout3_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 126)] Net clkout4_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 127)] Net clkout5_gate in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 128)] Net dyn_idiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 129)] Net dyn_odiv0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 130)] Net dyn_odiv1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 131)] Net dyn_odiv2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 132)] Net dyn_odiv3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 133)] Net dyn_odiv4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 134)] Net dyn_fdiv in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 135)] Net dyn_duty0 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 136)] Net dyn_duty1 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 137)] Net dyn_duty2 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 138)] Net dyn_duty3 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
W: Verilog-2021: [D:/Desktop/50G/34_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.v(line number: 139)] Net dyn_duty4 in pll_clk(original module pll_clk) does not have a driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
Executing : sdm2adm successfully. Time elapsed: 0.004s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Oct 16 15:27:14 2023
Action compile: Peak memory pool usage is 135 MB
Action from compile to compile: Total Real Time elapsed is 0h:0m:3s
Action from compile to compile: Total CPU time elapsed is 0h:0m:0s
Action from compile to compile: Total Process CPU Time elapsed is 0h:0m:0s
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Oct 16 15:27:14 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
License checkout: fabric_ads from E:\PDS_LIC\new_pds_584120290F2C.lic
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 109)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.fdc(line number: 130)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Constraint check end.

Start pre-mapping.
Executing : pre-mapping successfully. Time elapsed: 0.004s wall, 0.016s user + 0.047s system = 0.062s CPU (1449.7%)

Start mod-gen.
Executing : mod-gen successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.008s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.002s wall, 0.078s user + 0.000s system = 0.078s CPU (3183.2%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 218 (12.39%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'hs_dual_ad' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND1'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND3'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND4'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND0[9]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[0]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[1]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[2]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[3]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[4]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[5]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[6]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[7]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[8]'.
I: Adm-6003: Trying to disconnect un-connected pin 'Z[0]' of instance 'ND2[9]'.
Saving design to hs_dual_ad_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:4s
Action synthesize: CPU time elapsed is 0h:0m:2s
Action synthesize: Process CPU time elapsed is 0h:0m:2s
Current time: Mon Oct 16 15:27:17 2023
Action synthesize: Peak memory pool usage is 241 MB
Action from compile to synthesize: Total Real Time elapsed is 0h:0m:7s
Action from compile to synthesize: Total CPU time elapsed is 0h:0m:2s
Action from compile to synthesize: Total Process CPU Time elapsed is 0h:0m:2s
Process "Synthesize" done.


Process "Device Map" started.
Current time: Mon Oct 16 15:27:17 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 111555

License checkout: fabric_inserter from E:\PDS_LIC\new_pds_584120290F2C.lic
Generating cores. Please be patient as this can take several minutes...
  >Generating core DebugCore0...
  >Running ADS for debugcore...
  >Making net connections...
Core Insertion Complete.
C: SDC-2025: Clock source 'n:sys_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports sys_clk
Executing : get_ports sys_clk successfully.
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|sys_clk [get_ports sys_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group hs_dual_ad|sys_clk successfully.
C: SDC-2025: Clock source 'n:clk_50m_deg180' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1
Executing : get_pins u_pll_clk/u_pll_e3:CLKOUT1 successfully.
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 [get_pins u_pll_clk/u_pll_e3:CLKOUT1] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1
Executing : set_clock_groups -name Inferred_clock_group_2 -asynchronous -group hs_dual_ad|u_pll_clk/u_pll_e3/CLKOUT1 successfully.
Flattening design 'hs_dual_ad'
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[1]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[2]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[3]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[4]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[5]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[6]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[7]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[8]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[9]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[10]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[11]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_3(GTP_CLKBUFG) has been inserted on the net clk_50m_deg180 in design, driver pin CLKOUT1(instance u_pll_clk/u_pll_e3) -> load pin CLK(instance u_CORES/u_debug_core_0/DATA_ff[0][0]).
I: The instance clkbufg_4(GTP_CLKBUFG) has been inserted on the net u_CORES/drck_o in design, driver pin TCK_USER(instance u_CORES/u_GTP_SCANCHAIN_PG) -> load pin CLK(instance u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N250_1_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N269_1.fsub_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N302_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_Storage_Condition/N311_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N196_1_1/gateop, insts:6.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 519      | 64200         | 1                  
| LUT                   | 503      | 42800         | 2                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 0.5      | 134           | 1                  
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 27       | 218           | 13                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 1        | 5             | 20                 
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 2        | 30            | 7                  
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Device mapping done.
Total device mapping takes 0.06 sec.

Design 'hs_dual_ad' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf has been covered.
Action dev_map: Real time elapsed is 0h:0m:15s
Action dev_map: CPU time elapsed is 0h:0m:3s
Action dev_map: Process CPU time elapsed is 0h:0m:3s
Current time: Mon Oct 16 15:27:31 2023
Action dev_map: Peak memory pool usage is 238 MB
Action from compile to dev_map: Total Real Time elapsed is 0h:0m:22s
Action from compile to dev_map: Total CPU time elapsed is 0h:0m:5s
Action from compile to dev_map: Total Process CPU Time elapsed is 0h:0m:5s
Process "Device Map" done.


Process "Place & Route" started.
Current time: Mon Oct 16 15:27:31 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_clk_1} LOC=L7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 4)] | Port ad_clk_2 has been placed at location J3, whose type is share pin.
Executing : def_port {ad_clk_2} LOC=J3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_1} LOC=K3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE
Executing : def_port {ad_oe_2} LOC=J6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW PULLUP=TRUE successfully
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[0]} LOC=H2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[1]} LOC=H1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[2]} LOC=H7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[3]} LOC=G6 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[4]} LOC=G3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[5]} LOC=G1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[6]} LOC=E3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[7]} LOC=E1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[8]} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_1[9]} LOC=L3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[0]} LOC=H4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[1]} LOC=H3 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[2]} LOC=F2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[3]} LOC=F1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[4]} LOC=K2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[5]} LOC=K1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[6]} LOC=L5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[7]} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[8]} LOC=D2 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_data_2[9]} LOC=D1 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
C: ConstraintEditor-2002: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 27)] | Port ad_otr_1 has been placed at location K4, whose type is share pin.
Executing : def_port {ad_otr_1} LOC=K4 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {ad_otr_2} LOC=J7 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE
Executing : def_port {sys_clk} LOC=V9 VCCIO=3.3 IOSTANDARD=LVCMOS33 PULLUP=TRUE successfully
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE
C: ConstraintEditor-2001: [D:/Desktop/50G/34_hs_dual_ad/prj/device_map/hs_dual_ad.pcf(line number: 30)] Object 'sys_rst_n' is dangling, which has no connection. it will be ignored.
Executing : def_port {sys_rst_n} LOC=C4 VCCIO=1.8 IOSTANDARD=LVCMOS18 PULLUP=TRUE failed
Constraint check end.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_pll_clk/u_pll_e3/goppll to PLL_158_55.
Phase 1.1 1st GP placement started.
Design Utilization : 2%.
First map gop timing takes 0.08 sec
Worst slack after clock region global placement is 20322
Wirelength after clock region global placement is 3533 and checksum is E960E2BFACA4279E.
1st GP placement takes 2.28 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_109.
Clock placement takes 0.25 sec.

Wirelength after Pre Global Placement is 3533 and checksum is E960E2BFACA4279E.
Pre global placement takes 2.64 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_1_obuf/opit_1 on IOL_7_229.
Placed fixed group with base inst ad_clk_2_obuf/opit_1 on IOL_7_201.
Placed fixed group with base inst ad_data_1_ibuf[0]/opit_1 on IOL_7_205.
Placed fixed group with base inst ad_data_1_ibuf[1]/opit_1 on IOL_7_206.
Placed fixed group with base inst ad_data_1_ibuf[2]/opit_1 on IOL_7_257.
Placed fixed group with base inst ad_data_1_ibuf[3]/opit_1 on IOL_7_258.
Placed fixed group with base inst ad_data_1_ibuf[4]/opit_1 on IOL_7_233.
Placed fixed group with base inst ad_data_1_ibuf[5]/opit_1 on IOL_7_234.
Placed fixed group with base inst ad_data_1_ibuf[6]/opit_1 on IOL_7_269.
Placed fixed group with base inst ad_data_1_ibuf[7]/opit_1 on IOL_7_270.
Placed fixed group with base inst ad_data_1_ibuf[8]/opit_1 on IOL_7_177.
Placed fixed group with base inst ad_data_1_ibuf[9]/opit_1 on IOL_7_178.
Placed fixed group with base inst ad_data_2_ibuf[0]/opit_1 on IOL_7_217.
Placed fixed group with base inst ad_data_2_ibuf[1]/opit_1 on IOL_7_218.
Placed fixed group with base inst ad_data_2_ibuf[2]/opit_1 on IOL_7_241.
Placed fixed group with base inst ad_data_2_ibuf[3]/opit_1 on IOL_7_242.
Placed fixed group with base inst ad_data_2_ibuf[4]/opit_1 on IOL_7_173.
Placed fixed group with base inst ad_data_2_ibuf[5]/opit_1 on IOL_7_174.
Placed fixed group with base inst ad_data_2_ibuf[6]/opit_1 on IOL_7_213.
Placed fixed group with base inst ad_data_2_ibuf[7]/opit_1 on IOL_7_214.
Placed fixed group with base inst ad_data_2_ibuf[8]/opit_1 on IOL_7_265.
Placed fixed group with base inst ad_data_2_ibuf[9]/opit_1 on IOL_7_266.
Placed fixed group with base inst ad_oe_1_obuf/opit_1 on IOL_7_210.
Placed fixed group with base inst ad_oe_2_obuf/opit_1 on IOL_7_238.
Placed fixed group with base inst ad_otr_1_ibuf/opit_1 on IOL_7_209.
Placed fixed group with base inst ad_otr_2_ibuf/opit_1 on IOL_7_237.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_159_5.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_109.
Placed fixed instance u_pll_clk/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance BKCL_auto_0 on BKCL_192_0.
Placed fixed instance BKCL_auto_1 on BKCL_0_184.
Fixed placement takes 0.03 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.02 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after global placement is 20615
2nd GP placement takes 0.66 sec.

Wirelength after global placement is 2419 and checksum is 9C62E036DA0B2AF.
Global placement takes 0.70 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 2707 and checksum is E8EE6A9D8976ED47.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 13825.
	4 iterations finished.
	Final slack 17267.
Super clustering done.
Design Utilization : 2%.
Worst slack after post global placement is 20669
3rd GP placement takes 0.62 sec.

Wirelength after post global placement is 2614 and checksum is D439737080830341.
Post global placement takes 0.62 sec.

Phase 4 Legalization started.
The average distance in LP is 0.665706.
Wirelength after legalization is 4386 and checksum is C76CE38D61FF4D53.
Legalization takes 0.05 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 16438.
Replication placement takes 0.03 sec.

Wirelength after replication placement is 4386 and checksum is C76CE38D61FF4D53.
Phase 5.2 DP placement started.
Legalized cost 16438.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.02 sec.

Wirelength after detailed placement is 4386 and checksum is C76CE38D61FF4D53.
Timing-driven detailed placement takes 0.05 sec.

Worst slack is 16438, TNS after placement is 0.
Placement done.
Total placement takes 4.25 sec.
Finished placement.

Routing started.
Building routing graph takes 1.28 sec.
Worst slack is 16438, TNS before global route is 0.
Processing design graph takes 0.28 sec.
Total memory for routing:
	115.751581 M.
Total nets for routing : 924.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 2 at the end of iteration 1.
Unrouted nets 2 at the end of iteration 2.
Unrouted nets 2 at the end of iteration 3.
Unrouted nets 2 at the end of iteration 4.
Unrouted nets 2 at the end of iteration 5.
Unrouted nets 2 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 2 at the end of iteration 8.
Unrouted nets 2 at the end of iteration 9.
Unrouted nets 2 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 2 at the end of iteration 14.
Unrouted nets 2 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 2 at the end of iteration 17.
Unrouted nets 2 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 2 at the end of iteration 20.
Unrouted nets 2 at the end of iteration 21.
Unrouted nets 2 at the end of iteration 22.
Unrouted nets 2 at the end of iteration 23.
Unrouted nets 2 at the end of iteration 24.
Unrouted nets 2 at the end of iteration 25.
Unrouted nets 2 at the end of iteration 26.
Unrouted nets 2 at the end of iteration 27.
Unrouted nets 2 at the end of iteration 28.
Unrouted nets 2 at the end of iteration 29.
Unrouted nets 2 at the end of iteration 30.
Unrouted nets 2 at the end of iteration 31.
Unrouted nets 2 at the end of iteration 32.
Unrouted nets 2 at the end of iteration 33.
Unrouted nets 2 at the end of iteration 34.
Unrouted nets 2 at the end of iteration 35.
Unrouted nets 2 at the end of iteration 36.
Unrouted nets 2 at the end of iteration 37.
Unrouted nets 2 at the end of iteration 38.
Unrouted nets 2 at the end of iteration 39.
Unrouted nets 2 at the end of iteration 40.
Unrouted nets 2 at the end of iteration 41.
Unrouted nets 2 at the end of iteration 42.
Unrouted nets 2 at the end of iteration 43.
Unrouted nets 2 at the end of iteration 44.
Unrouted nets 2 at the end of iteration 45.
Unrouted nets 2 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Global Routing step 1 processed 108 nets, it takes 0.03 sec.
Unrouted nets 99 at the end of iteration 0.
Unrouted nets 75 at the end of iteration 1.
Unrouted nets 62 at the end of iteration 2.
Unrouted nets 43 at the end of iteration 3.
Unrouted nets 26 at the end of iteration 4.
Unrouted nets 21 at the end of iteration 5.
Unrouted nets 19 at the end of iteration 6.
Unrouted nets 17 at the end of iteration 7.
Unrouted nets 19 at the end of iteration 8.
Unrouted nets 12 at the end of iteration 9.
Unrouted nets 8 at the end of iteration 10.
Unrouted nets 8 at the end of iteration 11.
Unrouted nets 8 at the end of iteration 12.
Unrouted nets 7 at the end of iteration 13.
Unrouted nets 5 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 8 at the end of iteration 16.
Unrouted nets 12 at the end of iteration 17.
Unrouted nets 8 at the end of iteration 18.
Unrouted nets 4 at the end of iteration 19.
Unrouted nets 4 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 5 at the end of iteration 22.
Unrouted nets 1 at the end of iteration 23.
Unrouted nets 1 at the end of iteration 24.
Unrouted nets 0 at the end of iteration 25.
Global Routing step 2 processed 155 nets, it takes 1.36 sec.
Unrouted nets 2 at the end of iteration 0.
Unrouted nets 0 at the end of iteration 1.
Global Routing step 3 processed 6 nets, it takes 0.00 sec.
Global routing takes 1.41 sec.
Total 933 subnets.
    forward max bucket size 42918 , backward 4429.
        Unrouted nets 460 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.843750 sec.
    forward max bucket size 4940 , backward 4422.
        Unrouted nets 298 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.062500 sec.
    forward max bucket size 328 , backward 547.
        Unrouted nets 214 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.015625 sec.
    forward max bucket size 29 , backward 28.
        Unrouted nets 139 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 27.
        Unrouted nets 98 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.015625 sec.
    forward max bucket size 36 , backward 22.
        Unrouted nets 58 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.000000 sec.
    forward max bucket size 24 , backward 23.
        Unrouted nets 36 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.000000 sec.
    forward max bucket size 45 , backward 38.
        Unrouted nets 21 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.000000 sec.
    forward max bucket size 20 , backward 27.
        Unrouted nets 15 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.015625 sec.
    forward max bucket size 22 , backward 28.
        Unrouted nets 6 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.000000 sec.
    forward max bucket size 19 , backward 16.
        Unrouted nets 4 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 4 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 14.
        Unrouted nets 2 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 11.
        Unrouted nets 2 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 2 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 2 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 2 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 2 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 9.
        Unrouted nets 2 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 2 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 10.
        Unrouted nets 2 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 2 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 5.
        Unrouted nets 2 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 2 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 2 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 10.
        Unrouted nets 2 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 9.
        Unrouted nets 2 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 9.
        Unrouted nets 2 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 7.
        Unrouted nets 2 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 8.
        Unrouted nets 2 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 5.
        Unrouted nets 2 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.015625 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 85.
    route iteration 85, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 86.
    route iteration 86, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 87.
    route iteration 87, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 88.
    route iteration 88, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 6.
        Unrouted nets 2 at the end of iteration 89.
    route iteration 89, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 90.
    route iteration 90, CPU time elapsed 0.000000 sec.
    forward max bucket size 15 , backward 8.
        Unrouted nets 2 at the end of iteration 91.
    route iteration 91, CPU time elapsed 0.000000 sec.
    forward max bucket size 16 , backward 7.
        Unrouted nets 2 at the end of iteration 92.
    route iteration 92, CPU time elapsed 0.000000 sec.
Detailed routing takes 92 iterations
    Unrouted nets 2 at the end of fading iteration 11.
    Unrouted nets 3 at the end of fading iteration 10.
    Unrouted nets 2 at the end of fading iteration 9.
    Unrouted nets 2 at the end of fading iteration 8.
    Unrouted nets 3 at the end of fading iteration 7.
    Unrouted nets 4 at the end of fading iteration 6.
    Unrouted nets 2 at the end of fading iteration 5.
    Unrouted nets 4 at the end of fading iteration 4.
    Unrouted nets 1 at the end of fading iteration 3.
    Unrouted nets 1 at the end of fading iteration 2.
    Unrouted nets 1 at the end of fading iteration 1.
Fading routing takes 11 iterations.
    Unrouted nets 3 at the end of congested iteration 201.

    Unrouted nets 0 at the end of congested iteration 200.

Congestion routing takes 2 iterations.
I: Design net u_CORES/drck_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:TCK_USER to clkbufg_4/gopclkbufg:CLK is routed by SRB.
I: Design net u_CORES/capt_o is routed by general path.
C: Route-2036: The clock path from u_CORES/u_GTP_SCANCHAIN_PG/scanchain:CAPDR to u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 2.11 sec.
Start fix hold violation.
Build tmp routing results takes 0.00 sec.
Timing analysis takes 0.02 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.11 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.03 sec.
Used SRB routing arc is 5813.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 5.61 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 84            | 0                  
| Use of BKCL              | 2        | 4             | 50                 
| Use of CLMA              | 114      | 6450          | 2                  
|   FF                     | 314      | 38700         | 1                  
|   LUT                    | 303      | 25800         | 2                  
|   LUT-FF pairs           | 185      | 25800         | 1                  
| Use of CLMS              | 76       | 4250          | 2                  
|   FF                     | 205      | 25500         | 1                  
|   LUT                    | 201      | 17000         | 2                  
|   LUT-FF pairs           | 129      | 17000         | 1                  
|   Distributed RAM        | 0        | 17000         | 0                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 0        | 10            | 0                  
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 0.5      | 134           | 1                  
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 41       | 6672          | 1                  
| Use of IO                | 27       | 218           | 13                 
|   IOBD                   | 0        | 53            | 0                  
|   IOBR_LR                | 0        | 5             | 0                  
|   IOBR_TB                | 0        | 7             | 0                  
|   IOBS_LR                | 26       | 107           | 25                 
|   IOBS_TB                | 1        | 46            | 3                  
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 0        | 40            | 0                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 27       | 400           | 7                  
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 1        | 5             | 20                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 1        | 2             | 50                 
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 3        | 30            | 10                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'hs_dual_ad' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:0m:18s
Action pnr: CPU time elapsed is 0h:0m:16s
Action pnr: Process CPU time elapsed is 0h:0m:16s
Current time: Mon Oct 16 15:27:48 2023
Action pnr: Peak memory pool usage is 877 MB
Action from compile to pnr: Total Real Time elapsed is 0h:0m:40s
Action from compile to pnr: Total CPU time elapsed is 0h:0m:21s
Action from compile to pnr: Total Process CPU Time elapsed is 0h:0m:21s
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Mon Oct 16 15:27:48 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 5993935

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'ad_clk_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_clk_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'ad_oe_2' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'ad_data_1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_data_2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_1' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'ad_otr_2' is not constrained, it is treated as combinational input.
Report timing is finished successfully.
Action report_timing: Real time elapsed is 0h:0m:7s
Action report_timing: CPU time elapsed is 0h:0m:5s
Action report_timing: Process CPU time elapsed is 0h:0m:5s
Current time: Mon Oct 16 15:27:54 2023
Action report_timing: Peak memory pool usage is 892 MB
Action from compile to report_timing: Total Real Time elapsed is 0h:0m:47s
Action from compile to report_timing: Total CPU time elapsed is 0h:0m:26s
Action from compile to report_timing: Total Process CPU Time elapsed is 0h:0m:26s
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Mon Oct 16 15:27:54 2023
Compiling architecture definition.
Analyzing project file 'D:/Desktop/50G/34_hs_dual_ad/prj/hs_dual_ad.pds'.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.125000 sec.
Generating architecture configuration.
The bitstream file is "D:/Desktop/50G/34_hs_dual_ad/prj/generate_bitstream/hs_dual_ad.sbit"
Generate programming file takes 3.984375 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 0h:0m:10s
Action gen_bit_stream: CPU time elapsed is 0h:0m:7s
Action gen_bit_stream: Process CPU time elapsed is 0h:0m:7s
Current time: Mon Oct 16 15:28:03 2023
Action gen_bit_stream: Peak memory pool usage is 611 MB
Action from compile to gen_bit_stream: Total Real Time elapsed is 0h:0m:57s
Action from compile to gen_bit_stream: Total CPU time elapsed is 0h:0m:33s
Action from compile to gen_bit_stream: Total Process CPU Time elapsed is 0h:0m:33s
Process "Generate Bitstream" done.
Process exit normally.
