// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ban_interface_operator_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read14,
        n,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_state1 = 18'd1;
parameter    ap_ST_fsm_state2 = 18'd2;
parameter    ap_ST_fsm_state3 = 18'd4;
parameter    ap_ST_fsm_state4 = 18'd8;
parameter    ap_ST_fsm_state5 = 18'd16;
parameter    ap_ST_fsm_state6 = 18'd32;
parameter    ap_ST_fsm_state7 = 18'd64;
parameter    ap_ST_fsm_state8 = 18'd128;
parameter    ap_ST_fsm_state9 = 18'd256;
parameter    ap_ST_fsm_state10 = 18'd512;
parameter    ap_ST_fsm_state11 = 18'd1024;
parameter    ap_ST_fsm_state12 = 18'd2048;
parameter    ap_ST_fsm_state13 = 18'd4096;
parameter    ap_ST_fsm_state14 = 18'd8192;
parameter    ap_ST_fsm_state15 = 18'd16384;
parameter    ap_ST_fsm_state16 = 18'd32768;
parameter    ap_ST_fsm_state17 = 18'd65536;
parameter    ap_ST_fsm_state18 = 18'd131072;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read14;
input  [31:0] n;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [17:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] res_p_fu_280_p1;
reg   [31:0] res_p_reg_596;
wire   [31:0] bitcast_ln61_fu_294_p1;
reg   [31:0] bitcast_ln61_reg_603;
wire   [0:0] icmp_ln61_3_fu_319_p2;
reg   [0:0] icmp_ln61_3_reg_609;
wire   [0:0] icmp_ln61_4_fu_325_p2;
reg   [0:0] icmp_ln61_4_reg_614;
wire    ap_CS_fsm_state2;
wire   [0:0] and_ln61_2_fu_346_p2;
reg   [0:0] and_ln61_2_reg_626;
wire   [31:0] grp_fu_260_p2;
reg   [31:0] tmp_reg_640;
wire    ap_CS_fsm_state10;
wire   [31:0] grp_fu_265_p2;
reg   [31:0] tmp_14_reg_650;
wire   [31:0] grp_fu_270_p2;
reg   [31:0] tmp_15_reg_658;
wire   [0:0] and_ln77_fu_415_p2;
reg   [0:0] and_ln77_reg_666;
wire    ap_CS_fsm_state12;
wire   [1:0] empty_fu_424_p1;
reg   [1:0] empty_reg_670;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln92_fu_429_p2;
reg   [0:0] icmp_ln92_reg_676;
wire   [1:0] xor_ln92_fu_435_p2;
reg   [1:0] xor_ln92_reg_680;
wire   [31:0] tmp_16_fu_476_p2;
wire    ap_CS_fsm_state16;
wire   [0:0] icmp_ln104_fu_481_p2;
reg   [0:0] icmp_ln104_reg_700;
wire   [2:0] select_ln104_fu_503_p3;
reg   [2:0] select_ln104_reg_704;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out_ap_vld;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_idle;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_ready;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out_ap_vld;
wire   [31:0] grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out;
wire    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out_ap_vld;
reg   [31:0] res_num_load_715_reg_110;
reg   [31:0] res_num_load_69_reg_120;
reg   [31:0] res_num_load3_reg_130;
reg   [1:0] ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4;
reg   [1:0] base_0_lcssa_i57_reg_140;
wire   [1:0] base_fu_459_p2;
reg   [31:0] empty_30_reg_152;
reg   [31:0] ap_phi_mux_agg_result_01_0_phi_fu_167_p8;
reg   [31:0] agg_result_01_0_reg_163;
wire    ap_CS_fsm_state18;
reg   [31:0] ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8;
reg   [31:0] agg_result_1_0_0_reg_179;
reg   [31:0] ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8;
reg   [31:0] agg_result_1_1_0_reg_194;
reg   [31:0] ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8;
reg   [31:0] agg_result_1_2_0_reg_209;
reg    grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg;
wire    ap_CS_fsm_state13;
reg    grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg;
wire    ap_CS_fsm_state17;
wire   [31:0] grp_fu_265_p0;
wire   [31:0] grp_fu_270_p0;
reg   [31:0] grp_fu_275_p0;
wire    ap_CS_fsm_state11;
wire   [31:0] trunc_ln61_s_fu_284_p4;
wire   [7:0] tmp_s_fu_299_p4;
wire   [22:0] trunc_ln61_1_fu_309_p4;
wire   [0:0] or_ln61_fu_336_p2;
wire   [0:0] grp_fu_275_p2;
wire   [0:0] and_ln61_fu_340_p2;
wire   [0:0] icmp_ln61_fu_331_p2;
wire   [31:0] trunc_ln_fu_352_p4;
wire   [31:0] trunc_ln575_1_fu_366_p4;
wire   [31:0] bitcast_ln77_fu_380_p1;
wire   [7:0] tmp_12_fu_383_p4;
wire   [22:0] trunc_ln77_fu_393_p1;
wire   [0:0] icmp_ln77_1_fu_403_p2;
wire   [0:0] icmp_ln77_fu_397_p2;
wire   [0:0] or_ln77_fu_409_p2;
wire   [1:0] sub_ln92_fu_454_p2;
wire   [1:0] xor_ln100_fu_466_p2;
wire  signed [31:0] sext_ln100_fu_472_p1;
wire   [2:0] zext_ln104_fu_487_p1;
wire   [0:0] icmp_ln104_1_fu_491_p2;
wire   [2:0] add_ln104_fu_497_p2;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [17:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 18'd1;
#0 grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg = 1'b0;
#0 grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

ban_interface_operator_2_Pipeline_VITIS_LOOP_84_1_s grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_ready),
    .tmp(tmp_reg_640),
    .tmp_29(tmp_14_reg_650),
    .tmp_30(tmp_15_reg_658),
    .idx_tmp_out(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out_ap_vld)
);

ban_interface_operator_2_Pipeline_VITIS_LOOP_92_2_s grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_ready),
    .tmp_30(tmp_15_reg_658),
    .tmp_29(tmp_14_reg_650),
    .tmp(tmp_reg_640),
    .zext_ln92(empty_reg_670),
    .xor_ln92(xor_ln92_reg_680),
    .res_num_load_717_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out),
    .res_num_load_717_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out_ap_vld),
    .res_num_load_611_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out),
    .res_num_load_611_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out_ap_vld),
    .res_num_load5_out(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out),
    .res_num_load5_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out_ap_vld)
);

ban_interface_operator_2_Pipeline_VITIS_LOOP_104_3_s grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start),
    .ap_done(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done),
    .ap_idle(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_idle),
    .ap_ready(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_ready),
    .res_num_load_715(res_num_load_715_reg_110),
    .res_num_load_69(res_num_load_69_reg_120),
    .res_num_load3(res_num_load3_reg_130),
    .zext_ln104(base_0_lcssa_i57_reg_140),
    .zext_ln104_2(select_ln104_reg_704),
    .res_num_load_714_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out),
    .res_num_load_714_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out_ap_vld),
    .res_num_load_68_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out),
    .res_num_load_68_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out_ap_vld),
    .res_num_load2_out(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out),
    .res_num_load2_out_ap_vld(grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out_ap_vld)
);

ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U255(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(bitcast_ln61_reg_603),
    .din1(n),
    .ce(1'b1),
    .dout(grp_fu_260_p2)
);

ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U256(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_265_p0),
    .din1(n),
    .ce(1'b1),
    .dout(grp_fu_265_p2)
);

ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U257(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_270_p0),
    .din1(n),
    .ce(1'b1),
    .dout(grp_fu_270_p2)
);

ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U258(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_275_p0),
    .din1(32'd0),
    .ce(1'b1),
    .opcode(5'd1),
    .dout(grp_fu_275_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_01_0_phi_fu_167_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) & ((icmp_ln92_reg_676 == 1'd0) | (icmp_ln104_fu_481_p2 == 1'd0)))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (1'd1 == and_ln77_fu_415_p2))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln92_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
            grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg <= 1'b1;
        end else if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_ready == 1'b1)) begin
            grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd1))) begin
        agg_result_01_0_reg_163 <= tmp_16_fu_476_p2;
    end else if (((1'd0 == and_ln77_fu_415_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_01_0_reg_163 <= res_p_reg_596;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_2_fu_346_p2))) begin
        agg_result_01_0_reg_163 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        agg_result_01_0_reg_163 <= empty_30_reg_152;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd1))) begin
        agg_result_1_0_0_reg_179 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out;
    end else if (((1'd0 == and_ln77_fu_415_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_1_0_0_reg_179 <= tmp_reg_640;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_2_fu_346_p2))) begin
        agg_result_1_0_0_reg_179 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        agg_result_1_0_0_reg_179 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd1))) begin
        agg_result_1_1_0_reg_194 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out;
    end else if (((1'd0 == and_ln77_fu_415_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_1_1_0_reg_194 <= tmp_14_reg_650;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_2_fu_346_p2))) begin
        agg_result_1_1_0_reg_194 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        agg_result_1_1_0_reg_194 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd1))) begin
        agg_result_1_2_0_reg_209 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out;
    end else if (((1'd0 == and_ln77_fu_415_p2) & (1'b1 == ap_CS_fsm_state12))) begin
        agg_result_1_2_0_reg_209 <= tmp_15_reg_658;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_2_fu_346_p2))) begin
        agg_result_1_2_0_reg_209 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        agg_result_1_2_0_reg_209 <= grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd0))) begin
        base_0_lcssa_i57_reg_140 <= base_fu_459_p2;
    end else if (((icmp_ln92_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        base_0_lcssa_i57_reg_140 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd0))) begin
        empty_30_reg_152 <= tmp_16_fu_476_p2;
    end else if (((icmp_ln92_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        empty_30_reg_152 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd0))) begin
        res_num_load3_reg_130 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load5_out;
    end else if (((icmp_ln92_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        res_num_load3_reg_130 <= tmp_reg_640;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd0))) begin
        res_num_load_69_reg_120 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_611_out;
    end else if (((icmp_ln92_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        res_num_load_69_reg_120 <= tmp_14_reg_650;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd0))) begin
        res_num_load_715_reg_110 <= grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_res_num_load_717_out;
    end else if (((icmp_ln92_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        res_num_load_715_reg_110 <= tmp_15_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        and_ln61_2_reg_626 <= and_ln61_2_fu_346_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln77_reg_666 <= and_ln77_fu_415_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        bitcast_ln61_reg_603 <= bitcast_ln61_fu_294_p1;
        icmp_ln61_3_reg_609 <= icmp_ln61_3_fu_319_p2;
        icmp_ln61_4_reg_614 <= icmp_ln61_4_fu_325_p2;
        res_p_reg_596 <= res_p_fu_280_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        empty_reg_670 <= empty_fu_424_p1;
        icmp_ln92_reg_676 <= icmp_ln92_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln104_reg_700 <= icmp_ln104_fu_481_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & ((icmp_ln92_reg_676 == 1'd0) | (icmp_ln104_fu_481_p2 == 1'd0)))) begin
        select_ln104_reg_704 <= select_ln104_fu_503_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_14_reg_650 <= grp_fu_265_p2;
        tmp_15_reg_658 <= grp_fu_270_p2;
        tmp_reg_640 <= grp_fu_260_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln92_fu_429_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        xor_ln92_reg_680 <= xor_ln92_fu_435_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        ap_phi_mux_agg_result_01_0_phi_fu_167_p8 = empty_30_reg_152;
    end else begin
        ap_phi_mux_agg_result_01_0_phi_fu_167_p8 = agg_result_01_0_reg_163;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load2_out;
    end else begin
        ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8 = agg_result_1_0_0_reg_179;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_68_out;
    end else begin
        ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8 = agg_result_1_1_0_reg_194;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (((1'd0 == and_ln61_2_reg_626) & (icmp_ln104_reg_700 == 1'd0) & (1'd1 == and_ln77_reg_666)) | ((icmp_ln92_reg_676 == 1'd0) & (1'd0 == and_ln61_2_reg_626) & (1'd1 == and_ln77_reg_666))))) begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8 = grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_res_num_load_714_out;
    end else begin
        ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8 = agg_result_1_2_0_reg_209;
    end
end

always @ (*) begin
    if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd0))) begin
        ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4 = base_fu_459_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4 = base_0_lcssa_i57_reg_140;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_0 = ap_phi_mux_agg_result_01_0_phi_fu_167_p8;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_1 = ap_phi_mux_agg_result_1_0_0_phi_fu_183_p8;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_2 = ap_phi_mux_agg_result_1_1_0_phi_fu_198_p8;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        ap_return_3 = ap_phi_mux_agg_result_1_2_0_phi_fu_213_p8;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_275_p0 = tmp_reg_640;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_275_p0 = bitcast_ln61_fu_294_p1;
    end else begin
        grp_fu_275_p0 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln61_2_fu_346_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'd0 == and_ln77_fu_415_p2) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln92_fu_429_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln92_reg_676 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln104_fu_481_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_497_p2 = (zext_ln104_fu_487_p1 + 3'd1);

assign and_ln61_2_fu_346_p2 = (icmp_ln61_fu_331_p2 & and_ln61_fu_340_p2);

assign and_ln61_fu_340_p2 = (or_ln61_fu_336_p2 & grp_fu_275_p2);

assign and_ln77_fu_415_p2 = (or_ln77_fu_409_p2 & grp_fu_275_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign base_fu_459_p2 = (sub_ln92_fu_454_p2 + 2'd1);

assign bitcast_ln61_fu_294_p1 = trunc_ln61_s_fu_284_p4;

assign bitcast_ln77_fu_380_p1 = tmp_reg_640;

assign empty_fu_424_p1 = grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out[1:0];

assign grp_fu_265_p0 = trunc_ln_fu_352_p4;

assign grp_fu_270_p0 = trunc_ln575_1_fu_366_p4;

assign grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_104_3_s_fu_244_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_ap_start_reg;

assign grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start = grp_operator_2_Pipeline_VITIS_LOOP_92_2_s_fu_232_ap_start_reg;

assign icmp_ln104_1_fu_491_p2 = ((ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_481_p2 = ((base_fu_459_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln61_3_fu_319_p2 = ((tmp_s_fu_299_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln61_4_fu_325_p2 = ((trunc_ln61_1_fu_309_p4 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln61_fu_331_p2 = ((res_p_reg_596 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_1_fu_403_p2 = ((trunc_ln77_fu_393_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_397_p2 = ((tmp_12_fu_383_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_429_p2 = ((grp_operator_2_Pipeline_VITIS_LOOP_84_1_s_fu_224_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln61_fu_336_p2 = (icmp_ln61_4_reg_614 | icmp_ln61_3_reg_609);

assign or_ln77_fu_409_p2 = (icmp_ln77_fu_397_p2 | icmp_ln77_1_fu_403_p2);

assign res_p_fu_280_p1 = p_read14[31:0];

assign select_ln104_fu_503_p3 = ((icmp_ln104_1_fu_491_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_497_p2);

assign sext_ln100_fu_472_p1 = $signed(xor_ln100_fu_466_p2);

assign sub_ln92_fu_454_p2 = ($signed(2'd2) - $signed(empty_reg_670));

assign tmp_12_fu_383_p4 = {{bitcast_ln77_fu_380_p1[30:23]}};

assign tmp_16_fu_476_p2 = ($signed(sext_ln100_fu_472_p1) + $signed(res_p_reg_596));

assign tmp_s_fu_299_p4 = {{p_read14[62:55]}};

assign trunc_ln575_1_fu_366_p4 = {{p_read14[127:96]}};

assign trunc_ln61_1_fu_309_p4 = {{p_read14[54:32]}};

assign trunc_ln61_s_fu_284_p4 = {{p_read14[63:32]}};

assign trunc_ln77_fu_393_p1 = bitcast_ln77_fu_380_p1[22:0];

assign trunc_ln_fu_352_p4 = {{p_read14[95:64]}};

assign xor_ln100_fu_466_p2 = (sub_ln92_fu_454_p2 ^ 2'd2);

assign xor_ln92_fu_435_p2 = (empty_fu_424_p1 ^ 2'd3);

assign zext_ln104_fu_487_p1 = ap_phi_mux_base_0_lcssa_i57_phi_fu_144_p4;

endmodule //ban_interface_operator_2_s
