<def f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='168' ll='171' type='bool llvm::SDep::isNormalMemory() const'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='180' u='c' c='_ZNK4llvm4SDep23isNormalMemoryOrBarrierEv'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='165'>/// Tests if this is an Order dependence between two memory accesses
    /// where both sides of the dependence access memory in non-volatile and
    /// fully modeled ways.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='43' u='c' c='_ZN4llvm34PPCDispatchGroupSBHazardRecognizer16isLoadAfterStoreEPNS_5SUnitE'/>
