#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep  9 21:23:50 2025
# Process ID         : 188645
# Current directory  : /home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1
# Command line       : vivado -log GPIO_demo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GPIO_demo.tcl
# Log file           : /home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/GPIO_demo.vds
# Journal file       : /home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/vivado.jou
# Running On         : f4bjh-minipc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5700U with Radeon Graphics
# CPU Frequency      : 1930.694 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33021 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35169 MB
# Available Virtual  : 26281 MB
#-----------------------------------------------------------
source GPIO_demo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/d:/Downloads/cmod-a7/cmod-a7/hw/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/f4bjh/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top GPIO_demo -part xc7a35tcpg236-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2020.1) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 188687
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1904.359 ; gain = 419.742 ; free physical = 3677 ; free virtual = 23867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'GPIO_demo' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/GPIO.vhd:65]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at '/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68' bound to instance 'inst_clk' of component 'clk_wiz_0' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/GPIO.vhd:267]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/home/f4bjh/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/home/f4bjh/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75825]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/f4bjh/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 62.500000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/f4bjh/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84588]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/f4bjh/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/f4bjh/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:68]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at '/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/GPIO.vhd:290]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/debouncer.vhd:50]
WARNING: [Synth 8-614] signal 'clk100' is read in the process but is not in the sensitivity list [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/GPIO.vhd:326]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at '/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/GPIO.vhd:416]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (0#1) [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-3491] module 'RGB_controller' declared at '/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/RGB_controller.vhd:20' bound to instance 'RGB_Core1' of component 'RGB_controller' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/GPIO.vhd:432]
INFO: [Synth 8-638] synthesizing module 'RGB_controller' [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/RGB_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'RGB_controller' (0#1) [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/RGB_controller.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'GPIO_demo' (0#1) [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/sources_1/imports/hdl/GPIO.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1980.297 ; gain = 495.680 ; free physical = 3661 ; free virtual = 23854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1995.141 ; gain = 510.523 ; free physical = 3668 ; free virtual = 23861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1995.141 ; gain = 510.523 ; free physical = 3668 ; free virtual = 23861
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2001.078 ; gain = 0.000 ; free physical = 3660 ; free virtual = 23853
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_clk/inst'
Finished Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst_clk/inst'
Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_clk/inst'
Finished Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst_clk/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GPIO_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GPIO_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/constrs_1/imports/constraints/CmodA7_Master.xdc]
Finished Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/constrs_1/imports/constraints/CmodA7_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.srcs/constrs_1/imports/constraints/CmodA7_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GPIO_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GPIO_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/GPIO_demo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/GPIO_demo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.891 ; gain = 0.000 ; free physical = 3645 ; free virtual = 23849
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2139.891 ; gain = 0.000 ; free physical = 3645 ; free virtual = 23849
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2139.891 ; gain = 655.273 ; free physical = 3653 ; free virtual = 23857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2147.895 ; gain = 663.277 ; free physical = 3653 ; free virtual = 23857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst_clk/inst. (constraint file  /home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc, line 56).
Applied set_property KEEP_HIERARCHY = SOFT for inst_clk/inst. (constraint file  /home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property KEEP_HIERARCHY = SOFT for inst_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2147.895 ; gain = 663.277 ; free physical = 3653 ; free virtual = 23857
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2147.895 ; gain = 663.277 ; free physical = 3661 ; free virtual = 23866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               31 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 28    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input   31 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 18    
	   2 Input    7 Bit        Muxes := 9     
	   2 Input    6 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2147.895 ; gain = 663.277 ; free physical = 3630 ; free virtual = 23841
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2171.895 ; gain = 687.277 ; free physical = 3571 ; free virtual = 23790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2200.941 ; gain = 716.324 ; free physical = 3540 ; free virtual = 23759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2351.754 ; gain = 867.137 ; free physical = 3424 ; free virtual = 23646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2351.754 ; gain = 867.137 ; free physical = 3424 ; free virtual = 23646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2351.754 ; gain = 867.137 ; free physical = 3424 ; free virtual = 23646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    44|
|3     |LUT1       |    10|
|4     |LUT2       |     7|
|5     |LUT3       |    25|
|6     |LUT4       |    33|
|7     |LUT5       |    23|
|8     |LUT6       |    56|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |     2|
|11    |FDRE       |   196|
|12    |FDSE       |     2|
|13    |IBUF       |     3|
|14    |OBUF       |     6|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2351.754 ; gain = 867.137 ; free physical = 3424 ; free virtual = 23646
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2351.754 ; gain = 722.387 ; free physical = 3424 ; free virtual = 23646
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2351.762 ; gain = 867.137 ; free physical = 3424 ; free virtual = 23646
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2351.762 ; gain = 0.000 ; free physical = 3424 ; free virtual = 23647
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2407.781 ; gain = 0.000 ; free physical = 3597 ; free virtual = 23819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 32f2fe77
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2407.781 ; gain = 1028.707 ; free physical = 3597 ; free virtual = 23819
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1694.798; main = 1563.799; forked = 269.170
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3163.406; main = 2407.785; forked = 924.461
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2431.793 ; gain = 0.000 ; free physical = 3597 ; free virtual = 23819
INFO: [Common 17-1381] The checkpoint '/home/f4bjh/Téléchargements/Cmod-A7-35T-GPIO-hw.xpr/hw/hw.runs/synth_1/GPIO_demo.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file GPIO_demo_utilization_synth.rpt -pb GPIO_demo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  9 21:24:22 2025...
