-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity convert_hex_to_binar_1 is
port (
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of convert_hex_to_binar_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv8_30 : STD_LOGIC_VECTOR (7 downto 0) := "00110000";
    constant ap_const_lv8_31 : STD_LOGIC_VECTOR (7 downto 0) := "00110001";
    constant ap_const_lv8_32 : STD_LOGIC_VECTOR (7 downto 0) := "00110010";
    constant ap_const_lv8_33 : STD_LOGIC_VECTOR (7 downto 0) := "00110011";
    constant ap_const_lv8_34 : STD_LOGIC_VECTOR (7 downto 0) := "00110100";
    constant ap_const_lv8_35 : STD_LOGIC_VECTOR (7 downto 0) := "00110101";
    constant ap_const_lv8_36 : STD_LOGIC_VECTOR (7 downto 0) := "00110110";
    constant ap_const_lv8_37 : STD_LOGIC_VECTOR (7 downto 0) := "00110111";
    constant ap_const_lv8_38 : STD_LOGIC_VECTOR (7 downto 0) := "00111000";
    constant ap_const_lv8_39 : STD_LOGIC_VECTOR (7 downto 0) := "00111001";
    constant ap_const_lv8_61 : STD_LOGIC_VECTOR (7 downto 0) := "01100001";
    constant ap_const_lv8_62 : STD_LOGIC_VECTOR (7 downto 0) := "01100010";
    constant ap_const_lv8_63 : STD_LOGIC_VECTOR (7 downto 0) := "01100011";
    constant ap_const_lv8_64 : STD_LOGIC_VECTOR (7 downto 0) := "01100100";
    constant ap_const_lv8_65 : STD_LOGIC_VECTOR (7 downto 0) := "01100101";
    constant ap_const_lv8_66 : STD_LOGIC_VECTOR (7 downto 0) := "01100110";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal ap_phi_mux_write_flag3_15_phi_fu_85_p30 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln94_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln95_fu_336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln96_fu_342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln97_fu_348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln98_fu_354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_fu_360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_fu_366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln101_fu_372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_fu_378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln103_fu_384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln104_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln105_fu_396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln106_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln107_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln108_fu_426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bin_1_15_phi_fu_134_p30 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_bin_0_15_phi_fu_184_p30 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_bin_2_15_phi_fu_234_p30 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_bin_3_15_phi_fu_284_p30 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln108_fu_433_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln108_fu_414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln109_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln111_fu_442_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln111_1_fu_446_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln111_2_fu_450_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln111_3_fu_454_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln111_1_fu_462_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_fu_458_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_2_fu_466_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln111_3_fu_470_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln111_fu_474_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln111_1_fu_482_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln111_2_fu_490_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln111_3_fu_498_p3 : STD_LOGIC_VECTOR (7 downto 0);


begin




    ap_phi_mux_bin_0_15_phi_fu_184_p30_assign_proc : process(icmp_ln94_fu_330_p2, icmp_ln95_fu_336_p2, icmp_ln96_fu_342_p2, icmp_ln97_fu_348_p2, icmp_ln98_fu_354_p2, icmp_ln99_fu_360_p2, icmp_ln100_fu_366_p2, icmp_ln101_fu_372_p2, icmp_ln102_fu_378_p2, icmp_ln103_fu_384_p2, icmp_ln104_fu_390_p2, icmp_ln105_fu_396_p2, icmp_ln106_fu_402_p2, icmp_ln107_fu_408_p2)
    begin
        if ((((icmp_ln107_fu_408_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0)) or ((icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln107_fu_408_p2 = ap_const_lv1_1)) or ((icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_1)) or ((icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_1)) or ((icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_1)) or ((icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_1)) or ((icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_0_15_phi_fu_184_p30 <= ap_const_lv5_11;
        elsif (((icmp_ln94_fu_330_p2 = ap_const_lv1_1) or ((icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_1)) or ((icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_1)) or ((icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_1)) or ((icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_1)) or ((icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_1)) or ((icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_1)) or ((icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_0_15_phi_fu_184_p30 <= ap_const_lv5_10;
        else 
            ap_phi_mux_bin_0_15_phi_fu_184_p30 <= "XXXXX";
        end if; 
    end process;


    ap_phi_mux_bin_1_15_phi_fu_134_p30_assign_proc : process(icmp_ln94_fu_330_p2, icmp_ln95_fu_336_p2, icmp_ln96_fu_342_p2, icmp_ln97_fu_348_p2, icmp_ln98_fu_354_p2, icmp_ln99_fu_360_p2, icmp_ln100_fu_366_p2, icmp_ln101_fu_372_p2, icmp_ln102_fu_378_p2, icmp_ln103_fu_384_p2, icmp_ln104_fu_390_p2, icmp_ln105_fu_396_p2, icmp_ln106_fu_402_p2, icmp_ln107_fu_408_p2)
    begin
        if ((((icmp_ln107_fu_408_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0)) or ((icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln107_fu_408_p2 = ap_const_lv1_1)) or ((icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_1)) or ((icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_1)) or ((icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_1)) or ((icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_1)) or ((icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_1_15_phi_fu_134_p30 <= ap_const_lv5_11;
        elsif (((icmp_ln94_fu_330_p2 = ap_const_lv1_1) or ((icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_1)) or ((icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_1)) or ((icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_1)) or ((icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_1)) or ((icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_1)) or ((icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_1)) or ((icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_1_15_phi_fu_134_p30 <= ap_const_lv5_10;
        else 
            ap_phi_mux_bin_1_15_phi_fu_134_p30 <= "XXXXX";
        end if; 
    end process;


    ap_phi_mux_bin_2_15_phi_fu_234_p30_assign_proc : process(icmp_ln94_fu_330_p2, icmp_ln95_fu_336_p2, icmp_ln96_fu_342_p2, icmp_ln97_fu_348_p2, icmp_ln98_fu_354_p2, icmp_ln99_fu_360_p2, icmp_ln100_fu_366_p2, icmp_ln101_fu_372_p2, icmp_ln102_fu_378_p2, icmp_ln103_fu_384_p2, icmp_ln104_fu_390_p2, icmp_ln105_fu_396_p2, icmp_ln106_fu_402_p2, icmp_ln107_fu_408_p2)
    begin
        if ((((icmp_ln107_fu_408_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0)) or ((icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_1)) or ((icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_1)) or ((icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_1)) or ((icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_1)) or ((icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_1)) or ((icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_2_15_phi_fu_234_p30 <= ap_const_lv5_11;
        elsif (((icmp_ln94_fu_330_p2 = ap_const_lv1_1) or ((icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln107_fu_408_p2 = ap_const_lv1_1)) or ((icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_1)) or ((icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_1)) or ((icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_1)) or ((icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_1)) or ((icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_1)) or ((icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_2_15_phi_fu_234_p30 <= ap_const_lv5_10;
        else 
            ap_phi_mux_bin_2_15_phi_fu_234_p30 <= "XXXXX";
        end if; 
    end process;


    ap_phi_mux_bin_3_15_phi_fu_284_p30_assign_proc : process(icmp_ln94_fu_330_p2, icmp_ln95_fu_336_p2, icmp_ln96_fu_342_p2, icmp_ln97_fu_348_p2, icmp_ln98_fu_354_p2, icmp_ln99_fu_360_p2, icmp_ln100_fu_366_p2, icmp_ln101_fu_372_p2, icmp_ln102_fu_378_p2, icmp_ln103_fu_384_p2, icmp_ln104_fu_390_p2, icmp_ln105_fu_396_p2, icmp_ln106_fu_402_p2, icmp_ln107_fu_408_p2, select_ln108_fu_433_p3)
    begin
        if (((icmp_ln107_fu_408_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_bin_3_15_phi_fu_284_p30 <= select_ln108_fu_433_p3;
        elsif ((((icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln107_fu_408_p2 = ap_const_lv1_1)) or ((icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_1)) or ((icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_1)) or ((icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_1)) or ((icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_1)) or ((icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_1)) or ((icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_3_15_phi_fu_284_p30 <= ap_const_lv5_11;
        elsif (((icmp_ln94_fu_330_p2 = ap_const_lv1_1) or ((icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_1)) or ((icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_1)) or ((icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_1)) or ((icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_1)) or ((icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_1)) or ((icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_bin_3_15_phi_fu_284_p30 <= ap_const_lv5_10;
        else 
            ap_phi_mux_bin_3_15_phi_fu_284_p30 <= "XXXXX";
        end if; 
    end process;


    ap_phi_mux_write_flag3_15_phi_fu_85_p30_assign_proc : process(icmp_ln94_fu_330_p2, icmp_ln95_fu_336_p2, icmp_ln96_fu_342_p2, icmp_ln97_fu_348_p2, icmp_ln98_fu_354_p2, icmp_ln99_fu_360_p2, icmp_ln100_fu_366_p2, icmp_ln101_fu_372_p2, icmp_ln102_fu_378_p2, icmp_ln103_fu_384_p2, icmp_ln104_fu_390_p2, icmp_ln105_fu_396_p2, icmp_ln106_fu_402_p2, icmp_ln107_fu_408_p2, or_ln108_fu_426_p2)
    begin
        if (((icmp_ln107_fu_408_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0))) then 
            ap_phi_mux_write_flag3_15_phi_fu_85_p30 <= or_ln108_fu_426_p2;
        elsif (((icmp_ln94_fu_330_p2 = ap_const_lv1_1) or ((icmp_ln106_fu_402_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln107_fu_408_p2 = ap_const_lv1_1)) or ((icmp_ln105_fu_396_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln106_fu_402_p2 = ap_const_lv1_1)) or ((icmp_ln104_fu_390_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln105_fu_396_p2 = ap_const_lv1_1)) or ((icmp_ln103_fu_384_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln104_fu_390_p2 = ap_const_lv1_1)) or ((icmp_ln102_fu_378_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln103_fu_384_p2 = ap_const_lv1_1)) or ((icmp_ln101_fu_372_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln102_fu_378_p2 = ap_const_lv1_1)) or ((icmp_ln100_fu_366_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln101_fu_372_p2 = ap_const_lv1_1)) or ((icmp_ln99_fu_360_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln100_fu_366_p2 = ap_const_lv1_1)) or ((icmp_ln98_fu_354_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln99_fu_360_p2 = ap_const_lv1_1)) or ((icmp_ln97_fu_348_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln98_fu_354_p2 = ap_const_lv1_1)) or ((icmp_ln96_fu_342_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln97_fu_348_p2 = ap_const_lv1_1)) or ((icmp_ln95_fu_336_p2 = ap_const_lv1_0) and (icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln96_fu_342_p2 = ap_const_lv1_1)) or ((icmp_ln94_fu_330_p2 = ap_const_lv1_0) and (icmp_ln95_fu_336_p2 = ap_const_lv1_1)))) then 
            ap_phi_mux_write_flag3_15_phi_fu_85_p30 <= ap_const_lv1_1;
        else 
            ap_phi_mux_write_flag3_15_phi_fu_85_p30 <= "X";
        end if; 
    end process;

    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln111_fu_474_p3;
    ap_return_1 <= select_ln111_1_fu_482_p3;
    ap_return_2 <= select_ln111_2_fu_490_p3;
    ap_return_3 <= select_ln111_3_fu_498_p3;
    icmp_ln100_fu_366_p2 <= "1" when (p_read = ap_const_lv8_36) else "0";
    icmp_ln101_fu_372_p2 <= "1" when (p_read = ap_const_lv8_37) else "0";
    icmp_ln102_fu_378_p2 <= "1" when (p_read = ap_const_lv8_38) else "0";
    icmp_ln103_fu_384_p2 <= "1" when (p_read = ap_const_lv8_39) else "0";
    icmp_ln104_fu_390_p2 <= "1" when (p_read = ap_const_lv8_61) else "0";
    icmp_ln105_fu_396_p2 <= "1" when (p_read = ap_const_lv8_62) else "0";
    icmp_ln106_fu_402_p2 <= "1" when (p_read = ap_const_lv8_63) else "0";
    icmp_ln107_fu_408_p2 <= "1" when (p_read = ap_const_lv8_64) else "0";
    icmp_ln108_fu_414_p2 <= "1" when (p_read = ap_const_lv8_65) else "0";
    icmp_ln109_fu_420_p2 <= "1" when (p_read = ap_const_lv8_66) else "0";
    icmp_ln94_fu_330_p2 <= "1" when (p_read = ap_const_lv8_30) else "0";
    icmp_ln95_fu_336_p2 <= "1" when (p_read = ap_const_lv8_31) else "0";
    icmp_ln96_fu_342_p2 <= "1" when (p_read = ap_const_lv8_32) else "0";
    icmp_ln97_fu_348_p2 <= "1" when (p_read = ap_const_lv8_33) else "0";
    icmp_ln98_fu_354_p2 <= "1" when (p_read = ap_const_lv8_34) else "0";
    icmp_ln99_fu_360_p2 <= "1" when (p_read = ap_const_lv8_35) else "0";
    or_ln108_fu_426_p2 <= (icmp_ln109_fu_420_p2 or icmp_ln108_fu_414_p2);
    select_ln108_fu_433_p3 <= 
        ap_const_lv5_10 when (icmp_ln108_fu_414_p2(0) = '1') else 
        ap_const_lv5_11;
    select_ln111_1_fu_482_p3 <= 
        zext_ln111_fu_458_p1 when (ap_phi_mux_write_flag3_15_phi_fu_85_p30(0) = '1') else 
        p_read2;
    select_ln111_2_fu_490_p3 <= 
        zext_ln111_2_fu_466_p1 when (ap_phi_mux_write_flag3_15_phi_fu_85_p30(0) = '1') else 
        p_read3;
    select_ln111_3_fu_498_p3 <= 
        zext_ln111_3_fu_470_p1 when (ap_phi_mux_write_flag3_15_phi_fu_85_p30(0) = '1') else 
        p_read4;
    select_ln111_fu_474_p3 <= 
        zext_ln111_1_fu_462_p1 when (ap_phi_mux_write_flag3_15_phi_fu_85_p30(0) = '1') else 
        p_read1;
        sext_ln111_1_fu_446_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_bin_0_15_phi_fu_184_p30),6));

        sext_ln111_2_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_bin_2_15_phi_fu_234_p30),6));

        sext_ln111_3_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_bin_3_15_phi_fu_284_p30),6));

        sext_ln111_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_bin_1_15_phi_fu_134_p30),6));

    zext_ln111_1_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln111_1_fu_446_p1),8));
    zext_ln111_2_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln111_2_fu_450_p1),8));
    zext_ln111_3_fu_470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln111_3_fu_454_p1),8));
    zext_ln111_fu_458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln111_fu_442_p1),8));
end behav;
