<html><body><samp><pre>
<!@TC:1708325594>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1027961
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport5></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1708325594> | Running in 64-bit mode 
File /home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/project/rev_1/synwork/proj_1_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/udp_top.sv:1:7:1:14:@N:NF107:@XP_MSG">udp_top.sv(1)</a><!@TM:1708325594> | Selected library: work cell: udp_top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification-with-FPGA/HW5/uvm/sv/udp_top.sv:1:7:1:14:@N:NF107:@XP_MSG">udp_top.sv(1)</a><!@TM:1708325594> | Selected library: work cell: udp_top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Feb 19 00:53:14 2024

###########################################################]

</pre></samp></body></html>
