Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Nov  3 10:41:57 2022
| Host              : DESKTOP-AOVMD3L running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file example_ibert_ultrascale_gth_0_timing_summary_routed.rpt -pb example_ibert_ultrascale_gth_0_timing_summary_routed.pb -rpx example_ibert_ultrascale_gth_0_timing_summary_routed.rpx -warn_on_violation
| Design            : example_ibert_ultrascale_gth_0
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.524        0.000                      0                28989        0.030        0.000                      0                28973        0.312        0.000                       0                 16559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
D_CLK                                                                                       {0.000 2.500}          5.000           200.000         
  USE_DIVIDER.dclk_mmcm                                                                     {0.000 5.000}          10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
gth_refclk0_4                                                                               {0.000 5.000}          10.000          100.000         
  qpll0outclk_o                                                                             {0.000 0.100}          0.200           5000.001        
    rxoutclk_o                                                                              {0.000 2.000}          4.000           250.000         
      rxoutclk_o[0]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i[0]                                                                        {0.000 2.000}          4.000           250.000         
    rxoutclk_o_1                                                                            {0.000 2.000}          4.000           250.000         
      rxoutclk_o[1]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i__0[1]                                                                     {0.000 2.000}          4.000           250.000         
    rxoutclk_o_2                                                                            {0.000 2.000}          4.000           250.000         
      rxoutclk_o[2]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i[2]                                                                        {0.000 2.000}          4.000           250.000         
    rxoutclk_o_3                                                                            {0.000 2.000}          4.000           250.000         
      rxoutclk_o[3]                                                                         {0.000 2.000}          4.000           250.000         
      rxusrclk2_i__0[3]                                                                     {0.000 2.000}          4.000           250.000         
    txoutclk_o                                                                              {0.000 2.000}          4.000           250.000         
      txoutclk_o[0]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i[0]                                                                        {0.000 2.000}          4.000           250.000         
    txoutclk_o_1                                                                            {0.000 2.000}          4.000           250.000         
      txoutclk_o[1]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i__0[1]                                                                     {0.000 2.000}          4.000           250.000         
    txoutclk_o_2                                                                            {0.000 2.000}          4.000           250.000         
      txoutclk_o[2]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i[2]                                                                        {0.000 2.000}          4.000           250.000         
    txoutclk_o_3                                                                            {0.000 2.000}          4.000           250.000         
      txoutclk_o[3]                                                                         {0.000 2.000}          4.000           250.000         
      txusrclk2_i__0[3]                                                                     {0.000 2.000}          4.000           250.000         
  qpll0outrefclk_o                                                                          {0.000 5.000}          10.000          100.000         
  refclkoutmonitor0_com                                                                     {0.000 5.000}          10.000          100.000         
gth_refclk1_4                                                                               {0.000 5.000}          10.000          100.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                {0.000 2.000}          4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
D_CLK                                                                                                                                                                                                                                         0.750        0.000                       0                     1  
  USE_DIVIDER.dclk_mmcm                                                                           4.481        0.000                      0                19251        0.032        0.000                      0                19251        3.200        0.000                       0                 10919  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.913        0.000                      0                  988        0.042        0.000                      0                  988       15.832        0.000                       0                   507  
    rxoutclk_o                                                                                                                                                                                                                                2.621        0.000                       0                     2  
      rxoutclk_o[0]                                                                               2.772        0.000                      0                   57        0.079        0.000                      0                   57        0.409        0.000                       0                    23  
      rxusrclk2_i[0]                                                                              1.566        0.000                      0                 1028        0.030        0.000                      0                 1028        0.586        0.000                       0                   748  
    rxoutclk_o_1                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      rxoutclk_o[1]                                                                               2.578        0.000                      0                   57        0.055        0.000                      0                   57        0.348        0.000                       0                    23  
      rxusrclk2_i__0[1]                                                                           1.524        0.000                      0                 1028        0.030        0.000                      0                 1028        0.764        0.000                       0                   748  
    rxoutclk_o_2                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      rxoutclk_o[2]                                                                               2.827        0.000                      0                   57        0.054        0.000                      0                   57        0.334        0.000                       0                    23  
      rxusrclk2_i[2]                                                                              1.609        0.000                      0                 1028        0.030        0.000                      0                 1028        0.774        0.000                       0                   748  
    rxoutclk_o_3                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      rxoutclk_o[3]                                                                               2.514        0.000                      0                   57        0.060        0.000                      0                   57        0.357        0.000                       0                    23  
      rxusrclk2_i__0[3]                                                                           1.739        0.000                      0                 1028        0.035        0.000                      0                 1028        0.757        0.000                       0                   748  
    txoutclk_o                                                                                                                                                                                                                                2.621        0.000                       0                     2  
      txoutclk_o[0]                                                                               2.589        0.000                      0                   57        0.060        0.000                      0                   57        0.312        0.000                       0                    23  
      txusrclk2_i[0]                                                                              1.741        0.000                      0                  636        0.030        0.000                      0                  636        0.420        0.000                       0                   408  
    txoutclk_o_1                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      txoutclk_o[1]                                                                               2.384        0.000                      0                   57        0.055        0.000                      0                   57        0.334        0.000                       0                    23  
      txusrclk2_i__0[1]                                                                           1.659        0.000                      0                  636        0.035        0.000                      0                  636        0.402        0.000                       0                   408  
    txoutclk_o_2                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      txoutclk_o[2]                                                                               2.614        0.000                      0                   57        0.055        0.000                      0                   57        0.327        0.000                       0                    23  
      txusrclk2_i[2]                                                                              1.658        0.000                      0                  636        0.041        0.000                      0                  636        0.412        0.000                       0                   408  
    txoutclk_o_3                                                                                                                                                                                                                              2.621        0.000                       0                     2  
      txoutclk_o[3]                                                                               2.735        0.000                      0                   57        0.079        0.000                      0                   57        0.333        0.000                       0                    23  
      txusrclk2_i__0[3]                                                                           1.648        0.000                      0                  636        0.039        0.000                      0                  636        0.403        0.000                       0                   408  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.680        0.000                      0                  227        0.058        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.822        0.000                      0                  227        0.047        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.667        0.000                      0                  227        0.043        0.000                      0                  227        1.332        0.000                       0                    77  
u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                      1.880        0.000                      0                  227        0.066        0.000                      0                  227        1.332        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  USE_DIVIDER.dclk_mmcm                                                                            32.114        0.000                      0                    8                                                                        
USE_DIVIDER.dclk_mmcm                                                                       dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        9.189        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           USE_DIVIDER.dclk_mmcm                                                                       USE_DIVIDER.dclk_mmcm                                                                             8.144        0.000                      0                  462        0.094        0.000                      0                  462  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.797        0.000                      0                  100        0.136        0.000                      0                  100  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.939        0.000                      0                   38        0.176        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.902        0.000                      0                   38        0.206        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]                      3.061        0.000                      0                   38        0.183        0.000                      0                   38  
**async_default**                                                                           u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]                      2.968        0.000                      0                   38        0.131        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  D_CLK
  To Clock:  D_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         D_CLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { gth_sysclkp_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
Low Pulse Width   Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Fast    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCME3_ADV_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.838ns (15.312%)  route 4.635ns (84.688%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.492ns = ( 14.492 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.457ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.590ns (routing 1.339ns, distribution 1.251ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.792     4.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y256        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.632 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=432, routed)         3.081     7.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X89Y261        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.173     7.886 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/regSlaveDo[14]_i_32/O
                         net (fo=1, routed)           0.324     8.210    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[14]_i_7_0
    SLICE_X89Y261        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.132     8.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[14]_i_18/O
                         net (fo=1, routed)           0.653     8.995    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[14]_i_18_n_341
    SLICE_X83Y258        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     9.127 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[14]_i_7/O
                         net (fo=1, routed)           0.268     9.395    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[14]
    SLICE_X83Y258        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     9.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_229/I_EN_CTL_EQ1.U_CTL/regSlaveDo[14]_i_3/O
                         net (fo=1, routed)           0.280     9.847    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[14]_0
    SLICE_X84Y261        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115     9.962 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[14]_i_1/O
                         net (fo=1, routed)           0.029     9.991    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203_n_365
    SLICE_X84Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.590    14.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X84Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[14]/C
                         clock pessimism             -0.014    14.479    
                         clock uncertainty           -0.066    14.413    
    SLICE_X84Y261        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    14.472    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[14]
  -------------------------------------------------------------------
                         required time                         14.472    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.787ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.664ns (12.737%)  route 4.549ns (87.263%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 14.505 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.759ns (routing 1.457ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.603ns (routing 1.339ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.759     4.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y275        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.602 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.312     7.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X91Y298        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     8.030 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo[9]_i_35/O
                         net (fo=1, routed)           0.000     8.030    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo[9]_i_35_n_341
    SLICE_X91Y298        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058     8.088 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[9]_i_22/O
                         net (fo=1, routed)           0.000     8.088    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[9]_i_4_0
    SLICE_X91Y298        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     8.147 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[9]_i_9/O
                         net (fo=1, routed)           0.409     8.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[9]_i_9_n_341
    SLICE_X92Y292        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     8.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[9]_i_4/O
                         net (fo=1, routed)           0.000     8.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[9]_i_4_n_341
    SLICE_X92Y292        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.067     8.755 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[9]_i_2/O
                         net (fo=1, routed)           0.799     9.554    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[9]_i_2_n_341
    SLICE_X87Y289        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.115     9.669 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[9]_i_1/O
                         net (fo=1, routed)           0.029     9.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203_n_360
    SLICE_X87Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.603    14.505    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X87Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[9]/C
                         clock pessimism             -0.014    14.492    
                         clock uncertainty           -0.066    14.426    
    SLICE_X87Y289        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    14.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[9]
  -------------------------------------------------------------------
                         required time                         14.485    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  4.787    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 0.878ns (16.885%)  route 4.322ns (83.115%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 14.521 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.774ns (routing 1.457ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.619ns (routing 1.339ns, distribution 1.280ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.774     4.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y251        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y251        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     4.615 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=432, routed)         2.746     7.361    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X97Y249        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.172     7.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_32/O
                         net (fo=1, routed)           0.263     7.796    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_7_0
    SLICE_X97Y249        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.188     7.984 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_18/O
                         net (fo=1, routed)           0.542     8.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_18_n_341
    SLICE_X87Y242        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.040     8.566 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_7/O
                         net (fo=1, routed)           0.147     8.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[13]
    SLICE_X87Y241        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.188     8.901 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo[13]_i_3/O
                         net (fo=1, routed)           0.597     9.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_0
    SLICE_X88Y250        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     9.673 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_1/O
                         net (fo=1, routed)           0.027     9.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_203_n_364
    SLICE_X88Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.619    14.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X88Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/C
                         clock pessimism             -0.014    14.508    
                         clock uncertainty           -0.066    14.441    
    SLICE_X88Y250        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[1].RAMB36_I1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.734ns (15.984%)  route 3.858ns (84.016%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 14.387 - 10.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.766ns (routing 1.457ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.485ns (routing 1.339ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.766     4.492    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/s_dclk_o
    SLICE_X63Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y284        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.606 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          0.486     5.092    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X63Y278        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     5.293 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_2
    SLICE_X63Y278        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[3])
                                                      0.215     5.508 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[3]
                         net (fo=19, routed)          1.113     6.621    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X66Y279        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     6.825 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.259     9.084    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[0]
    RAMB36_X7Y58         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[1].RAMB36_I1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.485    14.387    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y58         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[1].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.013    14.375    
                         clock uncertainty           -0.066    14.309    
    RAMB36_X7Y58         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.385    13.924    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[1].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.924    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.854ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.654ns (12.984%)  route 4.383ns (87.016%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 14.488 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.864ns (routing 1.457ns, distribution 1.407ns)
  Clock Net Delay (Destination): 2.586ns (routing 1.339ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.864     4.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X77Y268        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y268        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.703 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=432, routed)         2.836     7.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/s_daddr_o[1]
    SLICE_X98Y276        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.131     7.670 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_25/O
                         net (fo=1, routed)           0.256     7.926    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_25_n_341
    SLICE_X98Y276        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     7.967 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_217/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_10/O
                         net (fo=1, routed)           0.596     8.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_i_2_0
    SLICE_X88Y279        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188     8.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_4/O
                         net (fo=1, routed)           0.000     8.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_4_n_341
    SLICE_X88Y279        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.066     8.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_i_2/O
                         net (fo=1, routed)           0.668     9.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[13]_i_2_n_341
    SLICE_X85Y272        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.115     9.600 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[13]_i_1/O
                         net (fo=1, routed)           0.027     9.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_203_n_364
    SLICE_X85Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.586    14.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X85Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]/C
                         clock pessimism             -0.001    14.488    
                         clock uncertainty           -0.066    14.422    
    SLICE_X85Y272        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[13]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  4.854    

Slack (MET) :             4.875ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 0.735ns (14.258%)  route 4.420ns (85.742%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.535ns = ( 14.535 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.759ns (routing 1.457ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.633ns (routing 1.339ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.759     4.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y275        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.602 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.380     7.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/s_daddr_o[0]
    SLICE_X90Y297        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.188     8.170 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[12]_i_34/O
                         net (fo=1, routed)           0.000     8.170    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[12]_i_34_n_341
    SLICE_X90Y297        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.058     8.228 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[12]_i_23/O
                         net (fo=1, routed)           0.000     8.228    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[12]_i_23_n_341
    SLICE_X90Y297        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.060     8.288 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[12]_i_9/O
                         net (fo=1, routed)           0.509     8.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[12]_i_9_n_341
    SLICE_X91Y292        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     8.912 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[12]_i_4/O
                         net (fo=1, routed)           0.000     8.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[12]_i_4_n_341
    SLICE_X91Y292        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     8.979 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[12]_i_2/O
                         net (fo=1, routed)           0.502     9.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[12]_i_2_n_341
    SLICE_X90Y287        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.130     9.611 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[12]_i_1/O
                         net (fo=1, routed)           0.029     9.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203_n_363
    SLICE_X90Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.633    14.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X90Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[12]/C
                         clock pessimism             -0.014    14.522    
                         clock uncertainty           -0.066    14.455    
    SLICE_X90Y287        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    14.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[12]
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                          -9.640    
  -------------------------------------------------------------------
                         slack                                  4.875    

Slack (MET) :             4.937ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.020ns  (logic 0.820ns (16.335%)  route 4.200ns (83.665%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.495ns = ( 14.495 - 10.000 ) 
    Source Clock Delay      (SCD):    4.518ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 1.457ns, distribution 1.335ns)
  Clock Net Delay (Destination): 2.593ns (routing 1.339ns, distribution 1.254ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.792     4.518    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X73Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y256        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.634 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=431, routed)         2.501     7.135    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/s_daddr_o[1]
    SLICE_X88Y260        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.132     7.267 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_223/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_33/O
                         net (fo=1, routed)           0.206     7.473    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_7_0
    SLICE_X88Y260        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.185     7.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_18/O
                         net (fo=1, routed)           0.684     8.342    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_18_n_341
    SLICE_X84Y257        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     8.514 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_224/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_7/O
                         net (fo=1, routed)           0.283     8.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[11]
    SLICE_X84Y257        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     8.837 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_22c/I_EN_STAT_EQ1.U_STAT/regSlaveDo[11]_i_3/O
                         net (fo=1, routed)           0.499     9.336    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[11]_0
    SLICE_X85Y262        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.175     9.511 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[11]_i_1/O
                         net (fo=1, routed)           0.027     9.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_203_n_362
    SLICE_X85Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.593    14.495    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X85Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]/C
                         clock pessimism             -0.014    14.482    
                         clock uncertainty           -0.066    14.416    
    SLICE_X85Y262        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[11]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 0.703ns (13.998%)  route 4.319ns (86.002%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 14.532 - 10.000 ) 
    Source Clock Delay      (SCD):    4.500ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.774ns (routing 1.457ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.630ns (routing 1.339ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.774     4.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X71Y251        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y251        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.617 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=431, routed)         2.960     7.577    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_22b/I_EN_STAT_EQ1.U_STAT/s_daddr_o[1]
    SLICE_X99Y243        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.187     7.764 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_22b/I_EN_STAT_EQ1.U_STAT/regSlaveDo[3]_i_30/O
                         net (fo=1, routed)           0.260     8.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_22f/I_EN_STAT_EQ1.U_STAT/regSlaveDo[3]_i_6
    SLICE_X99Y243        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.173     8.197 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_22f/I_EN_STAT_EQ1.U_STAT/regSlaveDo[3]_i_18/O
                         net (fo=1, routed)           0.585     8.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[3]_i_3_1
    SLICE_X90Y243        LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     8.822 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[3]_i_6/O
                         net (fo=1, routed)           0.266     9.088    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[3]_i_6_n_341
    SLICE_X89Y245        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     9.159 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_238/I_EN_STAT_EQ1.U_STAT/regSlaveDo[3]_i_3/O
                         net (fo=1, routed)           0.219     9.378    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[3]_0
    SLICE_X89Y249        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.115     9.493 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[3]_i_1/O
                         net (fo=1, routed)           0.029     9.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_203_n_354
    SLICE_X89Y249        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.630    14.532    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X89Y249        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[3]/C
                         clock pessimism             -0.014    14.519    
                         clock uncertainty           -0.066    14.452    
    SLICE_X89Y249        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059    14.511    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[3]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                          -9.522    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[12].RAMB36_I1/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E2 clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.734ns (16.603%)  route 3.687ns (83.397%))
  Logic Levels:           3  (CARRY8=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 14.385 - 10.000 ) 
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.766ns (routing 1.457ns, distribution 1.309ns)
  Clock Net Delay (Destination): 2.483ns (routing 1.339ns, distribution 1.144ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.766     4.492    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/s_dclk_o
    SLICE_X63Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y284        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     4.606 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_OP0_FDRE/Using_FPGA.Native/Q
                         net (fo=64, routed)          0.486     5.092    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I1
    SLICE_X63Y278        LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.201     5.293 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/ALL_Bits[31].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.000     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/lopt_2
    SLICE_X63Y278        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[3])
                                                      0.215     5.508 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/ALU_I/No_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/O[3]
                         net (fo=19, routed)          1.113     6.621    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux/dlmb_M_ABus[0]
    SLICE_X66Y279        LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.204     6.825 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/microblaze_I/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/Not_All_Bits.PC_GEN[29].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.088     8.913    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/ADDRARDADDR[0]
    RAMB36_X7Y57         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[12].RAMB36_I1/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.483    14.385    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/s_dclk_o
    RAMB36_X7Y57         RAMB36E2                                     r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[12].RAMB36_I1/CLKARDCLK
                         clock pessimism             -0.013    14.373    
                         clock uncertainty           -0.066    14.307    
    RAMB36_X7Y57         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.385    13.922    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[12].RAMB36_I1
  -------------------------------------------------------------------
                         required time                         13.922    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.590ns (11.779%)  route 4.419ns (88.221%))
  Logic Levels:           6  (LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.528ns = ( 14.528 - 10.000 ) 
    Source Clock Delay      (SCD):    4.485ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.759ns (routing 1.457ns, distribution 1.302ns)
  Clock Net Delay (Destination): 2.626ns (routing 1.339ns, distribution 1.287ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.759     4.485    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X74Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y275        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     4.602 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=433, routed)         3.398     8.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/s_daddr_o[0]
    SLICE_X92Y298        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     8.116 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo[15]_i_36/O
                         net (fo=1, routed)           0.000     8.116    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo[15]_i_36_n_341
    SLICE_X92Y298        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.058     8.174 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_243/I_EN_STAT_EQ1.U_STAT/regSlaveDo_reg[15]_i_26/O
                         net (fo=1, routed)           0.000     8.174    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_4_0
    SLICE_X92Y298        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.059     8.233 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[15]_i_9/O
                         net (fo=1, routed)           0.365     8.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[15]_i_9_n_341
    SLICE_X93Y291        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     8.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_4/O
                         net (fo=1, routed)           0.000     8.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_4_n_341
    SLICE_X93Y291        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.067     8.706 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[15]_i_2/O
                         net (fo=1, routed)           0.629     9.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo_reg[15]_i_2_n_341
    SLICE_X89Y283        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     9.467 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203/I_EN_CTL_EQ1.U_CTL/regSlaveDo[15]_i_1/O
                         net (fo=1, routed)           0.027     9.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/reg_203_n_366
    SLICE_X89Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.626    14.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/drp_dclk_o
    SLICE_X89Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]/C
                         clock pessimism             -0.014    14.515    
                         clock uncertainty           -0.066    14.449    
    SLICE_X89Y283        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059    14.508    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/regSlaveDo_reg[15]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.064ns (38.323%)  route 0.103ns (61.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.293ns (routing 0.736ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.500ns (routing 0.818ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.293     2.385    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/s_dclk_o
    SLICE_X71Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y247        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.433 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_reg[3]/Q
                         net (fo=4, routed)           0.087     2.520    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/hold_clk_reg[3]
    SLICE_X72Y247        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     2.536 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state[0]_i_1__2/O
                         net (fo=1, routed)           0.016     2.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state[0]_i_1__2_n_341
    SLICE_X72Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.500     2.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/s_dclk_o
    SLICE_X72Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg[0]/C
                         clock pessimism             -0.024     2.465    
    SLICE_X72Y247        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     2.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.521    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.093ns (51.667%)  route 0.087ns (48.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.376ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.284ns (routing 0.736ns, distribution 0.548ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.818ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.284     2.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X71Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y261        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.424 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[26]/Q
                         net (fo=1, routed)           0.071     2.495    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/do_i[10]
    SLICE_X70Y261        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.045     2.540 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[10]_i_1/O
                         net (fo=1, routed)           0.016     2.556    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[10]_i_1_n_341
    SLICE_X70Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.501     2.490    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/clk_i
    SLICE_X70Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]/C
                         clock pessimism             -0.024     2.466    
    SLICE_X70Y261        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.522    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.522    
                         arrival time                           2.556    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/do_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    2.380ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.288ns (routing 0.736ns, distribution 0.552ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.818ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.288     2.380    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X70Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y259        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     2.429 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[4]/Q
                         net (fo=1, routed)           0.095     2.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DO_I[4]
    SLICE_X70Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/do_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.501     2.490    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X70Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/do_r_reg[4]/C
                         clock pessimism             -0.056     2.433    
    SLICE_X70Y261        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.489    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/u_arb/do_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.049ns (31.410%)  route 0.107ns (68.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.339ns (routing 0.736ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.818ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.339     2.431    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X76Y252        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y252        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     2.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1_reg[16]/Q
                         net (fo=1, routed)           0.107     2.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/bitCountSample1[16]
    SLICE_X78Y252        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.540     2.529    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/s_dclk_i
    SLICE_X78Y252        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[16]/C
                         clock pessimism             -0.033     2.496    
    SLICE_X78Y252        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.552    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/counter_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.552    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.093ns (51.667%)  route 0.087ns (48.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    2.372ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Net Delay (Source):      1.280ns (routing 0.736ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.818ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.280     2.372    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DCLK_I
    SLICE_X71Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y265        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     2.420 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_CHANNEL_REGS/u_arb/DO_USR_O_reg[25]/Q
                         net (fo=1, routed)           0.071     2.491    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/do_i[57]
    SLICE_X70Y265        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     2.536 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[9]_i_1/O
                         net (fo=1, routed)           0.016     2.552    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o[9]_i_1_n_341
    SLICE_X70Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.496     2.485    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/clk_i
    SLICE_X70Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[9]/C
                         clock pessimism             -0.024     2.460    
    SLICE_X70Y265        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.516    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/i_ibert_lib_v1_0_7_mbio2xsdb/mb_do_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.516    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.063ns (41.447%)  route 0.089ns (58.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    2.386ns
    Clock Pessimism Removal (CPR):    0.056ns
  Clock Net Delay (Source):      1.294ns (routing 0.736ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.818ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.294     2.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/s_dclk_o
    SLICE_X70Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y241        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     2.434 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk_reg[1]/Q
                         net (fo=6, routed)           0.073     2.507    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/hold_clk_reg[1]
    SLICE_X70Y242        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.015     2.522 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/state[0]_i_1/O
                         net (fo=1, routed)           0.016     2.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/state[0]_i_1_n_341
    SLICE_X70Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.512     2.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/s_dclk_o
    SLICE_X70Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg[0]/C
                         clock pessimism             -0.056     2.445    
    SLICE_X70Y242        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/timer_i_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_253/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.579ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Net Delay (Source):      1.361ns (routing 0.736ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.590ns (routing 0.818ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.361     2.453    u_ibert_gth_core/inst/QUAD[0].u_q/sl_iport_i[1]
    SLICE_X88Y268        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/timer_i_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y268        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.501 r  u_ibert_gth_core/inst/QUAD[0].u_q/timer_i_reg[40]/Q
                         net (fo=5, routed)           0.139     2.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_253/I_EN_STAT_EQ1.U_STAT/timer_i[8]
    SLICE_X89Y267        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_253/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.590     2.579    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_253/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X89Y267        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_253/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C
                         clock pessimism             -0.032     2.546    
    SLICE_X89Y267        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.056     2.602    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_CHANNEL_REGS/reg_253/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.602    
                         arrival time                           2.640    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/txuserrdy_out_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.078ns (44.571%)  route 0.097ns (55.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.554ns
    Source Clock Delay      (SCD):    2.440ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.348ns (routing 0.736ns, distribution 0.612ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.818ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.348     2.440    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X82Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y263        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     2.488 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/FSM_sequential_sm_reset_tx_reg[1]/Q
                         net (fo=15, routed)          0.082     2.570    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/Q[1]
    SLICE_X84Y263        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.030     2.600 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/txuserrdy_out_i_1/O
                         net (fo=1, routed)           0.015     2.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_342
    SLICE_X84Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/txuserrdy_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.565     2.554    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/s_dclk_i
    SLICE_X84Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/txuserrdy_out_reg/C
                         clock pessimism             -0.033     2.521    
    SLICE_X84Y263        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     2.577    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/txuserrdy_out_reg
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.553ns
    Source Clock Delay      (SCD):    2.436ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.344ns (routing 0.736ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.818ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.344     2.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/s_dclk_i
    SLICE_X85Y279        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y279        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.485 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.129     2.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/in0
    SLICE_X83Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.564     2.553    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/s_dclk_i
    SLICE_X83Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg/C
                         clock pessimism             -0.033     2.520    
    SLICE_X83Y278        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst/i_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.049ns (34.752%)  route 0.092ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      1.382ns (routing 0.736ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.596ns (routing 0.818ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.382     2.474    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/s_dclk_i
    SLICE_X88Y294        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y294        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.523 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.092     2.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/in0
    SLICE_X88Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.596     2.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/s_dclk_i
    SLICE_X88Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg/C
                         clock pessimism             -0.065     2.520    
    SLICE_X88Y295        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     2.576    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst/i_in_meta_reg
  -------------------------------------------------------------------
                         required time                         -2.576    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         USE_DIVIDER.dclk_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_COMMON/DRPCLK   n/a            4.000         10.000      6.000      GTHE3_COMMON_X0Y4    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y56         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y56         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[13].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X6Y53         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         10.000      8.039      RAMB36_X6Y53         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[14].RAMB36_I1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         10.000      8.039      RAMB36_X7Y53         u_ibert_gth_core/inst/QUAD[0].u_q/u_common/INTERNAL_MB.mcs_0/lmb_bram_I/RAM_Inst/Using_B36_S2.The_BRAMs[15].RAMB36_I1/CLKARDCLK
Low Pulse Width   Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y4    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y4    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y4    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
High Pulse Width  Fast    GTHE3_COMMON/DRPCLK   n/a            1.800         5.000       3.200      GTHE3_COMMON_X0Y4    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_gthe3_common/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.913ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.832ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.913ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.931ns (31.242%)  route 2.049ns (68.758%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.002ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.002ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.251     4.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.799     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.324     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X62Y289        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     6.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X62Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.400     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y286        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.499     7.403    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y283        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     7.580 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027     7.607    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X66Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.102    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.654    37.495    
                         clock uncertainty           -0.035    37.460    
    SLICE_X66Y283        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    37.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                          -7.607    
  -------------------------------------------------------------------
                         slack                                 29.913    

Slack (MET) :             29.920ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 0.930ns (31.282%)  route 2.043ns (68.718%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 36.841 - 33.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.002ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.002ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.251     4.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.799     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.324     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X62Y289        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     6.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X62Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.400     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y286        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.494     7.398    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y283        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     7.574 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.026     7.600    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X66Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.102    36.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y283        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.654    37.495    
                         clock uncertainty           -0.035    37.460    
    SLICE_X66Y283        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    37.520    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.520    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                 29.920    

Slack (MET) :             29.936ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.963ns  (logic 0.891ns (30.071%)  route 2.072ns (69.929%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.002ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.002ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.251     4.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.799     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.324     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X62Y289        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     6.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X62Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.400     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y286        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.526     7.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y284        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.137     7.567 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.023     7.590    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.109    36.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.654    37.502    
                         clock uncertainty           -0.035    37.467    
    SLICE_X66Y284        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059    37.526    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.526    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                 29.936    

Slack (MET) :             29.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.964ns (32.590%)  route 1.994ns (67.410%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.002ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.002ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.251     4.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.799     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.324     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X62Y289        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     6.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X62Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.400     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y286        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.436     7.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y284        LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.210     7.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035     7.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.109    36.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.654    37.502    
                         clock uncertainty           -0.035    37.467    
    SLICE_X66Y284        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.527    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 29.942    

Slack (MET) :             29.969ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 0.945ns (32.242%)  route 1.986ns (67.758%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.002ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.002ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.251     4.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.799     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.324     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X62Y289        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     6.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X62Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.400     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y286        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.436     7.340    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y284        LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     7.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.027     7.558    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.109    36.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.654    37.502    
                         clock uncertainty           -0.035    37.467    
    SLICE_X66Y284        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.527    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                 29.969    

Slack (MET) :             29.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 0.947ns (32.321%)  route 1.983ns (67.679%))
  Logic Levels:           5  (CARRY8=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 36.848 - 33.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.002ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.109ns (routing 0.002ns, distribution 1.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.251     4.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.799     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.324     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X62Y289        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     6.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X62Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.400     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y286        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.434     7.338    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X66Y284        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     7.531 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.026     7.557    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.109    36.848    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.654    37.502    
                         clock uncertainty           -0.035    37.467    
    SLICE_X66Y284        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060    37.527    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.527    
                         arrival time                          -7.557    
  -------------------------------------------------------------------
                         slack                                 29.970    

Slack (MET) :             30.106ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 0.611ns (23.214%)  route 2.021ns (76.786%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.839ns = ( 36.839 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.100ns (routing 0.002ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y285        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     5.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.566     6.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y273        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     6.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263     6.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y273        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.538     7.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X62Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.100    36.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X62Y270        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.654    37.493    
                         clock uncertainty           -0.035    37.458    
    SLICE_X62Y270        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.082    37.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         37.376    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                 30.106    

Slack (MET) :             30.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.945ns (33.534%)  route 1.873ns (66.466%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 36.842 - 33.000 ) 
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    0.740ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.251ns (routing 0.002ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.002ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.251     4.627    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.741 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.799     5.540    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X63Y288        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.070     5.610 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_8/O
                         net (fo=2, routed)           0.324     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[24]
    SLICE_X62Y289        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.192     6.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6/O
                         net (fo=1, routed)           0.000     6.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_6_n_0
    SLICE_X62Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.262     6.388 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[7]
                         net (fo=4, routed)           0.400     6.788    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y286        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.116     6.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.324     7.228    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X61Y287        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     7.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.026     7.445    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.103    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X61Y287        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.740    37.582    
                         clock uncertainty           -0.035    37.547    
    SLICE_X61Y287        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058    37.605    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.605    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 30.160    

Slack (MET) :             30.160ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 0.729ns (26.045%)  route 2.070ns (73.955%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.844ns = ( 36.844 - 33.000 ) 
    Source Clock Delay      (SCD):    4.635ns
    Clock Pessimism Removal (CPR):    0.723ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.259ns (routing 0.002ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.002ns, distribution 1.103ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.259     4.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X62Y274        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y274        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     4.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]/Q
                         net (fo=5, routed)           0.412     5.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg_0
    SLICE_X58Y276        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     5.356 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/iTDO_i_13/O
                         net (fo=1, routed)           0.530     5.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_4_0
    SLICE_X58Y262        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.040     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_7/O
                         net (fo=1, routed)           0.554     6.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_reg_3
    SLICE_X63Y258        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     6.668 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4/O
                         net (fo=1, routed)           0.539     7.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_4_n_0
    SLICE_X63Y272        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.192     7.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/iTDO_i_1/O
                         net (fo=1, routed)           0.035     7.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X63Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.105    36.844    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X63Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.723    37.567    
                         clock uncertainty           -0.035    37.532    
    SLICE_X63Y272        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    37.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.594    
                         arrival time                          -7.434    
  -------------------------------------------------------------------
                         slack                                 30.160    

Slack (MET) :             30.191ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.611ns (23.970%)  route 1.938ns (76.030%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.842ns = ( 36.842 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.002ns, distribution 1.101ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.227     5.585    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X65Y285        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     5.717 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.566     6.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X62Y273        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.115     6.398 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.263     6.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y273        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.071     6.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.455     7.187    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X63Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.103    36.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.654    37.496    
                         clock uncertainty           -0.035    37.461    
    SLICE_X63Y272        FDRE (Setup_HFF_SLICEL_C_R)
                                                     -0.083    37.378    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         37.378    
                         arrival time                          -7.187    
  -------------------------------------------------------------------
                         slack                                 30.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.002ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.536     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y271        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/Q
                         net (fo=2, routed)           0.070     2.339    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[16]
    SLICE_X62Y272        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.015     2.354 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[15]_i_1/O
                         net (fo=1, routed)           0.016     2.370    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[15]
    SLICE_X62Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.633     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
                         clock pessimism             -0.601     2.272    
    SLICE_X62Y272        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     2.328    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.078ns (46.988%)  route 0.088ns (53.012%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.829ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Net Delay (Source):      0.512ns (routing 0.002ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.002ns, distribution 0.587ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.512     2.196    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X57Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y258        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     2.244 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[3]/Q
                         net (fo=1, routed)           0.072     2.316    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[3]
    SLICE_X56Y258        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.030     2.346 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__0/O
                         net (fo=1, routed)           0.016     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]_i_1__0_n_0
    SLICE_X56Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.589     2.829    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                         clock pessimism             -0.566     2.263    
    SLICE_X56Y258        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.319    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.048ns (32.000%)  route 0.102ns (68.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.866ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Net Delay (Source):      0.539ns (routing 0.002ns, distribution 0.537ns)
  Clock Net Delay (Destination): 0.626ns (routing 0.002ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.539     2.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X66Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y257        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.102     2.373    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X66Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.626     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X66Y256        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -0.602     2.264    
    SLICE_X66Y256        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.062     2.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.870ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Net Delay (Source):      0.533ns (routing 0.002ns, distribution 0.531ns)
  Clock Net Delay (Destination): 0.630ns (routing 0.002ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.533     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X63Y271        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y271        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     2.265 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[5]/Q
                         net (fo=2, routed)           0.070     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[5]
    SLICE_X63Y271        LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     2.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[4]_i_1/O
                         net (fo=1, routed)           0.012     2.362    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[4]
    SLICE_X63Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.630     2.870    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X63Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]/C
                         clock pessimism             -0.611     2.259    
    SLICE_X63Y271        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.315    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.871ns
    Source Clock Delay      (SCD):    2.220ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Net Delay (Source):      0.536ns (routing 0.002ns, distribution 0.534ns)
  Clock Net Delay (Destination): 0.631ns (routing 0.002ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.536     2.220    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y271        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/Q
                         net (fo=2, routed)           0.033     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[7]
    SLICE_X62Y271        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.015     2.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[7]_i_1/O
                         net (fo=1, routed)           0.012     2.329    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[7]
    SLICE_X62Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.631     2.871    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y271        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]/C
                         clock pessimism             -0.646     2.225    
    SLICE_X62Y271        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.281    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.281    
                         arrival time                           2.329    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Net Delay (Source):      0.538ns (routing 0.002ns, distribution 0.536ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.002ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.538     2.222    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y272        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y272        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     2.271 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/Q
                         net (fo=2, routed)           0.033     2.304    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[9]
    SLICE_X62Y272        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     2.319 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[9]_i_1/O
                         net (fo=1, routed)           0.012     2.331    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[9]
    SLICE_X62Y272        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.633     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X62Y272        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]/C
                         clock pessimism             -0.646     2.227    
    SLICE_X62Y272        FDSE (Hold_AFF_SLICEM_C_D)
                                                      0.056     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.881ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.002ns, distribution 0.639ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.553     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y295        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y295        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     2.286 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/Q
                         net (fo=1, routed)           0.070     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[25]
    SLICE_X75Y296        LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.015     2.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1/O
                         net (fo=1, routed)           0.012     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[24]_i_1_n_0
    SLICE_X75Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.641     2.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y296        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C
                         clock pessimism             -0.602     2.279    
    SLICE_X75Y296        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     2.335    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.335    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.094ns (63.946%)  route 0.053ns (36.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.219ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Net Delay (Source):      0.535ns (routing 0.002ns, distribution 0.533ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.002ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.535     2.219    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y272        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     2.268 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/Q
                         net (fo=2, routed)           0.037     2.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
    SLICE_X63Y272        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     2.350 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_i_1/O
                         net (fo=1, routed)           0.016     2.366    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iTDO_next
    SLICE_X63Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.632     2.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X63Y272        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg/C
                         clock pessimism             -0.611     2.261    
    SLICE_X63Y272        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/TDO_reg
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.366    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.063ns (57.273%)  route 0.047ns (42.727%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.189ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Net Delay (Source):      0.505ns (routing 0.002ns, distribution 0.503ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.002ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.505     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y260        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     2.237 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2_reg[5]/Q
                         net (fo=1, routed)           0.031     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_2[5]
    SLICE_X56Y260        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     2.283 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.016     2.299    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[4]_i_1_n_0
    SLICE_X56Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.587     2.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X56Y260        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]/C
                         clock pessimism             -0.633     2.194    
    SLICE_X56Y260        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     2.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.250    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.880ns
    Source Clock Delay      (SCD):    2.237ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.640ns (routing 0.002ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.553     2.237    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y295        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y295        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     2.285 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/Q
                         net (fo=1, routed)           0.069     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[15]
    SLICE_X75Y294        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015     2.369 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1/O
                         net (fo=1, routed)           0.014     2.383    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1_n_0
    SLICE_X75Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.640     2.880    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X75Y294        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
                         clock pessimism             -0.602     2.278    
    SLICE_X75Y294        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     2.334    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         33.000      31.621     BUFGCE_X1Y105  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         33.000      31.664     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         16.500      15.832     SLICE_X66Y256  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o
  To Clock:  rxoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y115  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y114  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[0]
  To Clock:  rxoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.772ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.670ns (56.067%)  route 0.525ns (43.933%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 5.854 - 4.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.324ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.290ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.750     2.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.264 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.460     2.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     3.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     3.304 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     3.342    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.525     5.854    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.236     6.090    
                         clock uncertainty           -0.035     6.055    
    SLICE_X68Y241        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          6.114    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  2.772    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.293ns (28.200%)  route 0.746ns (71.800%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 5.855 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.324ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.526ns (routing 0.290ns, distribution 1.236ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.747     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y240        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.260 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.380     2.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X67Y240        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     2.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.366     3.183    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.526     5.855    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.216     6.071    
                         clock uncertainty           -0.035     6.036    
    SLICE_X67Y241        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.048     5.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.988    
                         arrival time                          -3.183    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.634ns (54.561%)  route 0.528ns (45.439%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.856 - 4.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.324ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.290ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.750     2.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.264 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.460     2.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     3.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     3.268 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     3.309    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.527     5.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.236     6.092    
                         clock uncertainty           -0.035     6.057    
    SLICE_X68Y241        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     6.116    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          6.116    
                         arrival time                          -3.309    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.637ns (54.961%)  route 0.522ns (45.039%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 5.854 - 4.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.324ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.290ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.750     2.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.264 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.460     2.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     3.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     3.271 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.035     3.306    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.525     5.854    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.236     6.090    
                         clock uncertainty           -0.035     6.055    
    SLICE_X68Y241        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     6.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -3.306    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.158ns  (logic 0.632ns (54.577%)  route 0.526ns (45.423%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns = ( 5.854 - 4.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.324ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.525ns (routing 0.290ns, distribution 1.235ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.750     2.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.264 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.460     2.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     3.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.136     3.266 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[6]
                         net (fo=1, routed)           0.039     3.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[15]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.525     5.854    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.236     6.090    
                         clock uncertainty           -0.035     6.055    
    SLICE_X68Y241        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     6.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -3.305    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.629ns (54.365%)  route 0.528ns (45.635%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.856 - 4.000 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.750ns (routing 0.324ns, distribution 1.426ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.290ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.750     2.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     2.264 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.460     2.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     3.103 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     3.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.133     3.263 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.041     3.304    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.527     5.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.236     6.092    
                         clock uncertainty           -0.035     6.057    
    SLICE_X68Y241        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     6.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          6.115    
                         arrival time                          -3.304    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.293ns (28.391%)  route 0.739ns (71.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.856 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.324ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.290ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.747     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y240        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.260 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.380     2.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X67Y240        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     2.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.359     3.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.527     5.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.216     6.072    
                         clock uncertainty           -0.035     6.037    
    SLICE_X68Y241        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.293ns (28.391%)  route 0.739ns (71.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.856 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.324ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.290ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.747     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y240        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.260 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.380     2.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X67Y240        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     2.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.359     3.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.527     5.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.216     6.072    
                         clock uncertainty           -0.035     6.037    
    SLICE_X68Y241        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.293ns (28.391%)  route 0.739ns (71.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.856 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.324ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.290ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.747     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y240        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.260 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.380     2.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X67Y240        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     2.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.359     3.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.527     5.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.216     6.072    
                         clock uncertainty           -0.035     6.037    
    SLICE_X68Y241        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     5.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[0] rise@4.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.293ns (28.391%)  route 0.739ns (71.609%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 5.856 - 4.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.324ns, distribution 1.423ns)
  Clock Net Delay (Destination): 1.527ns (routing 0.290ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.747     2.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y240        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     2.260 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.380     2.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X67Y240        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     2.817 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.359     3.176    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.527     5.856    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.216     6.072    
                         clock uncertainty           -0.035     6.037    
    SLICE_X68Y241        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     5.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.176    
  -------------------------------------------------------------------
                         slack                                  2.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.786ns (routing 0.172ns, distribution 0.614ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.201ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.786     0.904    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.953 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.039     0.992    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X67Y241        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     1.032 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.012     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.947     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X67Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.203     0.909    
    SLICE_X67Y241        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.126ns (67.380%)  route 0.061ns (32.620%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      0.783ns (routing 0.172ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.201ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.783     0.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y240        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.051     1.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.044     1.044 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.000     1.044    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.034     1.078 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     1.088    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.946     1.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.160     0.951    
    SLICE_X68Y241        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.007    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.783ns (routing 0.172ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.201ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.783     0.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.950 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     1.001    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     1.043    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.943     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.203     0.905    
    SLICE_X68Y241        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.783ns (routing 0.172ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.201ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.783     0.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y240        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.950 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     1.001    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     1.043    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.943     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.203     0.905    
    SLICE_X68Y240        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.785ns (routing 0.172ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.201ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.785     0.903    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.946     1.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.203     0.908    
    SLICE_X68Y241        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.785ns (routing 0.172ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.201ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.785     0.903    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y240        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     1.047    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.946     1.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.203     0.908    
    SLICE_X68Y240        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.785ns (routing 0.172ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.201ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.785     0.903    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     1.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.946     1.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.203     0.908    
    SLICE_X68Y241        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.785ns (routing 0.172ns, distribution 0.613ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.201ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.785     0.903    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y240        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.952 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     1.002    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     1.034 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     1.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.946     1.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.203     0.908    
    SLICE_X68Y240        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.080ns (55.172%)  route 0.065ns (44.828%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.783ns (routing 0.172ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.201ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.783     0.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y240        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.949 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/Q
                         net (fo=2, routed)           0.051     1.000    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
    SLICE_X68Y240        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.032     1.032 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[7]
                         net (fo=1, routed)           0.014     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[8]
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.943     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism             -0.203     0.905    
    SLICE_X68Y240        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[0] rise@0.000ns - rxoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.203ns
  Clock Net Delay (Source):      0.783ns (routing 0.172ns, distribution 0.611ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.201ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.783     0.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y241        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.950 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     1.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X68Y241        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     1.036 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     1.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y115       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.943     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X68Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.203     0.905    
    SLICE_X68Y241        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X67Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X67Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X68Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.110       0.409      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.091       0.425      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[0]
  To Clock:  rxusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.586ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.607ns  (logic 1.076ns (41.273%)  route 1.531ns (58.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.290ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[22])
                                                      1.076     3.100 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[22]
                         net (fo=1, routed)           1.531     4.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[26]
    SLICE_X67Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.684     6.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/C
                         clock pessimism              0.158     6.171    
                         clock uncertainty           -0.035     6.136    
    SLICE_X67Y247        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     6.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]
  -------------------------------------------------------------------
                         required time                          6.197    
                         arrival time                          -4.631    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.086ns (42.588%)  route 1.464ns (57.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.290ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[30])
                                                      1.086     3.110 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[30]
                         net (fo=1, routed)           1.464     4.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[36]
    SLICE_X67Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.684     6.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]/C
                         clock pessimism              0.158     6.171    
                         clock uncertainty           -0.035     6.136    
    SLICE_X67Y248        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     6.196    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[36]
  -------------------------------------------------------------------
                         required time                          6.196    
                         arrival time                          -4.574    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.663ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.509ns  (logic 1.072ns (42.726%)  route 1.437ns (57.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.290ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[16])
                                                      1.072     3.096 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[16]
                         net (fo=1, routed)           1.437     4.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[20]
    SLICE_X67Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.685     6.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]/C
                         clock pessimism              0.158     6.172    
                         clock uncertainty           -0.035     6.137    
    SLICE_X67Y246        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     6.196    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[20]
  -------------------------------------------------------------------
                         required time                          6.196    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                  1.663    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 1.095ns (44.207%)  route 1.382ns (55.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.290ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[13])
                                                      1.095     3.119 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[13]
                         net (fo=1, routed)           1.382     4.501    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[15]
    SLICE_X67Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.685     6.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]/C
                         clock pessimism              0.158     6.172    
                         clock uncertainty           -0.035     6.137    
    SLICE_X67Y246        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     6.195    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.195    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.704ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.997ns (40.894%)  route 1.441ns (59.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 5.984 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.159ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.290ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXCTRL1[3])
                                                      0.997     3.021 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXCTRL1[3]
                         net (fo=1, routed)           1.441     4.462    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[39]
    SLICE_X72Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.655     5.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X72Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[39]/C
                         clock pessimism              0.159     6.143    
                         clock uncertainty           -0.035     6.107    
    SLICE_X72Y250        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.166    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[39]
  -------------------------------------------------------------------
                         required time                          6.166    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                  1.704    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.144ns (46.618%)  route 1.310ns (53.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.290ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      1.144     3.168 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[31]
                         net (fo=1, routed)           1.310     4.478    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X68Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.684     6.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.158     6.171    
                         clock uncertainty           -0.035     6.136    
    SLICE_X68Y247        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     6.195    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          6.195    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.910ns (40.899%)  route 1.315ns (59.101%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 6.013 - 4.000 ) 
    Source Clock Delay      (SCD):    2.254ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.857ns (routing 0.324ns, distribution 1.533ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.290ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.857     2.254    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X74Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y245        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.368 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/Q
                         net (fo=4, routed)           0.836     3.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1[5]
    SLICE_X66Y246        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.119     3.323 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_7/O
                         net (fo=1, routed)           0.000     3.323    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_i_7_n_341
    SLICE_X66Y246        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.343     3.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry/CO[7]
                         net (fo=1, routed)           0.027     3.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry_n_341
    SLICE_X66Y247        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.114     3.807 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero1_carry__0/CO[5]
                         net (fo=2, routed)           0.266     4.073    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero15_in
    SLICE_X66Y244        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     4.116 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2/O
                         net (fo=1, routed)           0.159     4.275    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_2_n_341
    SLICE_X66Y245        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.452 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_i_1/O
                         net (fo=1, routed)           0.027     4.479    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/all_one_or_zero0
    SLICE_X66Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.684     6.013    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg/C
                         clock pessimism              0.168     6.181    
                         clock uncertainty           -0.035     6.146    
    SLICE_X66Y245        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.060     6.206    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genzero20.all_one_or_zero_reg
  -------------------------------------------------------------------
                         required time                          6.206    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.440ns  (logic 1.109ns (45.451%)  route 1.331ns (54.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.290ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      1.109     3.133 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[17]
                         net (fo=1, routed)           1.331     4.464    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[21]
    SLICE_X67Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.685     6.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/C
                         clock pessimism              0.158     6.172    
                         clock uncertainty           -0.035     6.137    
    SLICE_X67Y247        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     6.196    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          6.196    
                         arrival time                          -4.464    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 1.098ns (44.926%)  route 1.346ns (55.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.290ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[29])
                                                      1.098     3.122 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[29]
                         net (fo=1, routed)           1.346     4.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[35]
    SLICE_X67Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.685     6.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]/C
                         clock pessimism              0.158     6.172    
                         clock uncertainty           -0.035     6.137    
    SLICE_X67Y248        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     6.200    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[35]
  -------------------------------------------------------------------
                         required time                          6.200    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.732ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[0] rise@4.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.048ns (42.916%)  route 1.394ns (57.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns = ( 6.014 - 4.000 ) 
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.627ns (routing 0.324ns, distribution 1.303ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.290ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.627     2.024    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[11])
                                                      1.048     3.072 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXDATA[11]
                         net (fo=1, routed)           1.394     4.466    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[13]
    SLICE_X67Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.685     6.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]/C
                         clock pessimism              0.158     6.172    
                         clock uncertainty           -0.035     6.137    
    SLICE_X67Y246        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.198    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  1.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.866ns (routing 0.171ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.200ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.866     0.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X64Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.033 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[33]/Q
                         net (fo=1, routed)           0.079     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[33]
    SLICE_X62Y247        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.030     1.142 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[33]_i_1/O
                         net (fo=1, routed)           0.016     1.158    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[33]_i_1_n_341
    SLICE_X62Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.044     1.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X62Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]/C
                         clock pessimism             -0.137     1.072    
    SLICE_X62Y247        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.079ns (45.402%)  route 0.095ns (54.598%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.866ns (routing 0.171ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.200ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.866     0.984    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X64Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.032 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/Q
                         net (fo=1, routed)           0.080     1.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[34]
    SLICE_X62Y247        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.031     1.143 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[34]_i_1/O
                         net (fo=1, routed)           0.015     1.158    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[34]_i_1_n_341
    SLICE_X62Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.044     1.209    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X62Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/C
                         clock pessimism             -0.137     1.072    
    SLICE_X62Y247        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.064ns (37.209%)  route 0.108ns (62.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.865ns (routing 0.171ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.200ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.865     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X62Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y250        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.031 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[5]/Q
                         net (fo=12, routed)          0.092     1.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_1_in
    SLICE_X64Y250        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.016     1.139 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[3]_i_1__4/O
                         net (fo=1, routed)           0.016     1.155    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[3]_i_1__4_n_341
    SLICE_X64Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.037     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X64Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[3]/C
                         clock pessimism             -0.137     1.065    
    SLICE_X64Y250        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.851ns (routing 0.171ns, distribution 0.680ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.200ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.851     0.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y251        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y251        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.018 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[0]/Q
                         net (fo=6, routed)           0.082     1.100    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/Q[0]
    SLICE_X64Y251        LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.045     1.145 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[0]_i_1__2/O
                         net (fo=1, routed)           0.012     1.157    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[0]_i_1__2_n_341
    SLICE_X64Y251        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.037     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X64Y251        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[0]/C
                         clock pessimism             -0.137     1.065    
    SLICE_X64Y251        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.049ns (29.878%)  route 0.115ns (70.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.853ns (routing 0.171ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.200ns, distribution 0.812ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.853     0.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y247        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.020 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[28]/Q
                         net (fo=3, routed)           0.115     1.135    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[28]
    SLICE_X66Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.012     1.177    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[28]/C
                         clock pessimism             -0.137     1.040    
    SLICE_X66Y247        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.095    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.064ns (40.506%)  route 0.094ns (59.494%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      0.842ns (routing 0.171ns, distribution 0.671ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.200ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.842     0.960    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X67Y254        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y254        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.009 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/prbs_reg[5]/Q
                         net (fo=19, routed)          0.078     1.087    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/p_0_in
    SLICE_X67Y252        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     1.102 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[39]_i_1__7/O
                         net (fo=1, routed)           0.016     1.118    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/i_0
    SLICE_X67Y252        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.026     1.191    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/rx_clk_i
    SLICE_X67Y252        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]/C
                         clock pessimism             -0.170     1.021    
    SLICE_X67Y252        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.077    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.093ns (50.270%)  route 0.092ns (49.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.865ns (routing 0.171ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.200ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.865     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X64Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     1.031 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[38]/Q
                         net (fo=1, routed)           0.076     1.107    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[38]
    SLICE_X63Y247        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.045     1.152 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[38]_i_1/O
                         net (fo=1, routed)           0.016     1.168    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[38]_i_1_n_341
    SLICE_X63Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.043     1.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X63Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[38]/C
                         clock pessimism             -0.137     1.071    
    SLICE_X63Y247        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.127    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.063ns (34.239%)  route 0.121ns (65.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.862ns (routing 0.171ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.200ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.862     0.980    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X63Y251        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y251        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.028 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[28]/Q
                         net (fo=1, routed)           0.105     1.133    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_2[28]
    SLICE_X64Y250        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.015     1.148 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[28]_i_1__2/O
                         net (fo=1, routed)           0.016     1.164    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[28]
    SLICE_X64Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.039     1.204    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X64Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[28]/C
                         clock pessimism             -0.137     1.067    
    SLICE_X64Y250        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.094ns (48.958%)  route 0.098ns (51.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.852ns (routing 0.171ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.200ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.852     0.970    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X66Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y250        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.019 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[7]/Q
                         net (fo=5, routed)           0.084     1.103    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/Q[7]
    SLICE_X64Y250        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.045     1.148 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[7]_i_1__3/O
                         net (fo=1, routed)           0.014     1.162    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[7]_i_1__3_n_341
    SLICE_X64Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.037     1.202    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X64Y250        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]/C
                         clock pessimism             -0.137     1.065    
    SLICE_X64Y250        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[0] rise@0.000ns - rxusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.094ns (50.538%)  route 0.092ns (49.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.137ns
  Clock Net Delay (Source):      0.865ns (routing 0.171ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.200ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.865     0.983    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X64Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y247        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.032 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[37]/Q
                         net (fo=1, routed)           0.076     1.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[37]
    SLICE_X63Y247        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.153 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[37]_i_1/O
                         net (fo=1, routed)           0.016     1.169    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[37]_i_1_n_341
    SLICE_X63Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[0]
    BUFG_GT_X0Y114       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.043     1.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X63Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]/C
                         clock pessimism             -0.137     1.071    
    SLICE_X63Y247        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.127    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X13Y100      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y100      u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[34]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[35]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[38]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X64Y246        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.419       0.586      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.252       0.630      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_1
  To Clock:  rxoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y112  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y111  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[1]
  To Clock:  rxoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.348ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.233ns (18.203%)  route 1.047ns (81.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 5.261 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.093ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.713     2.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.932     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.147     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X73Y265        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.233ns (18.203%)  route 1.047ns (81.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 5.261 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.093ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.713     2.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.932     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.147     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X73Y265        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.233ns (18.203%)  route 1.047ns (81.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 5.261 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.093ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.713     2.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.932     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.147     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X73Y265        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.233ns (18.203%)  route 1.047ns (81.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 5.261 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.093ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.713     2.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.932     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.147     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X73Y265        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.233ns (18.700%)  route 1.013ns (81.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 5.260 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.093ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.931     5.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.147     5.407    
                         clock uncertainty           -0.035     5.372    
    SLICE_X73Y266        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.233ns (18.700%)  route 1.013ns (81.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 5.260 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.093ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.931     5.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.147     5.407    
                         clock uncertainty           -0.035     5.372    
    SLICE_X73Y266        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.233ns (18.700%)  route 1.013ns (81.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.260ns = ( 5.260 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.931ns (routing 0.093ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.679     2.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.931     5.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.147     5.407    
                         clock uncertainty           -0.035     5.372    
    SLICE_X73Y266        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.325    
                         arrival time                          -2.714    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.233ns (18.745%)  route 1.010ns (81.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 5.262 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.093ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.676     2.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.933     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.147     5.409    
                         clock uncertainty           -0.035     5.374    
    SLICE_X73Y266        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.233ns (18.745%)  route 1.010ns (81.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 5.262 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.093ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.676     2.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.933     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.147     5.409    
                         clock uncertainty           -0.035     5.374    
    SLICE_X73Y266        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[1] rise@4.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.233ns (18.745%)  route 1.010ns (81.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.262ns = ( 5.262 - 4.000 ) 
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.071ns (routing 0.109ns, distribution 0.962ns)
  Clock Net Delay (Destination): 0.933ns (routing 0.093ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.071     1.468    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.585 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.334     1.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y264        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.035 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.676     2.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.933     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.147     5.409    
                         clock uncertainty           -0.035     5.374    
    SLICE_X73Y266        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  2.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.470ns (routing 0.059ns, distribution 0.411ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.470     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.636 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.036     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X73Y264        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.131     0.592    
    SLICE_X73Y264        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.470ns (routing 0.059ns, distribution 0.411ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.470     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y266        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.637 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.051     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X73Y266        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.720 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.130     0.593    
    SLICE_X73Y266        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.469ns (routing 0.059ns, distribution 0.410ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.075ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.469     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y265        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.636 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X73Y265        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.719 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.557     0.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.131     0.591    
    SLICE_X73Y265        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.468ns (routing 0.059ns, distribution 0.409ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.075ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.468     0.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y266        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.635 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X73Y266        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.718 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.555     0.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.130     0.590    
    SLICE_X73Y266        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.728    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.470ns (routing 0.059ns, distribution 0.411ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.470     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y266        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.637 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X73Y266        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.719 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.130     0.593    
    SLICE_X73Y266        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.471ns (routing 0.059ns, distribution 0.412ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.471     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y265        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.638 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X73Y265        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.720 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.131     0.594    
    SLICE_X73Y265        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.472ns (routing 0.059ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.075ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.472     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y264        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.561     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.131     0.595    
    SLICE_X73Y264        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.470ns (routing 0.059ns, distribution 0.411ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.470     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y266        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.637 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X73Y266        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.719 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y266        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.130     0.593    
    SLICE_X73Y266        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.471ns (routing 0.059ns, distribution 0.412ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.471     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y265        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.638 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X73Y265        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.720 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.131     0.594    
    SLICE_X73Y265        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[1] rise@0.000ns - rxoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.469ns (routing 0.059ns, distribution 0.410ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.075ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.469     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y265        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.636 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.053     0.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X73Y265        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.722 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[6]
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y112       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.557     0.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X73Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.131     0.591    
    SLICE_X73Y265        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y264        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y265        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y265        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y264        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y264        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y266        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y264        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.168       0.348      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.102       0.417      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[1]
  To Clock:  rxusrclk2_i__0[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.764ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.524ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.697ns  (logic 1.098ns (40.712%)  route 1.599ns (59.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[10])
                                                      1.098     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[10]
                         net (fo=1, routed)           1.599     3.898    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[12]
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]/C
                         clock pessimism              0.086     5.399    
                         clock uncertainty           -0.035     5.363    
    SLICE_X67Y262        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     5.422    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[12]
  -------------------------------------------------------------------
                         required time                          5.422    
                         arrival time                          -3.898    
  -------------------------------------------------------------------
                         slack                                  1.524    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.615ns  (logic 1.106ns (42.294%)  route 1.509ns (57.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[25])
                                                      1.106     2.307 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[25]
                         net (fo=1, routed)           1.509     3.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[31]
    SLICE_X66Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]/C
                         clock pessimism              0.086     5.399    
                         clock uncertainty           -0.035     5.363    
    SLICE_X66Y265        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.423    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[31]
  -------------------------------------------------------------------
                         required time                          5.423    
                         arrival time                          -3.816    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.048ns (40.138%)  route 1.563ns (59.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 5.316 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.093ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[20])
                                                      1.048     2.249 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[20]
                         net (fo=1, routed)           1.563     3.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[24]
    SLICE_X66Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.987     5.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]/C
                         clock pessimism              0.086     5.402    
                         clock uncertainty           -0.035     5.366    
    SLICE_X66Y263        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[24]
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.589ns  (logic 1.090ns (42.101%)  route 1.499ns (57.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.318ns = ( 5.318 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.093ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      1.090     2.291 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[15]
                         net (fo=1, routed)           1.499     3.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[17]
    SLICE_X66Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.989     5.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                         clock pessimism              0.086     5.404    
                         clock uncertainty           -0.035     5.368    
    SLICE_X66Y261        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.060     5.428    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -3.790    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.651ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.188ns (46.262%)  route 1.380ns (53.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 5.311 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.093ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      1.188     2.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[4]
                         net (fo=1, routed)           1.380     3.769    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[4]
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.982     5.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
                         clock pessimism              0.086     5.397    
                         clock uncertainty           -0.035     5.361    
    SLICE_X67Y262        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.420    
                         arrival time                          -3.769    
  -------------------------------------------------------------------
                         slack                                  1.651    

Slack (MET) :             1.657ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 1.144ns (44.566%)  route 1.423ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.316ns = ( 5.316 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.093ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      1.144     2.345 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[31]
                         net (fo=1, routed)           1.423     3.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X66Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.987     5.316    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.086     5.402    
                         clock uncertainty           -0.035     5.366    
    SLICE_X66Y263        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.425    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  1.657    

Slack (MET) :             1.682ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.539ns  (logic 1.085ns (42.733%)  route 1.454ns (57.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 5.311 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.093ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[7])
                                                      1.085     2.286 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[7]
                         net (fo=1, routed)           1.454     3.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[7]
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.982     5.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/C
                         clock pessimism              0.086     5.397    
                         clock uncertainty           -0.035     5.361    
    SLICE_X67Y262        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.061     5.422    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.422    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.109ns (43.644%)  route 1.432ns (56.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.317ns = ( 5.317 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.988ns (routing 0.093ns, distribution 0.895ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      1.109     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[17]
                         net (fo=1, routed)           1.432     3.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[21]
    SLICE_X66Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.988     5.317    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X66Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/C
                         clock pessimism              0.086     5.403    
                         clock uncertainty           -0.035     5.367    
    SLICE_X66Y262        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.060     5.427    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          5.427    
                         arrival time                          -3.742    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.146ns (45.530%)  route 1.371ns (54.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     2.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[3]
                         net (fo=1, routed)           1.371     3.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[3]
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X67Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                         clock pessimism              0.086     5.399    
                         clock uncertainty           -0.035     5.363    
    SLICE_X67Y262        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.058     5.421    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.421    
                         arrival time                          -3.718    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.709ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[1] rise@4.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.488ns  (logic 1.033ns (41.519%)  route 1.455ns (58.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 5.287 - 4.000 ) 
    Source Clock Delay      (SCD):    1.201ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.804ns (routing 0.109ns, distribution 0.695ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.093ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.804     1.201    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[27])
                                                      1.033     2.234 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXDATA[27]
                         net (fo=1, routed)           1.455     3.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[33]
    SLICE_X72Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.958     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X72Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]/C
                         clock pessimism              0.086     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X72Y261        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     5.398    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[33]
  -------------------------------------------------------------------
                         required time                          5.398    
                         arrival time                          -3.689    
  -------------------------------------------------------------------
                         slack                                  1.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.104ns (24.703%)  route 0.317ns (75.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.566ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Net Delay (Source):      1.007ns (routing 0.093ns, distribution 0.914ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.109ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.007     1.336    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X63Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y260        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.104     1.440 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[12]/Q
                         net (fo=2, routed)           0.317     1.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[12]
    SLICE_X61Y262        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         1.169     1.566    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X61Y262        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
                         clock pessimism             -0.083     1.483    
    SLICE_X61Y262        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     1.727    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.078ns (46.707%)  route 0.089ns (53.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.532ns (routing 0.059ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.627ns (routing 0.075ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.532     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X61Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y262        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.698 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[2]/Q
                         net (fo=1, routed)           0.073     0.771    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[2]
    SLICE_X60Y262        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.030     0.801 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[2]_i_1/O
                         net (fo=1, routed)           0.016     0.817    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[2]_i_1_n_341
    SLICE_X60Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.627     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X60Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[2]/C
                         clock pessimism             -0.064     0.728    
    SLICE_X60Y262        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.532ns (routing 0.059ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.615ns (routing 0.075ns, distribution 0.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.532     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X63Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y260        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.699 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[16]/Q
                         net (fo=2, routed)           0.136     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[16]
    SLICE_X62Y262        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.615     0.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X62Y262        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
                         clock pessimism             -0.101     0.679    
    SLICE_X62Y262        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     0.799    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.064ns (34.225%)  route 0.123ns (65.775%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.526ns (routing 0.059ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.075ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.526     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X65Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y262        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[16]/Q
                         net (fo=1, routed)           0.111     0.804    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[32]_2[2]
    SLICE_X63Y260        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.015     0.819 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o[16]_i_1__4/O
                         net (fo=1, routed)           0.012     0.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[16]
    SLICE_X63Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.633     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X63Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]/C
                         clock pessimism             -0.064     0.734    
    SLICE_X63Y260        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.064ns (33.161%)  route 0.129ns (66.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.791ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.513ns (routing 0.059ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.626ns (routing 0.075ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.513     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X66Y265        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y265        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.680 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[1]/Q
                         net (fo=5, routed)           0.117     0.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_1_in11_in
    SLICE_X65Y263        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015     0.812 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[18]_i_1__2/O
                         net (fo=1, routed)           0.012     0.824    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[18]_i_1__2_n_341
    SLICE_X65Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.626     0.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X65Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/C
                         clock pessimism             -0.064     0.727    
    SLICE_X65Y263        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.783    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.824    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.528ns (routing 0.059ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.628ns (routing 0.075ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.528     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X65Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y260        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[29]/Q
                         net (fo=1, routed)           0.095     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r2[29]
    SLICE_X65Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.628     0.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X65Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]/C
                         clock pessimism             -0.100     0.693    
    SLICE_X65Y261        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.624ns (routing 0.075ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X62Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y262        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[31]/Q
                         net (fo=1, routed)           0.068     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[31]
    SLICE_X62Y263        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     0.771 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[31]_i_1/O
                         net (fo=1, routed)           0.016     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[31]_i_1_n_341
    SLICE_X62Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.624     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X62Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]/C
                         clock pessimism             -0.101     0.688    
    SLICE_X62Y263        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           0.787    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.531ns (routing 0.059ns, distribution 0.472ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.531     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X63Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y259        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.698 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[29]/Q
                         net (fo=1, routed)           0.034     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_expected[29]
    SLICE_X63Y259        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.777 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[29]_i_1/O
                         net (fo=1, routed)           0.016     0.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[29]_i_1_n_341
    SLICE_X63Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X63Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[29]/C
                         clock pessimism             -0.109     0.693    
    SLICE_X63Y259        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.064ns (42.667%)  route 0.086ns (57.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.526ns (routing 0.059ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.628ns (routing 0.075ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.526     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X64Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y262        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[21]/Q
                         net (fo=5, routed)           0.074     0.767    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in9_in
    SLICE_X64Y261        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.015     0.782 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_2__0/O
                         net (fo=1, routed)           0.012     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs[30]_i_2__0_n_341
    SLICE_X64Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.628     0.793    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X64Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]/C
                         clock pessimism             -0.100     0.693    
    SLICE_X64Y261        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[1] rise@0.000ns - rxusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.094ns (50.000%)  route 0.094ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.647ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.529ns (routing 0.059ns, distribution 0.470ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.075ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.529     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X64Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y260        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/data_o_reg[22]/Q
                         net (fo=1, routed)           0.082     0.777    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[37]_1[8]
    SLICE_X62Y260        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.046     0.823 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o[22]_i_1__4/O
                         net (fo=1, routed)           0.012     0.835    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[22]
    SLICE_X62Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[1]
    BUFG_GT_X0Y111       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.633     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X62Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]/C
                         clock pessimism             -0.064     0.734    
    SLICE_X62Y260        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X14Y106      u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y106      u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[17]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[18]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[19]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[20]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[21]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[22]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X62Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[23]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X61Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.118       0.764      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.186       0.819      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_2
  To Clock:  rxoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y109  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y108  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[2]
  To Clock:  rxoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.291ns (27.927%)  route 0.751ns (72.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 5.265 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.093ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.262     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y282        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.489     2.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.936     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.146     5.411    
                         clock uncertainty           -0.035     5.376    
    SLICE_X74Y284        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.329    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.291ns (27.927%)  route 0.751ns (72.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 5.265 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.093ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.262     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y282        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.489     2.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.936     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.146     5.411    
                         clock uncertainty           -0.035     5.376    
    SLICE_X74Y284        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.329    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.827ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.291ns (27.927%)  route 0.751ns (72.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 5.265 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.093ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.262     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y282        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.489     2.502    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.936     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.146     5.411    
                         clock uncertainty           -0.035     5.376    
    SLICE_X74Y284        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.329    
                         arrival time                          -2.502    
  -------------------------------------------------------------------
                         slack                                  2.827    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.667ns (61.362%)  route 0.420ns (38.638%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 5.265 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.093ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.355     1.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X74Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.308 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.509 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.547    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.936     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.146     5.411    
                         clock uncertainty           -0.035     5.376    
    SLICE_X74Y284        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.435    
                         arrival time                          -2.547    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.291ns (29.724%)  route 0.688ns (70.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.262     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y282        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.426     2.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.146     5.410    
                         clock uncertainty           -0.035     5.375    
    SLICE_X74Y283        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.291ns (29.724%)  route 0.688ns (70.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.262     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y282        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.426     2.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.146     5.410    
                         clock uncertainty           -0.035     5.375    
    SLICE_X74Y283        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.291ns (29.724%)  route 0.688ns (70.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.262     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y282        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.426     2.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.146     5.410    
                         clock uncertainty           -0.035     5.375    
    SLICE_X74Y283        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.291ns (29.724%)  route 0.688ns (70.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     1.577 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.262     1.839    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X74Y282        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.174     2.013 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.426     2.439    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.146     5.410    
                         clock uncertainty           -0.035     5.375    
    SLICE_X74Y283        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.328    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.328    
                         arrival time                          -2.439    
  -------------------------------------------------------------------
                         slack                                  2.889    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 0.631ns (59.867%)  route 0.423ns (40.133%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.267ns = ( 5.267 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.938ns (routing 0.093ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.355     1.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X74Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.308 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.138     2.473 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.041     2.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.938     5.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.146     5.413    
                         clock uncertainty           -0.035     5.378    
    SLICE_X74Y284        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.437    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.437    
                         arrival time                          -2.514    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[2] rise@4.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.051ns  (logic 0.634ns (60.324%)  route 0.417ns (39.677%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.265ns = ( 5.265 - 4.000 ) 
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.063ns (routing 0.109ns, distribution 0.954ns)
  Clock Net Delay (Destination): 0.936ns (routing 0.093ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.063     1.460    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     1.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.355     1.929    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X74Y283        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.308 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.335    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.141     2.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.035     2.511    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.936     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.146     5.411    
                         clock uncertainty           -0.035     5.376    
    SLICE_X74Y284        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.436    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -2.511    
  -------------------------------------------------------------------
                         slack                                  2.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.064ns (55.652%)  route 0.051ns (44.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.720ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      0.470ns (routing 0.059ns, distribution 0.411ns)
  Clock Net Delay (Destination): 0.555ns (routing 0.075ns, distribution 0.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.470     0.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y282        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.637 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.035     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X74Y282        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.015     0.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.555     0.720    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.127     0.593    
    SLICE_X74Y282        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.475ns (routing 0.059ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.075ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.475     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.051     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.725 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.735    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.564     0.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.131     0.598    
    SLICE_X74Y284        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.735    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.075ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.723 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.561     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.131     0.595    
    SLICE_X74Y284        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X74Y283        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.723 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.733    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.130     0.595    
    SLICE_X74Y283        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.475ns (routing 0.059ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.075ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.475     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.724 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.564     0.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.131     0.598    
    SLICE_X74Y284        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.475ns (routing 0.059ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.563ns (routing 0.075ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.475     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X74Y283        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.724 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.563     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.130     0.598    
    SLICE_X74Y283        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.475ns (routing 0.059ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.564ns (routing 0.075ns, distribution 0.489ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.475     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.724 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.564     0.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.131     0.598    
    SLICE_X74Y284        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.475ns (routing 0.059ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.563ns (routing 0.075ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.475     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.642 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X74Y283        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.724 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.563     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.130     0.598    
    SLICE_X74Y283        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.561ns (routing 0.075ns, distribution 0.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y284        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X74Y284        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.726 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.736    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.561     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y284        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.131     0.595    
    SLICE_X74Y284        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[2] rise@0.000ns - rxoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y283        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.053     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X74Y283        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.726 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.736    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[6]
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y109       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X74Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.130     0.595    
    SLICE_X74Y283        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.736    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y282        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y283        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y283        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y282        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y283        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y283        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y283        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y283        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Low Pulse Width   Fast    FDSE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y282        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y282        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y282        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y282        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y283        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.182       0.334      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.115       0.404      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i[2]
  To Clock:  rxusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.774ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.061ns (41.204%)  route 1.514ns (58.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 5.273 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.093ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[5])
                                                      1.061     2.259 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[5]
                         net (fo=1, routed)           1.514     3.773    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[5]
    SLICE_X73Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.944     5.273    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]/C
                         clock pessimism              0.085     5.358    
                         clock uncertainty           -0.035     5.323    
    SLICE_X73Y285        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.382    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[5]
  -------------------------------------------------------------------
                         required time                          5.382    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 1.046ns (40.827%)  route 1.516ns (59.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 5.273 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.093ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[1])
                                                      1.046     2.244 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[1]
                         net (fo=1, routed)           1.516     3.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[1]
    SLICE_X73Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.944     5.273    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]/C
                         clock pessimism              0.085     5.358    
                         clock uncertainty           -0.035     5.323    
    SLICE_X73Y285        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[1]
  -------------------------------------------------------------------
                         required time                          5.383    
                         arrival time                          -3.760    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 1.090ns (43.392%)  route 1.422ns (56.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.277ns = ( 5.277 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.948ns (routing 0.093ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      1.090     2.288 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[15]
                         net (fo=1, routed)           1.422     3.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[17]
    SLICE_X73Y280        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.948     5.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y280        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                         clock pessimism              0.085     5.362    
                         clock uncertainty           -0.035     5.327    
    SLICE_X73Y280        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.386    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.386    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.691ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 1.088ns (43.450%)  route 1.416ns (56.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.093ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[23])
                                                      1.088     2.286 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[23]
                         net (fo=1, routed)           1.416     3.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[27]
    SLICE_X72Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.955     5.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X72Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[27]/C
                         clock pessimism              0.085     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X72Y283        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     5.393    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[27]
  -------------------------------------------------------------------
                         required time                          5.393    
                         arrival time                          -3.702    
  -------------------------------------------------------------------
                         slack                                  1.691    

Slack (MET) :             1.692ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.100ns (46.848%)  route 1.248ns (53.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.121ns = ( 5.121 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.093ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[26])
                                                      1.100     2.298 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[26]
                         net (fo=1, routed)           1.248     3.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[32]
    SLICE_X77Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.792     5.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X77Y282        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]/C
                         clock pessimism              0.092     5.213    
                         clock uncertainty           -0.035     5.178    
    SLICE_X77Y282        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.238    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[32]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -3.546    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.158ns (46.845%)  route 1.314ns (53.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 5.273 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.093ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      1.158     2.356 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[6]
                         net (fo=1, routed)           1.314     3.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[6]
    SLICE_X73Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.944     5.273    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                         clock pessimism              0.085     5.358    
                         clock uncertainty           -0.035     5.323    
    SLICE_X73Y285        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     5.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.383    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 1.146ns (49.482%)  route 1.170ns (50.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 5.115 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.093ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     2.344 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[3]
                         net (fo=1, routed)           1.170     3.514    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[3]
    SLICE_X76Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.786     5.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X76Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                         clock pessimism              0.092     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X76Y276        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     5.231    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 1.078ns (43.803%)  route 1.383ns (56.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 5.281 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.093ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[21])
                                                      1.078     2.276 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[21]
                         net (fo=1, routed)           1.383     3.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[25]
    SLICE_X72Y280        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.952     5.281    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X72Y280        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]/C
                         clock pessimism              0.085     5.366    
                         clock uncertainty           -0.035     5.331    
    SLICE_X72Y280        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     5.392    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[25]
  -------------------------------------------------------------------
                         required time                          5.392    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  1.733    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.298ns  (logic 1.085ns (47.215%)  route 1.213ns (52.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.115ns = ( 5.115 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.786ns (routing 0.093ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[7])
                                                      1.085     2.283 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[7]
                         net (fo=1, routed)           1.213     3.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[7]
    SLICE_X76Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.786     5.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X76Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/C
                         clock pessimism              0.092     5.207    
                         clock uncertainty           -0.035     5.172    
    SLICE_X76Y276        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     5.233    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.233    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i[2] rise@4.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.151ns (46.827%)  route 1.307ns (53.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.109ns, distribution 0.692ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.093ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.801     1.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[24])
                                                      1.151     2.349 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXDATA[24]
                         net (fo=1, routed)           1.307     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[30]
    SLICE_X72Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.955     5.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X72Y283        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]/C
                         clock pessimism              0.085     5.369    
                         clock uncertainty           -0.035     5.334    
    SLICE_X72Y283        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     5.395    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[30]
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  1.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.094ns (51.934%)  route 0.087ns (48.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.477ns (routing 0.059ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.075ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.477     0.595    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X71Y281        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y281        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.644 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.073     0.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[36]
    SLICE_X70Y281        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.045     0.762 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[36]_i_1__0/O
                         net (fo=1, routed)           0.014     0.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[36]
    SLICE_X70Y281        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.589     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y281        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]/C
                         clock pessimism             -0.064     0.690    
    SLICE_X70Y281        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.746    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.487ns (routing 0.059ns, distribution 0.428ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.075ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.487     0.605    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X70Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y277        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.653 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[34]/Q
                         net (fo=1, routed)           0.070     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[34]
    SLICE_X70Y276        LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     0.738 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[34]_i_1__1/O
                         net (fo=1, routed)           0.012     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[34]
    SLICE_X70Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.587     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]/C
                         clock pessimism             -0.095     0.657    
    SLICE_X70Y276        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.094ns (50.538%)  route 0.092ns (49.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X71Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y279        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[4]/Q
                         net (fo=11, routed)          0.080     0.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/p_0_in
    SLICE_X70Y279        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.045     0.771 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[2]_i_1__4/O
                         net (fo=1, routed)           0.012     0.783    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs[2]_i_1__4_n_341
    SLICE_X70Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X70Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[2]/C
                         clock pessimism             -0.064     0.689    
    SLICE_X70Y279        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.745    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/prbs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.048ns (20.000%)  route 0.192ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.740ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.575ns (routing 0.075ns, distribution 0.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X72Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y290        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     0.645 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2_reg[32]/Q
                         net (fo=2, routed)           0.192     0.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r2[32]
    SLICE_X71Y289        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.575     0.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y289        SRL16E                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
                         clock pessimism             -0.064     0.676    
    SLICE_X71Y289        SRL16E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.120     0.796    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.754ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.491ns (routing 0.059ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.589ns (routing 0.075ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.491     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X70Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y279        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.657 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[1]/Q
                         net (fo=1, routed)           0.071     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[1]
    SLICE_X70Y278        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[1]_i_1__5/O
                         net (fo=1, routed)           0.015     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[1]
    SLICE_X70Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.589     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]/C
                         clock pessimism             -0.095     0.659    
    SLICE_X70Y278        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.065ns (38.922%)  route 0.102ns (61.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X71Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y278        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.646 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[10]/Q
                         net (fo=6, routed)           0.086     0.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_0_in9_in
    SLICE_X72Y278        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.016     0.748 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[14]_i_1__2/O
                         net (fo=1, routed)           0.016     0.764    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[14]_i_1__2_n_341
    SLICE_X72Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X72Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[14]/C
                         clock pessimism             -0.064     0.661    
    SLICE_X72Y278        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.717    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.475ns (routing 0.059ns, distribution 0.416ns)
  Clock Net Delay (Destination): 0.572ns (routing 0.075ns, distribution 0.497ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.475     0.593    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X73Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y276        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.641 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[19]/Q
                         net (fo=7, routed)           0.068     0.709    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/p_2_in
    SLICE_X72Y276        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.015     0.724 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[18]_i_1__2/O
                         net (fo=1, routed)           0.014     0.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[18]_i_1__2_n_341
    SLICE_X72Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.572     0.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X72Y276        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]/C
                         clock pessimism             -0.103     0.634    
    SLICE_X72Y276        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.075ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y280        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y280        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.645 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/seed_r3_reg[8]/Q
                         net (fo=1, routed)           0.146     0.791    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/Q[8]
    SLICE_X70Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.586     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X70Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/C
                         clock pessimism             -0.064     0.687    
    SLICE_X70Y278        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.048ns (30.573%)  route 0.109ns (69.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Net Delay (Source):      0.479ns (routing 0.059ns, distribution 0.420ns)
  Clock Net Delay (Destination): 0.579ns (routing 0.075ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.479     0.597    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y280        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y280        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.645 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[38]/Q
                         net (fo=3, routed)           0.109     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[38]
    SLICE_X73Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.579     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[38]/C
                         clock pessimism             -0.094     0.650    
    SLICE_X73Y279        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i[2] rise@0.000ns - rxusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      0.491ns (routing 0.059ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.491     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X69Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y278        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.657 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[19]/Q
                         net (fo=1, routed)           0.071     0.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_2[19]
    SLICE_X69Y278        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[19]_i_1__3/O
                         net (fo=1, routed)           0.012     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[19]
    SLICE_X69Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[2]
    BUFG_GT_X0Y108       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X69Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]/C
                         clock pessimism             -0.103     0.650    
    SLICE_X69Y278        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X14Y112      u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y112      u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[32]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[33]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[34]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[35]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[36]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[37]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[38]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[39]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y288        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.108       0.774      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.170       0.835      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o_3
  To Clock:  rxoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o_3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y116  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y110  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_o[3]
  To Clock:  rxoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.357ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.311ns (23.071%)  route 1.037ns (76.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.664     2.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.145     5.409    
                         clock uncertainty           -0.035     5.374    
    SLICE_X75Y289        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.311ns (23.071%)  route 1.037ns (76.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.664     2.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.145     5.409    
                         clock uncertainty           -0.035     5.374    
    SLICE_X75Y289        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.311ns (23.071%)  route 1.037ns (76.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.664     2.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.145     5.409    
                         clock uncertainty           -0.035     5.374    
    SLICE_X75Y289        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.348ns  (logic 0.311ns (23.071%)  route 1.037ns (76.929%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.935ns (routing 0.093ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.664     2.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.935     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.145     5.409    
                         clock uncertainty           -0.035     5.374    
    SLICE_X75Y289        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     5.327    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.327    
                         arrival time                          -2.813    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.311ns (26.069%)  route 0.882ns (73.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 5.263 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.093ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.509     2.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.934     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.145     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X75Y288        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.311ns (26.069%)  route 0.882ns (73.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 5.263 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.093ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.509     2.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.934     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.145     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X75Y288        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.311ns (26.069%)  route 0.882ns (73.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 5.263 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.093ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.509     2.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.934     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.145     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X75Y288        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.668ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.311ns (26.069%)  route 0.882ns (73.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 5.263 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.934ns (routing 0.093ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.509     2.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.934     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.145     5.408    
                         clock uncertainty           -0.035     5.373    
    SLICE_X75Y288        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.326    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.326    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  2.668    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.311ns (26.903%)  route 0.845ns (73.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 5.261 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.093ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.472     2.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.932     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.145     5.406    
                         clock uncertainty           -0.035     5.371    
    SLICE_X75Y288        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxoutclk_o[3] rise@4.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.311ns (26.903%)  route 0.845ns (73.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.261ns = ( 5.261 - 4.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.068ns (routing 0.109ns, distribution 0.959ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.093ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.068     1.465    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.583 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.373     1.956    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y287        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.193     2.149 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1/O
                         net (fo=16, routed)          0.472     2.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1_n_341
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.932     5.261    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.145     5.406    
                         clock uncertainty           -0.035     5.371    
    SLICE_X75Y288        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.324    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.324    
                         arrival time                          -2.621    
  -------------------------------------------------------------------
                         slack                                  2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.722ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.471ns (routing 0.059ns, distribution 0.412ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.075ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.471     0.589    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y287        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.637 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.040     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X75Y287        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.693 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     0.709    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[0]
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.557     0.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.129     0.593    
    SLICE_X75Y287        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.709    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y289        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.689    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X75Y289        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.721 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.731    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[9]
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.129     0.596    
    SLICE_X75Y289        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.472ns (routing 0.059ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.472     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y289        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X75Y289        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.724 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[13]
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.129     0.594    
    SLICE_X75Y289        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.472ns (routing 0.059ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.472     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y288        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.692    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X75Y288        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.724 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.734    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[5]
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.129     0.594    
    SLICE_X75Y288        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y289        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X75Y289        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.725 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[10]
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.129     0.596    
    SLICE_X75Y289        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y288        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.693    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X75Y288        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.725 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.738    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[2]
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.129     0.596    
    SLICE_X75Y288        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.738    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y289        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X75Y289        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.726 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[12]
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.129     0.596    
    SLICE_X75Y289        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.473ns (routing 0.059ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.560ns (routing 0.075ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.473     0.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y288        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.640 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X75Y288        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.726 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.740    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[4]
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.560     0.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.129     0.596    
    SLICE_X75Y288        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.472ns (routing 0.059ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.472     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y289        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X75Y289        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.729 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[14]
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y289        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.129     0.594    
    SLICE_X75Y289        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxoutclk_o[3] rise@0.000ns - rxoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.723ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Net Delay (Source):      0.472ns (routing 0.059ns, distribution 0.413ns)
  Clock Net Delay (Destination): 0.558ns (routing 0.075ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.472     0.590    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y288        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.696    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X75Y288        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.729 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/p_0_in__1[6]
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y116       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.558     0.723    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/rxusrclk_i
    SLICE_X75Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.129     0.594    
    SLICE_X75Y288        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_o[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y288        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y288        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y288        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y288        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y288        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y288        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_RXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.159       0.357      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.098       0.421      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxusrclk2_i__0[3]
  To Clock:  rxusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.757ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.739ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 1.109ns (45.081%)  route 1.351ns (54.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[17])
                                                      1.109     2.332 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[17]
                         net (fo=1, routed)           1.351     3.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[21]
    SLICE_X73Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]/C
                         clock pessimism              0.086     5.399    
                         clock uncertainty           -0.035     5.363    
    SLICE_X73Y295        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.422    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[21]
  -------------------------------------------------------------------
                         required time                          5.422    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.053ns (43.351%)  route 1.376ns (56.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 5.311 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.982ns (routing 0.093ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[14])
                                                      1.053     2.276 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[14]
                         net (fo=1, routed)           1.376     3.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[16]
    SLICE_X73Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.982     5.311    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]/C
                         clock pessimism              0.086     5.397    
                         clock uncertainty           -0.035     5.361    
    SLICE_X73Y294        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[16]
  -------------------------------------------------------------------
                         required time                          5.420    
                         arrival time                          -3.652    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.410ns  (logic 1.073ns (44.523%)  route 1.337ns (55.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 5.299 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.093ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[19])
                                                      1.073     2.296 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[19]
                         net (fo=1, routed)           1.337     3.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[23]
    SLICE_X73Y297        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.970     5.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y297        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]/C
                         clock pessimism              0.086     5.385    
                         clock uncertainty           -0.035     5.349    
    SLICE_X73Y297        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     5.409    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[23]
  -------------------------------------------------------------------
                         required time                          5.409    
                         arrival time                          -3.633    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.394ns  (logic 1.146ns (47.870%)  route 1.248ns (52.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.093ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[3])
                                                      1.146     2.369 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[3]
                         net (fo=1, routed)           1.248     3.617    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[3]
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.955     5.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]/C
                         clock pessimism              0.086     5.370    
                         clock uncertainty           -0.035     5.335    
    SLICE_X74Y294        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[3]
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -3.617    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 1.090ns (45.097%)  route 1.327ns (54.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 5.310 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.093ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[15])
                                                      1.090     2.313 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[15]
                         net (fo=1, routed)           1.327     3.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[17]
    SLICE_X73Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.981     5.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]/C
                         clock pessimism              0.086     5.396    
                         clock uncertainty           -0.035     5.360    
    SLICE_X73Y293        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.420    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.420    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.786ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.386ns  (logic 1.085ns (45.474%)  route 1.301ns (54.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.093ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[7])
                                                      1.085     2.308 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[7]
                         net (fo=1, routed)           1.301     3.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[7]
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.955     5.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]/C
                         clock pessimism              0.086     5.370    
                         clock uncertainty           -0.035     5.335    
    SLICE_X74Y294        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.395    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[7]
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -3.609    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.789ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.144ns (47.410%)  route 1.269ns (52.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.313ns = ( 5.313 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.093ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[31])
                                                      1.144     2.367 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[31]
                         net (fo=1, routed)           1.269     3.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[37]
    SLICE_X73Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.984     5.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]/C
                         clock pessimism              0.086     5.399    
                         clock uncertainty           -0.035     5.363    
    SLICE_X73Y295        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.062     5.425    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[37]
  -------------------------------------------------------------------
                         required time                          5.425    
                         arrival time                          -3.636    
  -------------------------------------------------------------------
                         slack                                  1.789    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.397ns  (logic 1.076ns (44.889%)  route 1.321ns (55.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 5.299 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.970ns (routing 0.093ns, distribution 0.877ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[22])
                                                      1.076     2.299 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[22]
                         net (fo=1, routed)           1.321     3.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[26]
    SLICE_X73Y297        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.970     5.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y297        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]/C
                         clock pessimism              0.086     5.385    
                         clock uncertainty           -0.035     5.349    
    SLICE_X73Y297        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.061     5.410    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[26]
  -------------------------------------------------------------------
                         required time                          5.410    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.794ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.158ns (48.676%)  route 1.221ns (51.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.093ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[6])
                                                      1.158     2.381 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[6]
                         net (fo=1, routed)           1.221     3.602    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[6]
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.955     5.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]/C
                         clock pessimism              0.086     5.370    
                         clock uncertainty           -0.035     5.335    
    SLICE_X74Y294        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.061     5.396    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[6]
  -------------------------------------------------------------------
                         required time                          5.396    
                         arrival time                          -3.602    
  -------------------------------------------------------------------
                         slack                                  1.794    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rxusrclk2_i__0[3] rise@4.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.188ns (49.979%)  route 1.189ns (50.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.826ns (routing 0.109ns, distribution 0.717ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.093ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.826     1.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/rxusrclk2_i
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXDATA[4])
                                                      1.188     2.411 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXDATA[4]
                         net (fo=1, routed)           1.189     3.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/D[4]
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.955     5.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]/C
                         clock pessimism              0.086     5.370    
                         clock uncertainty           -0.035     5.335    
    SLICE_X74Y294        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.060     5.395    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[4]
  -------------------------------------------------------------------
                         required time                          5.395    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  1.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.064ns (44.444%)  route 0.080ns (55.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.533ns (routing 0.059ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.533     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/rx_clk_i
    SLICE_X67Y297        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y297        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.700 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_7bit/bit40.p7_40/data_o_reg[21]/Q
                         net (fo=1, routed)           0.068     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_2[21]
    SLICE_X67Y296        LUT6 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.015     0.783 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[21]_i_1__3/O
                         net (fo=1, routed)           0.012     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[21]
    SLICE_X67Y296        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X67Y296        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[21]/C
                         clock pessimism             -0.098     0.704    
    SLICE_X67Y296        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.063ns (33.511%)  route 0.125ns (66.489%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.637ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.519ns (routing 0.059ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.075ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.519     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y296        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y296        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[18]/Q
                         net (fo=1, routed)           0.109     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[18]
    SLICE_X69Y297        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.015     0.809 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[18]_i_1/O
                         net (fo=1, routed)           0.016     0.825    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[18]_i_1_n_341
    SLICE_X69Y297        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.632     0.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y297        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]/C
                         clock pessimism             -0.064     0.733    
    SLICE_X69Y297        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.064ns (33.161%)  route 0.129ns (66.839%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.520ns (routing 0.059ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.075ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.520     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y298        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.687 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[35]/Q
                         net (fo=1, routed)           0.113     0.800    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[35]
    SLICE_X68Y298        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.015     0.815 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[35]_i_1/O
                         net (fo=1, routed)           0.016     0.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[35]_i_1_n_341
    SLICE_X68Y298        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.637     0.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X68Y298        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[35]/C
                         clock pessimism             -0.064     0.738    
    SLICE_X68Y298        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.794    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.801ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.532ns (routing 0.059ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.075ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.532     0.650    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X68Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y294        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.699 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[33]/Q
                         net (fo=1, routed)           0.069     0.768    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[33]
    SLICE_X68Y293        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.783 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[33]_i_1__0/O
                         net (fo=1, routed)           0.015     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[33]
    SLICE_X68Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.636     0.801    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[33]/C
                         clock pessimism             -0.098     0.703    
    SLICE_X68Y293        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.063ns (31.980%)  route 0.134ns (68.020%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.511ns (routing 0.059ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.630ns (routing 0.075ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.511     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X72Y292        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y292        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.677 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/prbs_reg[17]/Q
                         net (fo=6, routed)           0.119     0.796    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/p_1_in1_in
    SLICE_X70Y293        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.811 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o[13]_i_1__9/O
                         net (fo=1, routed)           0.015     0.826    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/i_26
    SLICE_X70Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.630     0.795    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/rx_clk_i
    SLICE_X70Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]/C
                         clock pessimism             -0.064     0.731    
    SLICE_X70Y293        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.787    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_31bit/bit40.p31_40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.063ns (32.642%)  route 0.130ns (67.358%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.512ns (routing 0.059ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.627ns (routing 0.075ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.512     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X72Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y295        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.678 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[12]/Q
                         net (fo=1, routed)           0.114     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[12]
    SLICE_X70Y295        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.807 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[12]_i_1/O
                         net (fo=1, routed)           0.016     0.823    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[12]_i_1_n_341
    SLICE_X70Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.627     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X70Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[12]/C
                         clock pessimism             -0.064     0.728    
    SLICE_X70Y295        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.064ns (33.333%)  route 0.128ns (66.667%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.797ns
    Source Clock Delay      (SCD):    0.638ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.520ns (routing 0.059ns, distribution 0.461ns)
  Clock Net Delay (Destination): 0.632ns (routing 0.075ns, distribution 0.557ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.520     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X71Y298        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y298        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.686 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6_reg[34]/Q
                         net (fo=1, routed)           0.112     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r6[34]
    SLICE_X69Y299        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.016     0.814 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[34]_i_1/O
                         net (fo=1, routed)           0.016     0.830    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp[34]_i_1_n_341
    SLICE_X69Y299        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.632     0.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X69Y299        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]/C
                         clock pessimism             -0.064     0.733    
    SLICE_X69Y299        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/error_cmp_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.063ns (32.143%)  route 0.133ns (67.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    0.629ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.511ns (routing 0.059ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.627ns (routing 0.075ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.511     0.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X72Y292        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y292        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     0.677 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/seed_r1_reg[8]/Q
                         net (fo=5, routed)           0.121     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/Q[8]
    SLICE_X70Y292        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.015     0.813 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__4/O
                         net (fo=1, routed)           0.012     0.825    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs[8]_i_1__4_n_341
    SLICE_X70Y292        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.627     0.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/rx_clk_i
    SLICE_X70Y292        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]/C
                         clock pessimism             -0.064     0.728    
    SLICE_X70Y292        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_23bit/bit40.p23_40/prbs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.049ns (24.020%)  route 0.155ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.608ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Net Delay (Source):      0.490ns (routing 0.059ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.614ns (routing 0.075ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.490     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X74Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y294        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.657 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg[29]/Q
                         net (fo=3, routed)           0.155     0.812    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r1_reg_n_341_[29]
    SLICE_X73Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.614     0.779    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/rx_clk_i
    SLICE_X73Y294        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[29]/C
                         clock pessimism             -0.065     0.714    
    SLICE_X73Y294        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.770    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/genseed40.seed_r2_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by rxusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rxusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxusrclk2_i__0[3] rise@0.000ns - rxusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.064ns (34.409%)  route 0.122ns (65.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.798ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.064ns
  Clock Net Delay (Source):      0.528ns (routing 0.059ns, distribution 0.469ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.075ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.528     0.646    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/rx_clk_i
    SLICE_X69Y295        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y295        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.695 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_15bit/bit40.p15_40/data_o_reg[26]/Q
                         net (fo=1, routed)           0.108     0.803    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o_reg[39]_0[26]
    SLICE_X68Y293        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.015     0.818 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern_9bit/bit40.p7_40/data_o[26]_i_1__2/O
                         net (fo=1, routed)           0.014     0.832    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/pattern[26]
    SLICE_X68Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rxoutclk_i[3]
    BUFG_GT_X0Y110       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=758, routed)         0.633     0.798    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/rx_clk_i
    SLICE_X68Y293        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[26]/C
                         clock pessimism             -0.064     0.734    
    SLICE_X68Y293        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/patgen_rx/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxusrclk2_i__0[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/rx_ind.u_rxusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/RXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X14Y118      u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/bit_err_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK           n/a                     1.250         4.000       2.750      DSP48E2_X15Y118      u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/rx_word_counter/u_accum_inst/i_synth/i_baseip.i_xbip_accum/dsp48_implementation.use_usecase.i_xbip_dsp48_acc/i_synth_option.i_synth_model/opt_vx5.i_uniwrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Min Period        n/a     SRL16E/CLK               n/a                     1.116         4.000       2.884      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X71Y296        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[16]_srl3/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/RXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[11]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[13]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[14]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[15]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a                     0.558         2.000       1.442      SLICE_X72Y295        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/chk40.patchk40/data_r5_reg[1]_srl3/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.125       0.757      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.193       0.812      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o
  To Clock:  txoutclk_o

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y103  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y102  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[0]
  To Clock:  txoutclk_o[0]

Setup :            0  Failing Endpoints,  Worst Slack        2.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.294ns (24.561%)  route 0.903ns (75.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 5.329 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.093ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.433     2.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.000     5.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.085     5.414    
                         clock uncertainty           -0.035     5.379    
    SLICE_X71Y241        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.294ns (24.561%)  route 0.903ns (75.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 5.329 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.093ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.433     2.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.000     5.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.085     5.414    
                         clock uncertainty           -0.035     5.379    
    SLICE_X71Y241        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.294ns (24.561%)  route 0.903ns (75.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.329ns = ( 5.329 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.000ns (routing 0.093ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.433     2.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.000     5.329    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.085     5.414    
                         clock uncertainty           -0.035     5.379    
    SLICE_X71Y241        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.332    
                         arrival time                          -2.743    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.294ns (25.835%)  route 0.844ns (74.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 5.331 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.374     2.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.002     5.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.085     5.416    
                         clock uncertainty           -0.035     5.381    
    SLICE_X71Y240        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     5.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.294ns (25.835%)  route 0.844ns (74.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 5.331 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.374     2.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.002     5.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.085     5.416    
                         clock uncertainty           -0.035     5.381    
    SLICE_X71Y240        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.294ns (25.835%)  route 0.844ns (74.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 5.331 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.374     2.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.002     5.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.085     5.416    
                         clock uncertainty           -0.035     5.381    
    SLICE_X71Y240        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.650ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.294ns (25.835%)  route 0.844ns (74.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 5.331 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.093ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.374     2.684    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.002     5.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.085     5.416    
                         clock uncertainty           -0.035     5.381    
    SLICE_X71Y240        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.334    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -2.684    
  -------------------------------------------------------------------
                         slack                                  2.650    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.294ns (25.903%)  route 0.841ns (74.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 5.330 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.093ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.371     2.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.001     5.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.085     5.415    
                         clock uncertainty           -0.035     5.380    
    SLICE_X71Y241        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.294ns (25.903%)  route 0.841ns (74.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 5.330 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.093ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.371     2.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.001     5.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.085     5.415    
                         clock uncertainty           -0.035     5.380    
    SLICE_X71Y241        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     5.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[0] rise@4.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.294ns (25.903%)  route 0.841ns (74.097%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 5.330 - 4.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.149ns (routing 0.109ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.001ns (routing 0.093ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.149     1.546    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.118     1.664 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.470     2.134    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X69Y240        LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.176     2.310 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.371     2.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.001     5.330    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.085     5.415    
                         clock uncertainty           -0.035     5.380    
    SLICE_X71Y241        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     5.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  2.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.064ns (53.333%)  route 0.056ns (46.667%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.524ns (routing 0.059ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.524     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y240        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.690 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.040     0.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X69Y240        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.016     0.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.016     0.762    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X69Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.138     0.646    
    SLICE_X69Y240        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.739    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.771 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.138     0.646    
    SLICE_X71Y241        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.075ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.774 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.617     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.138     0.644    
    SLICE_X71Y241        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.075ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y240        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.742    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X71Y240        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.774 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.617     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.138     0.644    
    SLICE_X71Y240        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.775 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.138     0.646    
    SLICE_X71Y241        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y240        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X71Y240        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.775 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.788    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.138     0.646    
    SLICE_X71Y240        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.776 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.138     0.646    
    SLICE_X71Y241        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.523ns (routing 0.059ns, distribution 0.464ns)
  Clock Net Delay (Destination): 0.619ns (routing 0.075ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.523     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y240        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.690 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X71Y240        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.776 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.790    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.619     0.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.138     0.646    
    SLICE_X71Y240        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.702    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.075ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.057     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X71Y241        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.779 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.617     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y241        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.138     0.644    
    SLICE_X71Y241        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[0] rise@0.000ns - txoutclk_o[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.640ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Net Delay (Source):      0.522ns (routing 0.059ns, distribution 0.463ns)
  Clock Net Delay (Destination): 0.617ns (routing 0.075ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.522     0.640    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y240        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X71Y240        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.779 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.789    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[6]
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y103       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.617     0.782    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y240        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.138     0.644    
    SLICE_X71Y240        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.700    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C                  n/a                      0.275         2.000       1.725      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y241        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X69Y240        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.204       0.312      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.134       0.386      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[0]
  To Clock:  txusrclk2_i[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.741ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.525ns (23.907%)  route 1.671ns (76.093%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 5.145 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.441 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.696     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X97Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.651     2.993    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X94Y246        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.072     3.065 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2/O
                         net (fo=1, routed)           0.297     3.362    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_2_n_341
    SLICE_X97Y247        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     3.494 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.027     3.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X97Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.816     5.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism              0.092     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X97Y247        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                          5.262    
                         arrival time                          -3.521    
  -------------------------------------------------------------------
                         slack                                  1.741    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.190ns  (logic 0.494ns (22.557%)  route 1.696ns (77.443%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 5.147 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.093ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.441 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.696     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X97Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.646     2.988    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X94Y245        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.043     3.031 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2/O
                         net (fo=1, routed)           0.325     3.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_2_n_341
    SLICE_X97Y247        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.486 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.029     3.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X97Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.818     5.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism              0.092     5.239    
                         clock uncertainty           -0.035     5.204    
    SLICE_X97Y247        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.263    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                          5.263    
                         arrival time                          -3.515    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.776ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.158ns  (logic 0.569ns (26.367%)  route 1.589ns (73.633%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.143ns = ( 5.143 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.814ns (routing 0.093ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.441 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.696     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X97Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.657     2.999    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X94Y246        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.133     3.132 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2/O
                         net (fo=1, routed)           0.209     3.341    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_2_n_341
    SLICE_X96Y247        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.456 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[34]_i_1/O
                         net (fo=1, routed)           0.027     3.483    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[34]
    SLICE_X96Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.814     5.143    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]/C
                         clock pessimism              0.092     5.235    
                         clock uncertainty           -0.035     5.200    
    SLICE_X96Y247        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.259    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[34]
  -------------------------------------------------------------------
                         required time                          5.259    
                         arrival time                          -3.483    
  -------------------------------------------------------------------
                         slack                                  1.776    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 0.557ns (26.689%)  route 1.530ns (73.311%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.442 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.718     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X95Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.423     2.732    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y242        LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.176     2.908 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2/O
                         net (fo=1, routed)           0.360     3.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2_n_341
    SLICE_X98Y245        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.383 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_1/O
                         net (fo=1, routed)           0.029     3.412    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[26]
    SLICE_X98Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.815     5.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X98Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
                         clock pessimism              0.092     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X98Y245        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.260    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.580ns (28.628%)  route 1.446ns (71.372%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.144ns = ( 5.144 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.093ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.441 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.696     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X97Y241        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.188     2.325 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[38]_i_3/O
                         net (fo=40, routed)          0.412     2.737    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_3
    SLICE_X94Y244        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.071     2.808 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.303     3.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X98Y244        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     3.316 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.035     3.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X98Y244        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.815     5.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X98Y244        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.092     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X98Y244        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.590ns (29.266%)  route 1.426ns (70.734%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.442 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.718     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X95Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.528     2.837    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y242        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.192     3.029 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[15]_i_2/O
                         net (fo=1, routed)           0.154     3.183    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[15]_i_2_n_341
    SLICE_X96Y242        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.315 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[15]_i_1/O
                         net (fo=1, routed)           0.026     3.341    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[15]
    SLICE_X96Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X96Y242        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[15]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.341    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.948ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.680ns (34.119%)  route 1.313ns (65.881%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.441 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.696     2.137    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X97Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.205     2.342 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_4/O
                         net (fo=40, routed)          0.376     2.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[10]_1
    SLICE_X95Y244        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     2.892 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2/O
                         net (fo=1, routed)           0.218     3.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_2_n_341
    SLICE_X96Y245        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.185     3.295 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[38]_i_1/O
                         net (fo=1, routed)           0.023     3.318    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[38]
    SLICE_X96Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X96Y245        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.318    
  -------------------------------------------------------------------
                         slack                                  1.948    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.962ns  (logic 0.497ns (25.331%)  route 1.465ns (74.669%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.136ns = ( 5.136 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.807ns (routing 0.093ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.442 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.718     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X95Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.472     2.781    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y246        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     2.896 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2/O
                         net (fo=1, routed)           0.248     3.144    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2_n_341
    SLICE_X98Y246        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.260 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.027     3.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X98Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.807     5.136    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X98Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism              0.092     5.228    
                         clock uncertainty           -0.035     5.193    
    SLICE_X98Y246        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                          5.253    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.950ns  (logic 0.582ns (29.846%)  route 1.368ns (70.154%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.154ns = ( 5.154 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.825ns (routing 0.093ns, distribution 0.732ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.442 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.718     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X95Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.399     2.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X95Y247        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     2.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.228     3.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X97Y245        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.252 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.023     3.275    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X97Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.825     5.154    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.092     5.246    
                         clock uncertainty           -0.035     5.211    
    SLICE_X97Y245        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.059     5.270    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          5.270    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[0] rise@4.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.498ns (25.617%)  route 1.446ns (74.383%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.928ns (routing 0.109ns, distribution 0.819ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.928     1.325    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y248        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y248        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.117     1.442 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[3]/Q
                         net (fo=45, routed)          0.718     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[3]
    SLICE_X95Y241        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.149     2.309 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.554     2.863    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y246        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.117     2.980 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2/O
                         net (fo=1, routed)           0.147     3.127    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_2_n_341
    SLICE_X96Y246        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.115     3.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[20]_i_1/O
                         net (fo=1, routed)           0.027     3.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[20]
    SLICE_X96Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X96Y246        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.269    
  -------------------------------------------------------------------
                         slack                                  1.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.063ns (42.857%)  route 0.084ns (57.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.669ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.075ns, distribution 0.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y242        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[7]/Q
                         net (fo=1, routed)           0.072     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[7]
    SLICE_X98Y242        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[7]_i_1/O
                         net (fo=1, routed)           0.012     0.686    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[7]_i_1_n_341
    SLICE_X98Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.504     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X98Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]/C
                         clock pessimism             -0.069     0.600    
    SLICE_X98Y242        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y247        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.576 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/Q
                         net (fo=42, routed)          0.100     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1
    SLICE_X95Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                         clock pessimism             -0.090     0.588    
    SLICE_X95Y245        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.064ns (41.558%)  route 0.090ns (58.442%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.423ns (routing 0.059ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.075ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y242        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.590 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.074     0.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[3]
    SLICE_X99Y242        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[3]_i_1/O
                         net (fo=1, routed)           0.016     0.695    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[3]_i_1_n_341
    SLICE_X99Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.509     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X99Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/C
                         clock pessimism             -0.069     0.605    
    SLICE_X99Y242        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[18]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.048ns (27.586%)  route 0.126ns (72.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.419ns (routing 0.059ns, distribution 0.360ns)
  Clock Net Delay (Destination): 0.422ns (routing 0.075ns, distribution 0.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.419     0.537    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X99Y244        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y244        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.585 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[22]/Q
                         net (fo=1, routed)           0.126     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[22]
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXDATA[18]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.518    
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[18])
                                                      0.158     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.075ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/Q
                         net (fo=1, routed)           0.070     0.658    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/txdata40_i[12]
    SLICE_X97Y242        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015     0.673 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[12]_i_1/O
                         net (fo=1, routed)           0.012     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o[12]_i_1_n_341
    SLICE_X97Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.514     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X97Y242        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
                         clock pessimism             -0.090     0.589    
    SLICE_X97Y242        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.645    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.063ns (42.282%)  route 0.086ns (57.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X97Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y243        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[24]/Q
                         net (fo=1, routed)           0.074     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[19]
    SLICE_X97Y246        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     0.676 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[24]_i_1/O
                         net (fo=1, routed)           0.012     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[24]
    SLICE_X97Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y246        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]/C
                         clock pessimism             -0.090     0.591    
    SLICE_X97Y246        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X97Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y243        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[14]/Q
                         net (fo=1, routed)           0.033     0.621    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[2]
    SLICE_X97Y243        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.666 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[14]_i_1/O
                         net (fo=1, routed)           0.012     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[14]
    SLICE_X97Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]/C
                         clock pessimism             -0.101     0.580    
    SLICE_X97Y243        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.678    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X96Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y243        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[27]/Q
                         net (fo=1, routed)           0.069     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[22]
    SLICE_X96Y245        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     0.672 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.016     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X96Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism             -0.090     0.588    
    SLICE_X96Y245        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXCTRL0[3]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.422ns (routing 0.075ns, distribution 0.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y245        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y245        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]/Q
                         net (fo=1, routed)           0.137     0.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[38]
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXCTRL0[3]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.518    
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL0[3])
                                                      0.161     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.724    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXCTRL1[1]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[0]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[0] rise@0.000ns - txusrclk2_i[0] rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.587ns
    Source Clock Delay      (SCD):    0.531ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.413ns (routing 0.059ns, distribution 0.354ns)
  Clock Net Delay (Destination): 0.422ns (routing 0.075ns, distribution 0.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.413     0.531    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X98Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y243        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.580 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/Q
                         net (fo=1, routed)           0.163     0.743    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txdata_gen[19]
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXCTRL1[1]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[0] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[0]
    BUFG_GT_X0Y102       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.069     0.518    
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXCTRL1[1])
                                                      0.180     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[0]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr0_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X98Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X97Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X99Y244        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X98Y243        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X98Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y245        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X99Y244        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y242        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X96Y247        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
High Pulse Width  Slow    FDCE/C                   n/a                     0.275         2.000       1.725      SLICE_X88Y248        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                     0.275         2.000       1.725      SLICE_X88Y248        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                     0.275         2.000       1.725      SLICE_X88Y248        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
High Pulse Width  Slow    FDCE/C                   n/a                     0.275         2.000       1.725      SLICE_X88Y248        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X73Y248        u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.155       0.420      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.096       0.818      GTHE3_CHANNEL_X0Y16  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_1
  To Clock:  txoutclk_o_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y101  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y100  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[1]
  To Clock:  txoutclk_o[1]

Setup :            0  Failing Endpoints,  Worst Slack        2.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.334ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.233ns (16.466%)  route 1.182ns (83.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 5.295 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.093ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.750     2.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.966     5.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.085     5.380    
                         clock uncertainty           -0.035     5.345    
    SLICE_X71Y263        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.298    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.298    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.233ns (16.466%)  route 1.182ns (83.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 5.295 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.093ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.750     2.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.966     5.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.085     5.380    
                         clock uncertainty           -0.035     5.345    
    SLICE_X71Y263        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.298    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.298    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.233ns (16.466%)  route 1.182ns (83.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 5.295 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.093ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.750     2.914    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.966     5.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.085     5.380    
                         clock uncertainty           -0.035     5.345    
    SLICE_X71Y263        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.298    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.298    
                         arrival time                          -2.914    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.233ns (17.951%)  route 1.065ns (82.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 5.296 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.633     2.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.967     5.296    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.085     5.381    
                         clock uncertainty           -0.035     5.346    
    SLICE_X71Y262        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.047     5.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.233ns (17.951%)  route 1.065ns (82.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 5.296 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.633     2.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.967     5.296    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.085     5.381    
                         clock uncertainty           -0.035     5.346    
    SLICE_X71Y262        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.047     5.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.233ns (17.951%)  route 1.065ns (82.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 5.296 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.633     2.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.967     5.296    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.085     5.381    
                         clock uncertainty           -0.035     5.346    
    SLICE_X71Y262        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.047     5.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.502ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.233ns (17.951%)  route 1.065ns (82.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 5.296 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.093ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.633     2.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.967     5.296    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.085     5.381    
                         clock uncertainty           -0.035     5.346    
    SLICE_X71Y262        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.047     5.299    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.299    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  2.502    

Slack (MET) :             2.704ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.213ns  (logic 0.233ns (19.209%)  route 0.980ns (80.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.284ns = ( 5.284 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.093ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.548     2.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.955     5.284    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.214     5.498    
                         clock uncertainty           -0.035     5.463    
    SLICE_X73Y262        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.416    
                         arrival time                          -2.712    
  -------------------------------------------------------------------
                         slack                                  2.704    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.667ns (56.960%)  route 0.504ns (43.040%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 5.295 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.093ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     1.613 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.439     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X71Y262        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.379     2.431 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X71Y263        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.174     2.632 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.966     5.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.085     5.380    
                         clock uncertainty           -0.035     5.345    
    SLICE_X71Y263        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.059     5.404    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.404    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[1] rise@4.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.233ns (22.361%)  route 0.809ns (77.639%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 5.297 - 4.000 ) 
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.102ns (routing 0.109ns, distribution 0.993ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.093ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.102     1.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     1.616 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[2]/Q
                         net (fo=2, routed)           0.432     2.048    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[2]
    SLICE_X73Y262        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.116     2.164 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.377     2.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.968     5.297    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.085     5.382    
                         clock uncertainty           -0.035     5.347    
    SLICE_X71Y263        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     5.300    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.300    
                         arrival time                          -2.541    
  -------------------------------------------------------------------
                         slack                                  2.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.741ns
    Source Clock Delay      (SCD):    0.601ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.483ns (routing 0.059ns, distribution 0.424ns)
  Clock Net Delay (Destination): 0.576ns (routing 0.075ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.483     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.649 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.036     0.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X73Y262        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.700 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.016     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.576     0.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.136     0.605    
    SLICE_X73Y262        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.081ns (57.857%)  route 0.059ns (42.143%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.075ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X71Y263        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.032     0.740 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.585     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.135     0.615    
    SLICE_X71Y263        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.075ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y262        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.053     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X71Y262        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.584     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.135     0.614    
    SLICE_X71Y262        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.485ns (routing 0.059ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.579ns (routing 0.075ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.485     0.603    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y262        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.652 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.579     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.136     0.608    
    SLICE_X73Y262        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.748ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.491ns (routing 0.059ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.583ns (routing 0.075ns, distribution 0.508ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.491     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.053     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X71Y263        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.032     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.583     0.748    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.135     0.613    
    SLICE_X71Y263        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.056     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.075ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.053     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X71Y263        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.585     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.135     0.615    
    SLICE_X71Y263        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.081ns (55.102%)  route 0.066ns (44.898%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.493ns (routing 0.059ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.075ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.493     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y262        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.053     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X71Y262        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.032     0.745 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.586     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.135     0.616    
    SLICE_X71Y262        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.075ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y263        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.054     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X71Y263        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.745 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.585     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.135     0.615    
    SLICE_X71Y263        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.493ns (routing 0.059ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.075ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.493     0.611    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y262        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.660 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.054     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X71Y262        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.032     0.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.586     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.135     0.616    
    SLICE_X71Y262        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.056     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[1] rise@0.000ns - txoutclk_o[1] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.082ns (55.034%)  route 0.067ns (44.966%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.075ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y262        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/Q
                         net (fo=2, routed)           0.057     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
    SLICE_X71Y262        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.033     0.749 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[5]
                         net (fo=1, routed)           0.010     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[6]
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y101       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.584     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X71Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.135     0.614    
    SLICE_X71Y262        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.056     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X71Y262        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.182       0.334      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.116       0.404      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[1]
  To Clock:  txusrclk2_i__0[1]

Setup :            0  Failing Endpoints,  Worst Slack        1.659ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.402ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.568ns (24.956%)  route 1.708ns (75.044%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 5.128 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.583     2.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y263        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.056 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2/O
                         net (fo=1, routed)           0.315     3.371    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2_n_341
    SLICE_X93Y256        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.188     3.559 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_1/O
                         net (fo=1, routed)           0.027     3.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[25]
    SLICE_X93Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.799     5.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
                         clock pessimism              0.092     5.220    
                         clock uncertainty           -0.035     5.185    
    SLICE_X93Y256        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.821ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.515ns (24.350%)  route 1.600ns (75.650%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.460     2.761    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y262        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.132     2.893 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2/O
                         net (fo=1, routed)           0.330     3.223    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2_n_341
    SLICE_X93Y255        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.398 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_1/O
                         net (fo=1, routed)           0.027     3.425    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[13]
    SLICE_X93Y255        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y255        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                         clock pessimism              0.092     5.222    
                         clock uncertainty           -0.035     5.187    
    SLICE_X93Y255        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  1.821    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.422ns (20.788%)  route 1.608ns (79.212%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.483     2.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y264        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     2.957 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.320     3.277    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X95Y260        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     3.318 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.022     3.340    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X95Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.092     5.222    
                         clock uncertainty           -0.035     5.187    
    SLICE_X95Y260        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.340    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.457ns (23.116%)  route 1.520ns (76.884%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 5.128 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.427     2.728    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y259        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.178     2.906 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2/O
                         net (fo=1, routed)           0.284     3.190    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2_n_341
    SLICE_X93Y256        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.261 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_1/O
                         net (fo=1, routed)           0.026     3.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[26]
    SLICE_X93Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.799     5.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
                         clock pessimism              0.092     5.220    
                         clock uncertainty           -0.035     5.185    
    SLICE_X93Y256        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.245    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                          5.245    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.470ns (24.016%)  route 1.487ns (75.984%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.130ns = ( 5.130 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.093ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.376     2.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y261        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     2.809 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.299     3.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X93Y255        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.238 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.029     3.267    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X93Y255        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.801     5.130    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y255        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.092     5.222    
                         clock uncertainty           -0.035     5.187    
    SLICE_X93Y255        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.987ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.515ns (26.302%)  route 1.443ns (73.698%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.138ns = ( 5.138 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.809ns (routing 0.093ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.318     2.619    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y259        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.131     2.750 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2/O
                         net (fo=1, routed)           0.316     3.066    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_2_n_341
    SLICE_X94Y255        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     3.242 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[3]_i_1/O
                         net (fo=1, routed)           0.026     3.268    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[3]
    SLICE_X94Y255        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.809     5.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y255        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                         clock pessimism              0.092     5.230    
                         clock uncertainty           -0.035     5.195    
    SLICE_X94Y255        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     5.255    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]
  -------------------------------------------------------------------
                         required time                          5.255    
                         arrival time                          -3.268    
  -------------------------------------------------------------------
                         slack                                  1.987    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.629ns (31.994%)  route 1.337ns (68.006%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 5.145 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.816ns (routing 0.093ns, distribution 0.723ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.907     2.332    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/Q[2]
    SLICE_X91Y257        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.132     2.464 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[0]_i_3/O
                         net (fo=1, routed)           0.158     2.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[0]_1
    SLICE_X92Y257        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     2.794 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2/O
                         net (fo=1, routed)           0.237     3.031    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_2_n_341
    SLICE_X94Y257        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.210     3.241 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[0]_i_1/O
                         net (fo=1, routed)           0.035     3.276    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[0]
    SLICE_X94Y257        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.816     5.145    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y257        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]/C
                         clock pessimism              0.092     5.237    
                         clock uncertainty           -0.035     5.202    
    SLICE_X94Y257        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  1.989    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.322ns (16.788%)  route 1.596ns (83.212%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.517     2.818    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_4
    SLICE_X94Y258        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.073     2.891 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2/O
                         net (fo=1, routed)           0.269     3.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_2_n_341
    SLICE_X95Y260        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     3.201 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[12]_i_1/O
                         net (fo=1, routed)           0.027     3.228    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[12]
    SLICE_X95Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X95Y260        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -3.228    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.927ns  (logic 0.378ns (19.616%)  route 1.549ns (80.384%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.141 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.812ns (routing 0.093ns, distribution 0.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.380     2.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y260        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.040     2.721 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_2/O
                         net (fo=1, routed)           0.357     3.078    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_2_n_341
    SLICE_X95Y257        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.208 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_1/O
                         net (fo=1, routed)           0.029     3.237    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[17]
    SLICE_X95Y257        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.812     5.141    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y257        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/C
                         clock pessimism              0.092     5.233    
                         clock uncertainty           -0.035     5.198    
    SLICE_X95Y257        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.257    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          5.257    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[1] rise@4.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.413ns (21.567%)  route 1.502ns (78.433%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.310ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.913ns (routing 0.109ns, distribution 0.804ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.913     1.310    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y264        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y264        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.425 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[2]/Q
                         net (fo=45, routed)          0.783     2.208    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[2]
    SLICE_X91Y258        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.093     2.301 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.475     2.776    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X94Y260        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.134     2.910 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[9]_i_2/O
                         net (fo=1, routed)           0.218     3.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[9]_i_2_n_341
    SLICE_X94Y256        LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.071     3.199 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[9]_i_1/O
                         net (fo=1, routed)           0.026     3.225    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[9]
    SLICE_X94Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y256        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[9]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X94Y256        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.060     5.249    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[9]
  -------------------------------------------------------------------
                         required time                          5.249    
                         arrival time                          -3.225    
  -------------------------------------------------------------------
                         slack                                  2.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.064ns (40.252%)  route 0.095ns (59.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    0.528ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.410ns (routing 0.059ns, distribution 0.351ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.075ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.410     0.528    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X93Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y262        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.576 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[36]/Q
                         net (fo=1, routed)           0.079     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[8]
    SLICE_X94Y261        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.016     0.671 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[36]_i_1/O
                         net (fo=1, routed)           0.016     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[36]
    SLICE_X94Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.500     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]/C
                         clock pessimism             -0.069     0.596    
    SLICE_X94Y261        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.056     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.064ns (43.836%)  route 0.082ns (56.164%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.665ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.500ns (routing 0.075ns, distribution 0.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y260        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/Q
                         net (fo=1, routed)           0.070     0.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[33]
    SLICE_X95Y261        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.015     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[33]_i_1/O
                         net (fo=1, routed)           0.012     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[33]_i_1_n_341
    SLICE_X95Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.500     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/C
                         clock pessimism             -0.090     0.575    
    SLICE_X95Y261        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.631    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.667ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.408ns (routing 0.059ns, distribution 0.349ns)
  Clock Net Delay (Destination): 0.502ns (routing 0.075ns, distribution 0.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.408     0.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y262        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.575 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[18]/Q
                         net (fo=1, routed)           0.033     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[18]
    SLICE_X93Y262        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.045     0.653 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[18]_i_1/O
                         net (fo=1, routed)           0.012     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[18]_i_1_n_341
    SLICE_X93Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.502     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X93Y262        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
                         clock pessimism             -0.098     0.569    
    SLICE_X93Y262        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.665    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.094ns (67.626%)  route 0.045ns (32.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.075ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/Q
                         net (fo=1, routed)           0.033     0.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[6]
    SLICE_X95Y259        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.045     0.652 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1/O
                         net (fo=1, routed)           0.012     0.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1_n_341
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.498     0.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/C
                         clock pessimism             -0.099     0.564    
    SLICE_X95Y259        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.049ns (31.210%)  route 0.108ns (68.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.647ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.482ns (routing 0.075ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X93Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y263        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/Q
                         net (fo=42, routed)          0.108     0.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1
    SLICE_X94Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.482     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X94Y263        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
                         clock pessimism             -0.069     0.578    
    SLICE_X94Y263        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.093ns (65.035%)  route 0.050ns (34.965%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.075ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[16]/Q
                         net (fo=1, routed)           0.034     0.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_2[3]
    SLICE_X95Y259        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.045     0.652 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[16]_i_1/O
                         net (fo=1, routed)           0.016     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[16]
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.498     0.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]/C
                         clock pessimism             -0.099     0.564    
    SLICE_X95Y259        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.064ns (34.973%)  route 0.119ns (65.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.668ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.503ns (routing 0.075ns, distribution 0.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.403     0.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X96Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y260        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.570 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[29]/Q
                         net (fo=1, routed)           0.103     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[24]
    SLICE_X95Y261        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[29]_i_1/O
                         net (fo=1, routed)           0.016     0.704    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[29]
    SLICE_X95Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.503     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]/C
                         clock pessimism             -0.069     0.599    
    SLICE_X95Y261        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.655    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.704    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.663ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.498ns (routing 0.075ns, distribution 0.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.034     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/txdata40_i[11]
    SLICE_X95Y259        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.045     0.653 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1/O
                         net (fo=1, routed)           0.016     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o[11]_i_1_n_341
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.498     0.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
                         clock pessimism             -0.099     0.564    
    SLICE_X95Y259        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.101ns (67.333%)  route 0.049ns (32.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X95Y259        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y259        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[33]/Q
                         net (fo=1, routed)           0.037     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[26]
    SLICE_X95Y260        LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.053     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.012     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X95Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y260        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism             -0.090     0.569    
    SLICE_X95Y260        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[1]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[1]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[1] rise@0.000ns - txusrclk2_i__0[1] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.652ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.098ns
  Clock Net Delay (Source):      0.402ns (routing 0.059ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.487ns (routing 0.075ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.402     0.520    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X91Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y261        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[1]/Q
                         net (fo=18, routed)          0.035     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/p_1_in
    SLICE_X91Y261        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.045     0.649 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[5]_i_2/O
                         net (fo=1, routed)           0.012     0.661    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs[5]_i_2_n_341
    SLICE_X91Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[1] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[1]
    BUFG_GT_X0Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.487     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/tx_clk_i
    SLICE_X91Y261        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[5]/C
                         clock pessimism             -0.098     0.554    
    SLICE_X91Y261        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/prbs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[1]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr1_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X93Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y258        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X93Y261        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y259        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y260        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X93Y255        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y261        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y260        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X93Y263        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y258        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y258        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X93Y261        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y259        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y260        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y259        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y260        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[17]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y256        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y256        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y256        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y256        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
High Pulse Width  Fast    FDCE/C                   n/a                     0.275         2.000       1.725      SLICE_X83Y267        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X76Y256        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X75Y258        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X75Y258        u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_TXUSRCLK2_FREQ_COUNTER/testclk_cnt_reg[11]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.173       0.402      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.109       0.805      GTHE3_CHANNEL_X0Y17  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_2
  To Clock:  txoutclk_o_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y119  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y113  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[2]
  To Clock:  txoutclk_o[2]

Setup :            0  Failing Endpoints,  Worst Slack        2.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.614ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.290ns (22.256%)  route 1.013ns (77.744%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 5.286 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.207ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.093ns, distribution 0.864ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.743     2.797    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.957     5.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.207     5.493    
                         clock uncertainty           -0.035     5.458    
    SLICE_X73Y273        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.411    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.411    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                  2.614    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.290ns (25.000%)  route 0.870ns (75.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.600     2.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.964     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.150     5.443    
                         clock uncertainty           -0.035     5.408    
    SLICE_X73Y278        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.361    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.361    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.290ns (25.000%)  route 0.870ns (75.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.600     2.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.964     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.150     5.443    
                         clock uncertainty           -0.035     5.408    
    SLICE_X73Y278        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.361    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.361    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.290ns (25.000%)  route 0.870ns (75.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.600     2.654    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.964     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.150     5.443    
                         clock uncertainty           -0.035     5.408    
    SLICE_X73Y278        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.361    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.361    
                         arrival time                          -2.654    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.290ns (26.221%)  route 0.816ns (73.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.292 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.546     2.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.963     5.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.150     5.442    
                         clock uncertainty           -0.035     5.407    
    SLICE_X73Y277        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.290ns (26.221%)  route 0.816ns (73.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.292 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.546     2.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.963     5.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.150     5.442    
                         clock uncertainty           -0.035     5.407    
    SLICE_X73Y277        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.290ns (26.221%)  route 0.816ns (73.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.292 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.546     2.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.963     5.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.150     5.442    
                         clock uncertainty           -0.035     5.407    
    SLICE_X73Y277        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.760ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.290ns (26.221%)  route 0.816ns (73.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 5.292 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.963ns (routing 0.093ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.546     2.600    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.963     5.292    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.150     5.442    
                         clock uncertainty           -0.035     5.407    
    SLICE_X73Y277        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.047     5.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                          -2.600    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.876ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.667ns (60.802%)  route 0.430ns (39.198%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 5.293 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.093ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     1.608 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.365     1.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X73Y277        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.379     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/CO[7]
                         net (fo=1, routed)           0.027     2.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry_n_341
    SLICE_X73Y278        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.174     2.553 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.038     2.591    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.964     5.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.150     5.443    
                         clock uncertainty           -0.035     5.408    
    SLICE_X73Y278        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.059     5.467    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  2.876    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[2] rise@4.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.290ns (30.052%)  route 0.675ns (69.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 5.295 - 4.000 ) 
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.097ns (routing 0.109ns, distribution 0.988ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.093ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.097     1.494    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     1.611 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.270     1.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X73Y276        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     2.054 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.405     2.459    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.966     5.295    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.150     5.445    
                         clock uncertainty           -0.035     5.409    
    SLICE_X73Y278        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.362    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.362    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                  2.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.063ns (54.783%)  route 0.052ns (45.217%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.489ns (routing 0.059ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.581ns (routing 0.075ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.489     0.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.655 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.036     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X73Y273        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     0.706 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.016     0.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.581     0.746    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.135     0.611    
    SLICE_X73Y273        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.075ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.497     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y278        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.051     0.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X73Y278        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.747 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.591     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.136     0.620    
    SLICE_X73Y278        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.495ns (routing 0.059ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.495     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X73Y278        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.745 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.136     0.617    
    SLICE_X73Y278        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.752ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.494ns (routing 0.059ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.587ns (routing 0.075ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y277        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X73Y277        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.587     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.136     0.616    
    SLICE_X73Y277        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.496ns (routing 0.059ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.075ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.496     0.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y277        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X73Y277        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.745 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.590     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.136     0.619    
    SLICE_X73Y277        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.075ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.497     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y278        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X73Y278        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.591     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.136     0.620    
    SLICE_X73Y278        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.491ns (routing 0.059ns, distribution 0.432ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.075ns, distribution 0.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.491     0.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y273        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.658 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.584     0.749    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.135     0.614    
    SLICE_X73Y273        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.755ns
    Source Clock Delay      (SCD):    0.614ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.496ns (routing 0.059ns, distribution 0.437ns)
  Clock Net Delay (Destination): 0.590ns (routing 0.075ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.496     0.614    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y277        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.663 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X73Y277        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.745 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.759    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.590     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y277        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.136     0.619    
    SLICE_X73Y277        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns
    Source Clock Delay      (SCD):    0.615ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.497ns (routing 0.059ns, distribution 0.438ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.075ns, distribution 0.516ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.497     0.615    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y278        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.664 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X73Y278        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.760    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.591     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.136     0.620    
    SLICE_X73Y278        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.760    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[2] rise@0.000ns - txoutclk_o[2] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.613ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.495ns (routing 0.059ns, distribution 0.436ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.495     0.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y278        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.662 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     0.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X73Y278        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.748 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.758    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y119       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X73Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.136     0.617    
    SLICE_X73Y278        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y278        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X73Y277        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.189       0.327      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.125       0.395      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i[2]
  To Clock:  txusrclk2_i[2]

Setup :            0  Failing Endpoints,  Worst Slack        1.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.566ns (24.814%)  route 1.715ns (75.186%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 5.128 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.523     2.901    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y273        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.173     3.074 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_2/O
                         net (fo=1, routed)           0.353     3.427    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_2_n_341
    SLICE_X95Y273        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.557 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_1/O
                         net (fo=1, routed)           0.029     3.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[23]
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.799     5.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/C
                         clock pessimism              0.092     5.220    
                         clock uncertainty           -0.035     5.185    
    SLICE_X95Y273        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.586    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.553ns (24.854%)  route 1.672ns (75.146%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 5.129 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.538     2.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y274        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     3.090 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2/O
                         net (fo=1, routed)           0.297     3.387    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2_n_341
    SLICE_X95Y275        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.503 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_1/O
                         net (fo=1, routed)           0.027     3.530    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[13]
    SLICE_X95Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.800     5.129    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                         clock pessimism              0.092     5.221    
                         clock uncertainty           -0.035     5.186    
    SLICE_X95Y275        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.450ns (20.510%)  route 1.744ns (79.489%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 5.129 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.566     2.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y276        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.060 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2/O
                         net (fo=1, routed)           0.342     3.402    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2_n_341
    SLICE_X95Y275        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.473 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.026     3.499    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X95Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.800     5.129    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism              0.092     5.221    
                         clock uncertainty           -0.035     5.186    
    SLICE_X95Y275        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.499    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.511ns (23.801%)  route 1.636ns (76.199%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 5.131 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.093ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.587     2.965    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y276        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.116     3.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.212     3.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X93Y275        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.425 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.027     3.452    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.802     5.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.092     5.223    
                         clock uncertainty           -0.035     5.188    
    SLICE_X93Y275        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -3.452    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.805ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.137ns  (logic 0.479ns (22.415%)  route 1.658ns (77.585%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.131ns = ( 5.131 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.093ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.521     2.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y275        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.041     2.940 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2/O
                         net (fo=1, routed)           0.300     3.240    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_2_n_341
    SLICE_X95Y275        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.415 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[25]_i_1/O
                         net (fo=1, routed)           0.027     3.442    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[25]
    SLICE_X95Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.802     5.131    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]/C
                         clock pessimism              0.092     5.223    
                         clock uncertainty           -0.035     5.188    
    SLICE_X95Y275        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.247    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[25]
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  1.805    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.476ns (22.326%)  route 1.656ns (77.674%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.132ns = ( 5.132 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.093ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.535     2.913    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y274        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.173     3.086 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2/O
                         net (fo=1, routed)           0.281     3.367    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2_n_341
    SLICE_X94Y273        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     3.407 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.030     3.437    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X94Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.803     5.132    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism              0.092     5.224    
                         clock uncertainty           -0.035     5.189    
    SLICE_X94Y273        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.248    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          5.248    
                         arrival time                          -3.437    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.838ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.101ns  (logic 0.478ns (22.751%)  route 1.623ns (77.249%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 5.128 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.503     2.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y274        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.174     3.055 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2/O
                         net (fo=1, routed)           0.283     3.338    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_2_n_341
    SLICE_X95Y273        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     3.379 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[21]_i_1/O
                         net (fo=1, routed)           0.027     3.406    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[21]
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.799     5.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]/C
                         clock pessimism              0.092     5.220    
                         clock uncertainty           -0.035     5.185    
    SLICE_X95Y273        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.244    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  1.838    

Slack (MET) :             1.849ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.510ns (24.414%)  route 1.579ns (75.586%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 5.128 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.424     2.802    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y273        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     2.917 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2/O
                         net (fo=1, routed)           0.319     3.236    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_2_n_341
    SLICE_X97Y273        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     3.368 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[33]_i_1/O
                         net (fo=1, routed)           0.026     3.394    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[33]
    SLICE_X97Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.799     5.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]/C
                         clock pessimism              0.092     5.220    
                         clock uncertainty           -0.035     5.185    
    SLICE_X97Y273        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[33]
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -3.394    
  -------------------------------------------------------------------
                         slack                                  1.849    

Slack (MET) :             1.863ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.078ns  (logic 0.448ns (21.559%)  route 1.630ns (78.441%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.129ns = ( 5.129 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.093ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.583     2.961    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y276        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     3.076 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2/O
                         net (fo=1, routed)           0.210     3.286    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2_n_341
    SLICE_X93Y275        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.356 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.027     3.383    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.800     5.129    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism              0.092     5.221    
                         clock uncertainty           -0.035     5.186    
    SLICE_X93Y275        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                          5.246    
                         arrival time                          -3.383    
  -------------------------------------------------------------------
                         slack                                  1.863    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i[2] rise@4.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.511ns (24.698%)  route 1.558ns (75.302%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.128ns = ( 5.128 - 4.000 ) 
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.908ns (routing 0.109ns, distribution 0.799ns)
  Clock Net Delay (Destination): 0.799ns (routing 0.093ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.908     1.305    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X90Y278        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     1.419 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[1]/Q
                         net (fo=45, routed)          0.810     2.229    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[1]
    SLICE_X93Y269        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.149     2.378 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.435     2.813    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y272        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     2.945 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2/O
                         net (fo=1, routed)           0.287     3.232    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_2_n_341
    SLICE_X95Y273        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.116     3.348 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[26]_i_1/O
                         net (fo=1, routed)           0.026     3.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[26]
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.799     5.128    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]/C
                         clock pessimism              0.092     5.220    
                         clock uncertainty           -0.035     5.185    
    SLICE_X95Y273        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     5.243    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -3.374    
  -------------------------------------------------------------------
                         slack                                  1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.659ns
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.403ns (routing 0.059ns, distribution 0.344ns)
  Clock Net Delay (Destination): 0.494ns (routing 0.075ns, distribution 0.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.403     0.521    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X95Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y272        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[23]/Q
                         net (fo=1, routed)           0.067     0.636    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_1[18]
    SLICE_X95Y273        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.015     0.651 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[23]_i_1/O
                         net (fo=1, routed)           0.016     0.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[23]
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.494     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]/C
                         clock pessimism             -0.089     0.570    
    SLICE_X95Y273        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXDATA[27]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.049ns (22.685%)  route 0.167ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.513ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.395ns (routing 0.059ns, distribution 0.336ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.075ns, distribution 0.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.395     0.513    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X98Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y273        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.562 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/Q
                         net (fo=1, routed)           0.167     0.729    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_gen[33]
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXDATA[27]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.068     0.501    
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[27])
                                                      0.187     0.688    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.638ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.404ns (routing 0.059ns, distribution 0.345ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.075ns, distribution 0.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.522    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y273        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.571 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[3]/Q
                         net (fo=1, routed)           0.071     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[3]
    SLICE_X98Y273        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.657 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[3]_i_1/O
                         net (fo=1, routed)           0.012     0.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[3]_i_1_n_341
    SLICE_X98Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.473     0.638    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X98Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/C
                         clock pessimism             -0.068     0.570    
    SLICE_X98Y273        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.669    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.064ns (43.537%)  route 0.083ns (56.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y275        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/Q
                         net (fo=1, routed)           0.067     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[28]
    SLICE_X93Y274        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.015     0.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[28]_i_1/O
                         net (fo=1, routed)           0.016     0.672    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[28]_i_1_n_341
    SLICE_X93Y274        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X93Y274        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]/C
                         clock pessimism             -0.089     0.571    
    SLICE_X93Y274        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.627    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.087ns (50.877%)  route 0.084ns (49.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.656ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.402ns (routing 0.059ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.491ns (routing 0.075ns, distribution 0.416ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.402     0.520    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X96Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y273        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[10]/Q
                         net (fo=4, routed)           0.072     0.641    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_in9_in
    SLICE_X95Y273        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.038     0.679 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o[7]_i_1__3/O
                         net (fo=1, routed)           0.012     0.691    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/p_0_out[7]
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.491     0.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X95Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[7]/C
                         clock pessimism             -0.068     0.588    
    SLICE_X95Y273        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.056     0.644    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.691    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.064ns (59.259%)  route 0.044ns (40.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.407ns (routing 0.059ns, distribution 0.348ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.075ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.407     0.525    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y275        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.574 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[38]/Q
                         net (fo=1, routed)           0.032     0.606    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/txdata40_i[38]
    SLICE_X93Y275        LUT5 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.015     0.621 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[38]_i_1/O
                         net (fo=1, routed)           0.012     0.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o[38]_i_1_n_341
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.497     0.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]/C
                         clock pessimism             -0.132     0.530    
    SLICE_X93Y275        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.586    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.586    
                         arrival time                           0.633    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.063ns (43.151%)  route 0.083ns (56.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.662ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.075ns, distribution 0.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X92Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y275        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.572 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/Q
                         net (fo=1, routed)           0.067     0.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[6]
    SLICE_X93Y275        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     0.654 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.016     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.497     0.662    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X93Y275        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism             -0.096     0.566    
    SLICE_X93Y275        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     0.622    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.660ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Net Delay (Source):      0.406ns (routing 0.059ns, distribution 0.347ns)
  Clock Net Delay (Destination): 0.495ns (routing 0.075ns, distribution 0.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.406     0.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X95Y274        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y274        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.573 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/Q
                         net (fo=4, routed)           0.035     0.608    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg_n_341_[0]
    SLICE_X95Y274        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     0.623 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.012     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1_n_341
    SLICE_X95Y274        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.495     0.660    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X95Y274        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                         clock pessimism             -0.131     0.529    
    SLICE_X95Y274        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.585    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.585    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.100ns (67.114%)  route 0.049ns (32.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Net Delay (Source):      0.401ns (routing 0.059ns, distribution 0.342ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.075ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.401     0.519    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X95Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y272        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[4]/Q
                         net (fo=2, routed)           0.037     0.604    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_in16_in
    SLICE_X95Y272        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.052     0.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[13]_i_1__1/O
                         net (fo=2, routed)           0.012     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/i_13
    SLICE_X95Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.492     0.657    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X95Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[26]/C
                         clock pessimism             -0.095     0.562    
    SLICE_X95Y272        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     0.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.668    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXDATA[13]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by txusrclk2_i[2]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i[2]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i[2] rise@0.000ns - txusrclk2_i[2] rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.569ns
    Source Clock Delay      (SCD):    0.520ns
    Clock Pessimism Removal (CPR):    0.068ns
  Clock Net Delay (Source):      0.402ns (routing 0.059ns, distribution 0.343ns)
  Clock Net Delay (Destination): 0.404ns (routing 0.075ns, distribution 0.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.402     0.520    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X97Y273        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y273        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.569 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/Q
                         net (fo=1, routed)           0.147     0.716    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txdata_gen[15]
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXDATA[13]
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i[2] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[2]
    BUFG_GT_X0Y113       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.404     0.569    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/txusrclk2_i
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
                         clock pessimism             -0.068     0.501    
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Hold_GTHE3_CHANNEL_TXUSRCLK2_TXDATA[13])
                                                      0.164     0.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i[2]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr2_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X92Y276        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X92Y276        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X97Y270        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X93Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y272        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X98Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y275        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X97Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y270        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y270        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X93Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X93Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y272        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y275        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y272        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y272        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X98Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y273        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y272        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y272        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y270        u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.163       0.412      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.100       0.814      GTHE3_CHANNEL_X0Y18  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o_3
  To Clock:  txoutclk_o_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o_3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK }

Check Type  Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y118  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/I
Min Period  n/a     BUFG_GT/I  n/a            1.379         4.000       2.621      BUFG_GT_X0Y117  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/I



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_o[3]
  To Clock:  txoutclk_o[3]

Setup :            0  Failing Endpoints,  Worst Slack        2.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.307ns (28.935%)  route 0.754ns (71.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 5.287 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.093ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.376     2.554    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.958     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.084     5.371    
                         clock uncertainty           -0.035     5.336    
    SLICE_X74Y291        FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.047     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.307ns (28.935%)  route 0.754ns (71.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 5.287 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.093ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.376     2.554    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.958     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.084     5.371    
                         clock uncertainty           -0.035     5.336    
    SLICE_X74Y291        FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.047     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.735ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.307ns (28.935%)  route 0.754ns (71.065%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 5.287 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.093ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.376     2.554    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.958     5.287    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.084     5.371    
                         clock uncertainty           -0.035     5.336    
    SLICE_X74Y291        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.047     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                  2.735    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.307ns (29.017%)  route 0.751ns (70.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 5.289 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.093ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.373     2.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.960     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.084     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X74Y291        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.307ns (29.017%)  route 0.751ns (70.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 5.289 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.093ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.373     2.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.960     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.084     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X74Y291        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.307ns (29.017%)  route 0.751ns (70.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 5.289 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.093ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.373     2.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.960     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.084     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X74Y291        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.307ns (29.017%)  route 0.751ns (70.983%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 5.289 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.093ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.373     2.551    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.960     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.084     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X74Y291        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.551    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.307ns (30.854%)  route 0.688ns (69.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 5.289 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.093ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.310     2.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.960     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.084     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X74Y290        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.307ns (30.854%)  route 0.688ns (69.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 5.289 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.093ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.310     2.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.960     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.084     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X74Y290        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  2.803    

Slack (MET) :             2.803ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txoutclk_o[3] rise@4.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.307ns (30.854%)  route 0.688ns (69.146%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 5.289 - 4.000 ) 
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.096ns (routing 0.109ns, distribution 0.987ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.093ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          1.096     1.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     1.609 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4_reg[1]/Q
                         net (fo=2, routed)           0.378     1.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_div4[1]
    SLICE_X75Y290        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.191     2.178 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1/O
                         net (fo=16, routed)          0.310     2.488    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[15]_i_1__1_n_341
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.960     5.289    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.084     5.373    
                         clock uncertainty           -0.035     5.338    
    SLICE_X74Y290        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     5.291    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.291    
                         arrival time                          -2.488    
  -------------------------------------------------------------------
                         slack                                  2.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.089ns (63.571%)  route 0.051ns (36.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.751ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.075ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y290        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     0.659 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/Q
                         net (fo=3, routed)           0.039     0.698    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
    SLICE_X75Y290        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.040     0.738 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.012     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[0]
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.586     0.751    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X75Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.136     0.615    
    SLICE_X75Y290        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     0.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.750    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.494ns (routing 0.059ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y291        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.051     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X74Y291        CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[0])
                                                      0.032     0.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.010     0.754    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[9]
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.136     0.617    
    SLICE_X74Y291        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.075ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y291        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/Q
                         net (fo=2, routed)           0.051     0.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
    SLICE_X74Y291        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.742 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[4]
                         net (fo=1, routed)           0.010     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[13]
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.585     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.136     0.614    
    SLICE_X74Y291        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.081ns (57.042%)  route 0.061ns (42.958%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.075ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y290        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/Q
                         net (fo=2, routed)           0.051     0.710    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
    SLICE_X74Y290        CARRY8 (Prop_CARRY8_SLICEL_S[4]_O[4])
                                                      0.032     0.742 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[4]
                         net (fo=1, routed)           0.010     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[5]
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.585     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.136     0.614    
    SLICE_X74Y290        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.494ns (routing 0.059ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y291        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X74Y291        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.013     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[10]
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.136     0.617    
    SLICE_X74Y291        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.081ns (56.250%)  route 0.063ns (43.750%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.494ns (routing 0.059ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y290        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X74Y290        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.032     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[1]
                         net (fo=1, routed)           0.013     0.756    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[2]
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.136     0.617    
    SLICE_X74Y290        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.489ns (routing 0.059ns, distribution 0.430ns)
  Clock Net Delay (Destination): 0.579ns (routing 0.075ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.489     0.607    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y288        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.656 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1_reg/Q
                         net (fo=1, routed)           0.096     0.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly1
    SLICE_X74Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.579     0.744    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg/C
                         clock pessimism             -0.132     0.612    
    SLICE_X74Y288        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     0.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/tstclk_rst_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.752    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.494ns (routing 0.059ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y291        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/Q
                         net (fo=2, routed)           0.050     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
    SLICE_X74Y291        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.014     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[12]
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.136     0.617    
    SLICE_X74Y291        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.081ns (55.862%)  route 0.064ns (44.138%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.753ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.494ns (routing 0.059ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.588ns (routing 0.075ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.494     0.612    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y290        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.661 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/Q
                         net (fo=2, routed)           0.050     0.711    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
    SLICE_X74Y290        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.032     0.743 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry/O[3]
                         net (fo=1, routed)           0.014     0.757    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[4]
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.588     0.753    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.136     0.617    
    SLICE_X74Y290        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.673    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txoutclk_o[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txoutclk_o[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_o[3] rise@0.000ns - txoutclk_o[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.082ns (56.552%)  route 0.063ns (43.448%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.610ns
    Clock Pessimism Removal (CPR):    0.136ns
  Clock Net Delay (Source):      0.492ns (routing 0.059ns, distribution 0.433ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.075ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.492     0.610    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y291        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.659 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/Q
                         net (fo=2, routed)           0.053     0.712    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
    SLICE_X74Y291        CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[5])
                                                      0.033     0.745 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt0_carry__0/O[5]
                         net (fo=1, routed)           0.010     0.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/p_0_in__7[14]
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_o[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y118       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O
    X3Y4 (CLOCK_ROOT)    net (fo=23, routed)          0.585     0.750    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/txusrclk_i
    SLICE_X74Y291        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.136     0.614    
    SLICE_X74Y291        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     0.670    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_o[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_0/O }

Check Type        Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK  n/a                      2.443         4.000       1.557      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X75Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Min Period        n/a     FDRE/C                  n/a                      0.550         4.000       3.450      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Low Pulse Width   Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK  n/a                      1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
High Pulse Width  Fast    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X75Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y291        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C                  n/a                      0.275         2.000       1.725      SLICE_X74Y290        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_TXUSRCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.183       0.333      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.122       0.398      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txusrclk2_i__0[3]
  To Clock:  txusrclk2_i__0[3]

Setup :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.403ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.668ns (29.414%)  route 1.603ns (70.586%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.597     2.940    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y285        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.125 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_2/O
                         net (fo=1, routed)           0.291     3.416    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_2_n_341
    SLICE_X95Y286        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.175     3.591 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[17]_i_1/O
                         net (fo=1, routed)           0.027     3.618    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[17]
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X95Y286        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.595ns (27.559%)  route 1.564ns (72.441%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 5.148 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.465     2.808    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X91Y284        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.115     2.923 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2/O
                         net (fo=1, routed)           0.385     3.308    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_2_n_341
    SLICE_X95Y287        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172     3.480 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_1/O
                         net (fo=1, routed)           0.026     3.506    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[13]
    SLICE_X95Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.819     5.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                         clock pessimism              0.092     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X95Y287        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.506    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.611ns (28.472%)  route 1.535ns (71.528%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.596     2.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y285        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.124 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2/O
                         net (fo=1, routed)           0.224     3.348    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_2_n_341
    SLICE_X94Y287        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     3.466 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[19]_i_1/O
                         net (fo=1, routed)           0.027     3.493    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[19]
    SLICE_X94Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.820     5.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]/C
                         clock pessimism              0.092     5.241    
                         clock uncertainty           -0.035     5.206    
    SLICE_X94Y287        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.788ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.129ns  (logic 0.449ns (21.090%)  route 1.680ns (78.910%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.147ns = ( 5.147 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.818ns (routing 0.093ns, distribution 0.725ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.671     3.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y285        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     3.085 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2/O
                         net (fo=1, routed)           0.294     3.379    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_2_n_341
    SLICE_X97Y285        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     3.449 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.027     3.476    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X97Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.818     5.147    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism              0.092     5.239    
                         clock uncertainty           -0.035     5.204    
    SLICE_X97Y285        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.264    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          5.264    
                         arrival time                          -3.476    
  -------------------------------------------------------------------
                         slack                                  1.788    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.106ns  (logic 0.570ns (27.066%)  route 1.536ns (72.934%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.146ns = ( 5.146 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.817ns (routing 0.093ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.581     2.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y286        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.132     3.056 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_2/O
                         net (fo=1, routed)           0.238     3.294    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_2_n_341
    SLICE_X96Y286        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.130     3.424 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[39]_i_1/O
                         net (fo=1, routed)           0.029     3.453    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[39]
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.817     5.146    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]/C
                         clock pessimism              0.092     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X96Y286        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.262    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[39]
  -------------------------------------------------------------------
                         required time                          5.262    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.608ns (28.815%)  route 1.502ns (71.185%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.500     2.843    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y285        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     3.028 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_2/O
                         net (fo=1, routed)           0.285     3.313    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_2_n_341
    SLICE_X95Y286        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     3.428 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[22]_i_1/O
                         net (fo=1, routed)           0.029     3.457    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[22]
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X95Y286        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[22]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.457    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.420ns (20.183%)  route 1.661ns (79.817%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 5.148 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.569     2.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y285        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     2.953 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2/O
                         net (fo=1, routed)           0.378     3.331    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_2_n_341
    SLICE_X95Y286        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.071     3.402 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[35]_i_1/O
                         net (fo=1, routed)           0.026     3.428    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[35]
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.819     5.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]/C
                         clock pessimism              0.092     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X95Y286        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.060     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[35]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.428    
  -------------------------------------------------------------------
                         slack                                  1.837    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.521ns (25.096%)  route 1.555ns (74.904%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.148ns = ( 5.148 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.093ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.481     2.824    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X93Y285        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.173     2.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2/O
                         net (fo=1, routed)           0.359     3.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_2_n_341
    SLICE_X95Y286        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     3.396 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[27]_i_1/O
                         net (fo=1, routed)           0.027     3.423    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[27]
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.819     5.148    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]/C
                         clock pessimism              0.092     5.240    
                         clock uncertainty           -0.035     5.205    
    SLICE_X95Y286        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[27]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.423    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.865ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.420ns (20.448%)  route 1.634ns (79.552%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.150ns = ( 5.150 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.093ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.574     2.917    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y286        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.071     2.988 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2/O
                         net (fo=1, routed)           0.345     3.333    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_2_n_341
    SLICE_X95Y287        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     3.374 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[37]_i_1/O
                         net (fo=1, routed)           0.027     3.401    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[37]
    SLICE_X95Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.821     5.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]/C
                         clock pessimism              0.092     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X95Y287        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     5.266    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[37]
  -------------------------------------------------------------------
                         required time                          5.266    
                         arrival time                          -3.401    
  -------------------------------------------------------------------
                         slack                                  1.865    

Slack (MET) :             1.874ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (txusrclk2_i__0[3] rise@4.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.608ns (29.746%)  route 1.436ns (70.254%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.950ns (routing 0.109ns, distribution 0.841ns)
  Clock Net Delay (Destination): 0.820ns (routing 0.093ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.950     1.347    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X92Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     1.462 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1_reg[0]/Q
                         net (fo=45, routed)          0.688     2.150    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pat_id_r1[0]
    SLICE_X96Y282        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.343 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o[39]_i_5/O
                         net (fo=40, routed)          0.498     2.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_2
    SLICE_X92Y285        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.185     3.026 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2/O
                         net (fo=1, routed)           0.220     3.246    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_2_n_341
    SLICE_X94Y286        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.115     3.361 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[28]_i_1/O
                         net (fo=1, routed)           0.030     3.391    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[28]
    SLICE_X94Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.046     4.046    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.820     5.149    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]/C
                         clock pessimism              0.092     5.241    
                         clock uncertainty           -0.035     5.206    
    SLICE_X94Y286        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.059     5.265    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[28]
  -------------------------------------------------------------------
                         required time                          5.265    
                         arrival time                          -3.391    
  -------------------------------------------------------------------
                         slack                                  1.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.079ns (48.171%)  route 0.085ns (51.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.075ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X97Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y287        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[13]/Q
                         net (fo=1, routed)           0.071     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[11]
    SLICE_X95Y287        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.030     0.689 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[13]_i_1/O
                         net (fo=1, routed)           0.014     0.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[13]
    SLICE_X95Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.512     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X95Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]/C
                         clock pessimism             -0.069     0.608    
    SLICE_X95Y287        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.664    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.703    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.064ns (43.243%)  route 0.084ns (56.757%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y286        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.588 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[11]/Q
                         net (fo=1, routed)           0.068     0.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[10]
    SLICE_X96Y285        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     0.671 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[11]_i_1/O
                         net (fo=1, routed)           0.016     0.687    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[11]
    SLICE_X96Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]/C
                         clock pessimism             -0.089     0.586    
    SLICE_X96Y285        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.094ns (66.667%)  route 0.047ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.681ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.423ns (routing 0.059ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.516ns (routing 0.075ns, distribution 0.441ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y287        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.590 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[10]/Q
                         net (fo=1, routed)           0.035     0.625    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[10]
    SLICE_X94Y287        LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.045     0.670 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[10]_i_1/O
                         net (fo=1, routed)           0.012     0.682    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[10]_i_1_n_341
    SLICE_X94Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.516     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X94Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
                         clock pessimism             -0.100     0.581    
    SLICE_X94Y287        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.056     0.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.063ns (58.333%)  route 0.045ns (41.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.679ns
    Source Clock Delay      (SCD):    0.541ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Net Delay (Source):      0.423ns (routing 0.059ns, distribution 0.364ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.075ns, distribution 0.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.423     0.541    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/tx_clk_i
    SLICE_X94Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y288        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.589 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_15bit/bit40.p15_40/data_o_reg[32]/Q
                         net (fo=1, routed)           0.031     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o_reg[38]_1[6]
    SLICE_X94Y288        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.015     0.635 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_9bit/bit40.p7_40/data_o[32]_i_1/O
                         net (fo=1, routed)           0.014     0.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[32]
    SLICE_X94Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.514     0.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X94Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]/C
                         clock pessimism             -0.134     0.545    
    SLICE_X94Y288        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.063ns (41.722%)  route 0.088ns (58.278%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.539ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.421ns (routing 0.059ns, distribution 0.362ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.421     0.539    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X97Y287        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y287        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[2]/Q
                         net (fo=1, routed)           0.072     0.659    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[2]
    SLICE_X97Y285        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     0.674 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[2]_i_1/O
                         net (fo=1, routed)           0.016     0.690    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[2]
    SLICE_X97Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                         clock pessimism             -0.089     0.586    
    SLICE_X97Y285        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.056     0.642    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.690    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.063ns (43.448%)  route 0.082ns (56.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.678ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.513ns (routing 0.075ns, distribution 0.438ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X97Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y285        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[2]/Q
                         net (fo=1, routed)           0.067     0.653    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[2]
    SLICE_X97Y285        LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.668 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[2]_i_1/O
                         net (fo=1, routed)           0.015     0.683    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[2]_i_1_n_341
    SLICE_X97Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.513     0.678    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X97Y285        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[2]/C
                         clock pessimism             -0.099     0.579    
    SLICE_X97Y285        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     0.635    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.075ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y286        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.587 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[6]/Q
                         net (fo=1, routed)           0.033     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/txdata40_i[6]
    SLICE_X96Y286        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.015     0.635 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1/O
                         net (fo=1, routed)           0.012     0.647    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o[6]_i_1_n_341
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.509     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_clk_i
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]/C
                         clock pessimism             -0.132     0.542    
    SLICE_X96Y286        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     0.598    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.598    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.675ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Net Delay (Source):      0.417ns (routing 0.059ns, distribution 0.358ns)
  Clock Net Delay (Destination): 0.510ns (routing 0.075ns, distribution 0.435ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.417     0.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X95Y281        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y281        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.584 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs_reg[23]/Q
                         net (fo=4, routed)           0.036     0.620    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/p_0_in0_in
    SLICE_X95Y281        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.045     0.665 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/prbs[1]_i_1__2/O
                         net (fo=2, routed)           0.016     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/i_1
    SLICE_X95Y281        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.510     0.675    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/tx_clk_i
    SLICE_X95Y281        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[38]/C
                         clock pessimism             -0.099     0.576    
    SLICE_X95Y281        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     0.632    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_31bit/bit40.p31_40/data_o_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.677ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Net Delay (Source):      0.422ns (routing 0.059ns, distribution 0.363ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.075ns, distribution 0.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.422     0.540    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X96Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y288        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.589 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/Q
                         net (fo=4, routed)           0.035     0.624    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg_n_341_[0]
    SLICE_X96Y288        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.015     0.639 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1/O
                         net (fo=1, routed)           0.012     0.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs[0]_i_1_n_341
    SLICE_X96Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.512     0.677    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X96Y288        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]/C
                         clock pessimism             -0.132     0.545    
    SLICE_X96Y288        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.056     0.601    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/prbs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txusrclk2_i__0[3]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             txusrclk2_i__0[3]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txusrclk2_i__0[3] rise@0.000ns - txusrclk2_i__0[3] rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.063ns (44.056%)  route 0.080ns (55.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.674ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Net Delay (Source):      0.420ns (routing 0.059ns, distribution 0.361ns)
  Clock Net Delay (Destination): 0.509ns (routing 0.075ns, distribution 0.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.420     0.538    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/tx_clk_i
    SLICE_X97Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y286        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.586 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_23bit/bit40.p23_40/data_o_reg[31]/Q
                         net (fo=1, routed)           0.066     0.652    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o_reg[39]_0[25]
    SLICE_X96Y286        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.015     0.667 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern_7bit/bit40.p7_40/data_o[31]_i_1/O
                         net (fo=1, routed)           0.014     0.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/pattern[31]
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txusrclk2_i__0[3] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/txoutclk_i[3]
    BUFG_GT_X0Y117       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O
    X3Y4 (CLOCK_ROOT)    net (fo=408, routed)         0.509     0.674    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/tx_clk_i
    SLICE_X96Y286        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]/C
                         clock pessimism             -0.100     0.574    
    SLICE_X96Y286        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     0.630    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/gen40.patgen40/data_o_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txusrclk2_i__0[3]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/u_common/u_clocking/tx_ind.u_txusr3_1/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE3_CHANNEL/TXUSRCLK2  n/a                     2.443         4.000       1.557      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly1_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y285        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tei_dly2_reg/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X96Y286        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[11]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X97Y286        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[12]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X95Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X94Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[14]/C
Min Period        n/a     FDRE/C                   n/a                     0.550         4.000       3.450      SLICE_X97Y286        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[15]/C
Low Pulse Width   Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[13]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y286        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[18]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[19]/C
Low Pulse Width   Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
Low Pulse Width   Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[21]/C
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    GTHE3_CHANNEL/TXUSRCLK2  n/a                     1.100         2.000       0.900      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X94Y287        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[10]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y285        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[33]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[34]/C
High Pulse Width  Fast    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X95Y289        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[37]/C
High Pulse Width  Slow    FDRE/C                   n/a                     0.275         2.000       1.725      SLICE_X97Y284        u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_PATTERN_HANDLER/tx_data_o_reg[3]/C
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.172       0.403      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.107       0.807      GTHE3_CHANNEL_X0Y19  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.680ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 0.731ns (33.843%)  route 1.429ns (66.157%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.429     5.816    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.816    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.631ns (31.440%)  route 1.376ns (68.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.287 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           1.376     5.663    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.663    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.898ns (45.080%)  route 1.094ns (54.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     4.554 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           1.094     5.648    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.648    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.691ns (35.785%)  route 1.240ns (64.215%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.691     4.347 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[11]
                         net (fo=2, routed)           1.240     5.587    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.587    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.931ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.718ns (37.611%)  route 1.191ns (62.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[0])
                                                      0.718     4.374 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[0]
                         net (fo=2, routed)           1.191     5.565    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.565    
  -------------------------------------------------------------------
                         slack                                  1.931    

Slack (MET) :             1.933ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.907ns  (logic 0.671ns (35.186%)  route 1.236ns (64.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.671     4.327 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[5]
                         net (fo=2, routed)           1.236     5.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  1.933    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.743ns (39.105%)  route 1.157ns (60.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.743     4.399 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[8]
                         net (fo=2, routed)           1.157     5.556    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.970ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.706ns (37.754%)  route 1.164ns (62.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.706     4.362 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[12]
                         net (fo=2, routed)           1.164     5.526    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.526    
  -------------------------------------------------------------------
                         slack                                  1.970    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.681ns (36.456%)  route 1.187ns (63.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 7.050 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.195ns (routing 0.002ns, distribution 1.193ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.681     4.337 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[1]
                         net (fo=2, routed)           1.187     5.524    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.195     7.050    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.530     7.580    
                         clock uncertainty           -0.035     7.545    
    SLICE_X78Y240        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.496    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -5.524    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.682ns (36.686%)  route 1.177ns (63.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.046ns = ( 7.046 - 4.000 ) 
    Source Clock Delay      (SCD):    3.656ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.304ns (routing 0.002ns, distribution 1.302ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.002ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.304     3.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.682     4.338 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[14]
                         net (fo=2, routed)           1.177     5.515    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.191     7.046    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.530     7.576    
                         clock uncertainty           -0.035     7.541    
    SLICE_X76Y240        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.492    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  1.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.094ns (65.278%)  route 0.050ns (34.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Net Delay (Source):      0.558ns (routing 0.002ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.558     1.639    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X75Y240        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y240        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.688 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.036     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[1]
    SLICE_X75Y240        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.045     1.769 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i_/O
                         net (fo=1, routed)           0.014     1.783    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gray2bin0_inferred__2/i__n_341
    SLICE_X75Y240        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.645     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X75Y240        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.452     1.669    
    SLICE_X75Y240        FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.725    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.103ns (68.667%)  route 0.047ns (31.333%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.002ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.553     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/CLK
    SLICE_X74Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y243        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.682 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.036     1.718    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg
    SLICE_X74Y243        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.055     1.773 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.011     1.784    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_342
    SLICE_X74Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.647     2.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.453     1.670    
    SLICE_X74Y243        FDPE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.726    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.048ns (18.824%)  route 0.207ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.556ns (routing 0.002ns, distribution 0.554ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.002ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.556     1.637    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y241        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.685 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.207     1.892    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.684     2.160    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X76Y240        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X76Y240        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.831    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y96   u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X78Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X76Y240  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.822ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 0.671ns (33.169%)  route 1.352ns (66.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.671     4.770 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[5]
                         net (fo=2, routed)           1.352     6.122    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                  1.822    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.762ns (37.929%)  route 1.247ns (62.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.762     4.861 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[15]
                         net (fo=2, routed)           1.247     6.108    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y255        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.108    
  -------------------------------------------------------------------
                         slack                                  1.836    

Slack (MET) :             1.884ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.699ns (35.645%)  route 1.262ns (64.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[2])
                                                      0.699     4.798 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[2]
                         net (fo=2, routed)           1.262     6.060    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  1.884    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.682ns (35.191%)  route 1.256ns (64.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.682     4.781 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[14]
                         net (fo=2, routed)           1.256     6.037    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y255        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.895ns  (logic 0.743ns (39.208%)  route 1.152ns (60.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.743     4.842 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[8]
                         net (fo=2, routed)           1.152     5.994    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -5.994    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.731ns (39.599%)  route 1.115ns (60.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.830 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.115     5.945    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -5.945    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.681ns (37.051%)  route 1.157ns (62.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.681     4.780 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[1]
                         net (fo=2, routed)           1.157     5.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -5.937    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.898ns (48.911%)  route 0.938ns (51.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     4.997 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           0.938     5.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -5.935    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.632ns (34.460%)  route 1.202ns (65.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.632     4.731 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[7]
                         net (fo=2, routed)           1.202     5.933    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.691ns (38.304%)  route 1.113ns (61.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 7.454 - 4.000 ) 
    Source Clock Delay      (SCD):    4.099ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.878ns (routing 0.699ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.710ns (routing 0.643ns, distribution 1.067ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.878     4.099    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[11])
                                                      0.691     4.790 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[11]
                         net (fo=2, routed)           1.113     5.903    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF1
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.710     7.454    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y256        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                         clock pessimism              0.575     8.029    
                         clock uncertainty           -0.035     7.993    
    SLICE_X79Y256        RAMD32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.049     7.944    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -5.903    
  -------------------------------------------------------------------
                         slack                                  2.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.355ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.108     1.998    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]_0[3]
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.987     2.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.481     1.895    
    SLICE_X80Y254        FDCE (Hold_AFF_SLICEL_C_D)
                                                      0.056     1.951    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.048ns (29.630%)  route 0.114ns (70.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.355ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y253        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.890 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.114     2.004    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.967     2.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X79Y255        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism             -0.481     1.875    
    SLICE_X79Y255        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.950    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y97   u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y256  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.682ns (31.342%)  route 1.494ns (68.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.239ns = ( 7.239 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.646ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[14])
                                                      0.682     4.518 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[14]
                         net (fo=2, routed)           1.494     6.012    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.706     7.239    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism              0.525     7.764    
                         clock uncertainty           -0.035     7.728    
    SLICE_X78Y271        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                          7.679    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.079ns  (logic 0.701ns (33.718%)  route 1.378ns (66.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.701     4.537 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[9]
                         net (fo=2, routed)           1.378     5.915    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.915    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.781ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.743ns (35.998%)  route 1.321ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.743     4.579 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[8]
                         net (fo=2, routed)           1.321     5.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.900    
  -------------------------------------------------------------------
                         slack                                  1.781    

Slack (MET) :             1.800ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.898ns (43.912%)  route 1.147ns (56.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     4.734 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           1.147     5.881    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  1.800    

Slack (MET) :             1.951ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.731ns (38.596%)  route 1.163ns (61.404%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.567 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.163     5.730    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.730    
  -------------------------------------------------------------------
                         slack                                  1.951    

Slack (MET) :             1.968ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.681ns (36.281%)  route 1.196ns (63.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.681     4.517 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[1]
                         net (fo=2, routed)           1.196     5.713    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.713    
  -------------------------------------------------------------------
                         slack                                  1.968    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.699ns (37.989%)  route 1.141ns (62.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[2])
                                                      0.699     4.535 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[2]
                         net (fo=2, routed)           1.141     5.676    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB0
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.631ns (34.500%)  route 1.198ns (65.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.467 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           1.198     5.665    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.665    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.025ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.693ns (38.077%)  route 1.127ns (61.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[13])
                                                      0.693     4.529 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[13]
                         net (fo=2, routed)           1.127     5.656    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  2.025    

Slack (MET) :             2.030ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.632ns (34.821%)  route 1.183ns (65.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.241ns = ( 7.241 - 4.000 ) 
    Source Clock Delay      (SCD):    3.836ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.877ns (routing 0.703ns, distribution 1.174ns)
  Clock Net Delay (Destination): 1.708ns (routing 0.646ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.877     3.836    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[7])
                                                      0.632     4.468 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[7]
                         net (fo=2, routed)           1.183     5.651    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.708     7.241    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X79Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.730    
    SLICE_X79Y271        RAMD32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.049     7.681    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                          7.681    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                  2.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Net Delay (Source):      0.818ns (routing 0.322ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.357ns, distribution 0.603ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.818     1.703    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y270        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.751 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/Q
                         net (fo=34, routed)          0.133     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH3
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.960     2.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y271        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK
                         clock pessimism             -0.414     1.766    
    SLICE_X78Y271        RAMD32 (Hold_E6LUT_SLICEM_CLK_WADR3)
                                                      0.075     1.841    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y98   u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X79Y271  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        1.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.743ns (37.658%)  route 1.230ns (62.342%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[8])
                                                      0.743     4.862 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[8]
                         net (fo=2, routed)           1.230     6.092    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE0
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.946ns  (logic 0.631ns (32.425%)  route 1.315ns (67.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[3])
                                                      0.631     4.750 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[3]
                         net (fo=2, routed)           1.315     6.065    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIB1
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.909ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.944ns  (logic 0.898ns (46.193%)  route 1.046ns (53.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[10])
                                                      0.898     5.017 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[10]
                         net (fo=2, routed)           1.046     6.063    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIF0
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.909    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.718ns (37.631%)  route 1.190ns (62.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[0])
                                                      0.718     4.837 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[0]
                         net (fo=2, routed)           1.190     6.027    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA0
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.892ns  (logic 0.671ns (35.465%)  route 1.221ns (64.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[5])
                                                      0.671     4.790 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[5]
                         net (fo=2, routed)           1.221     6.011    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC1
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.011    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.731ns (38.698%)  route 1.158ns (61.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[4])
                                                      0.731     4.850 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[4]
                         net (fo=2, routed)           1.158     6.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIC0
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_C5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -6.008    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.856ns  (logic 0.701ns (37.769%)  route 1.155ns (62.231%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[9])
                                                      0.701     4.820 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[9]
                         net (fo=2, routed)           1.155     5.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.975    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.836ns  (logic 0.762ns (41.503%)  route 1.074ns (58.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.481ns = ( 7.481 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.646ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[15])
                                                      0.762     4.881 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[15]
                         net (fo=2, routed)           1.074     5.955    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA1
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.735     7.481    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism              0.574     8.055    
                         clock uncertainty           -0.035     8.020    
    SLICE_X82Y286        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.971    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.971    
                         arrival time                          -5.955    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.681ns (38.023%)  route 1.110ns (61.977%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[1])
                                                      0.681     4.800 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[1]
                         net (fo=2, routed)           1.110     5.910    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.064ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        1.789ns  (logic 0.706ns (39.463%)  route 1.083ns (60.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 7.482 - 4.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.703ns, distribution 1.194ns)
  Clock Net Delay (Destination): 1.736ns (routing 0.646ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.897     4.119    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk_o
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                                r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITORCLK
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_DMONITORCLK_DMONITOROUT[12])
                                                      0.706     4.825 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[12]
                         net (fo=2, routed)           1.083     5.908    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG0
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.736     7.482    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X82Y288        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG/CLK
                         clock pessimism              0.574     8.056    
                         clock uncertainty           -0.035     8.021    
    SLICE_X82Y288        RAMD32 (Setup_G5LUT_SLICEM_CLK_I)
                                                     -0.049     7.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG
  -------------------------------------------------------------------
                         required time                          7.972    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  2.064    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.105ns (67.742%)  route 0.050ns (32.258%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Net Delay (Source):      0.839ns (routing 0.322ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.357ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.839     1.853    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/CLK
    SLICE_X82Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.901 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.038     1.939    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/Q_reg
    SLICE_X82Y290        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.057     1.996 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=1, routed)           0.012     2.008    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst_n_342
    SLICE_X82Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.990     2.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.491     1.886    
    SLICE_X82Y290        FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.942    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.049ns (30.061%)  route 0.114ns (69.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.372ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Net Delay (Source):      0.837ns (routing 0.322ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.985ns (routing 0.357ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.837     1.851    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X82Y284        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y284        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.114     2.014    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_q[2]_7[3]
    SLICE_X82Y284        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.985     2.372    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X82Y284        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.491     1.881    
    SLICE_X82Y284        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.056     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.937    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.088ns (63.768%)  route 0.050ns (36.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Net Delay (Source):      0.838ns (routing 0.322ns, distribution 0.516ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.357ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.838     1.852    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y287        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/Q
                         net (fo=2, routed)           0.038     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[3]
    SLICE_X82Y287        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.040     1.978 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[3]_i_1/O
                         net (fo=1, routed)           0.012     1.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[3]
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.987     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]/C
                         clock pessimism             -0.518     1.856    
    SLICE_X82Y287        FDCE (Hold_HFF2_SLICEM_C_D)
                                                      0.056     1.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.089ns (62.676%)  route 0.053ns (37.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Net Delay (Source):      0.834ns (routing 0.322ns, distribution 0.512ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.357ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.834     1.848    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y285        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y285        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/Q
                         net (fo=4, routed)           0.041     1.938    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_pntr_plus3[1]
    SLICE_X82Y285        LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.040     1.978 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count[1]_i_1/O
                         net (fo=1, routed)           0.012     1.990    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[1]
    SLICE_X82Y285        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.980     2.367    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y285        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]/C
                         clock pessimism             -0.514     1.853    
    SLICE_X82Y285        FDPE (Hold_DFF2_SLICEM_C_D)
                                                      0.056     1.909    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Net Delay (Source):      0.837ns (routing 0.322ns, distribution 0.515ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.357ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.837     1.851    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y286        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.900 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     1.996    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.989     2.376    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.520     1.856    
    SLICE_X83Y286        FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.056     1.912    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      0.835ns (routing 0.322ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.357ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.835     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y286        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.155     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH1
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.987     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -0.482     1.892    
    SLICE_X82Y286        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      0.835ns (routing 0.322ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.357ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.835     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y286        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.155     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH1
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.987     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
                         clock pessimism             -0.482     1.892    
    SLICE_X82Y286        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      0.835ns (routing 0.322ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.357ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.835     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y286        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.155     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH1
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.987     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
                         clock pessimism             -0.482     1.892    
    SLICE_X82Y286        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      0.835ns (routing 0.322ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.357ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.835     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y286        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.155     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH1
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.987     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
                         clock pessimism             -0.482     1.892    
    SLICE_X82Y286        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.048ns (23.645%)  route 0.155ns (76.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Net Delay (Source):      0.835ns (routing 0.322ns, distribution 0.513ns)
  Clock Net Delay (Destination): 0.987ns (routing 0.357ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.835     1.849    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y286        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.897 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/Q
                         net (fo=34, routed)          0.155     2.052    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/ADDRH1
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.987     2.374    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X82Y286        RAMD32                                       r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
                         clock pessimism             -0.482     1.892    
    SLICE_X82Y286        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.075     1.967    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.379         4.000       2.621      BUFGCE_X1Y99   u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/I
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.336         4.000       2.664      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.668         2.000       1.332      SLICE_X82Y288  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       32.114ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.946ns  (logic 0.114ns (12.051%)  route 0.832ns (87.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y264                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y264        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.832     0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y264        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                 32.114    

Slack (MET) :             32.289ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.774ns  (logic 0.114ns (14.729%)  route 0.660ns (85.271%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y258                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y258        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.660     0.774    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X65Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y258        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.774    
  -------------------------------------------------------------------
                         slack                                 32.289    

Slack (MET) :             32.309ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.752ns  (logic 0.117ns (15.559%)  route 0.635ns (84.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y264                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X65Y264        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.635     0.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y264        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.752    
  -------------------------------------------------------------------
                         slack                                 32.309    

Slack (MET) :             32.339ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.721ns  (logic 0.115ns (15.950%)  route 0.606ns (84.050%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y264                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y264        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.606     0.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X64Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y268        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.721    
  -------------------------------------------------------------------
                         slack                                 32.339    

Slack (MET) :             32.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.717ns  (logic 0.114ns (15.900%)  route 0.603ns (84.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y265                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X65Y265        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.603     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X64Y268        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y268        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.717    
  -------------------------------------------------------------------
                         slack                                 32.346    

Slack (MET) :             32.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.681ns  (logic 0.117ns (17.181%)  route 0.564ns (82.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y257        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.564     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X65Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y257        FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.060    33.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         33.060    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                 32.379    

Slack (MET) :             32.394ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.667ns  (logic 0.114ns (17.091%)  route 0.553ns (82.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X65Y257        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.553     0.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X65Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y257        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    33.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         33.061    
                         arrival time                          -0.667    
  -------------------------------------------------------------------
                         slack                                 32.394    

Slack (MET) :             32.399ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             USE_DIVIDER.dclk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.664ns  (logic 0.114ns (17.169%)  route 0.550ns (82.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y258                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X65Y258        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.550     0.664    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X65Y256        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X65Y256        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063    33.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         33.063    
                         arrival time                          -0.664    
  -------------------------------------------------------------------
                         slack                                 32.399    





---------------------------------------------------------------------------------------------------
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.189ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.873ns  (logic 0.114ns (13.058%)  route 0.759ns (86.942%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X65Y257        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.759     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X68Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y249        FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.062    10.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.705ns  (logic 0.114ns (16.170%)  route 0.591ns (83.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X65Y257        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.591     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X65Y257        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y257        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    10.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  9.357    

Slack (MET) :             9.360ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.702ns  (logic 0.114ns (16.239%)  route 0.588ns (83.761%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y265                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X65Y265        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     0.702    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X65Y264        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y264        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.062    10.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.062    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                  9.360    

Slack (MET) :             9.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.696ns  (logic 0.114ns (16.379%)  route 0.582ns (83.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y269                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X62Y269        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.582     0.696    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X62Y269        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y269        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063    10.063    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.063    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  9.367    

Slack (MET) :             9.395ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.666ns  (logic 0.117ns (17.568%)  route 0.549ns (82.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y265                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X65Y265        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.549     0.666    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X65Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y265        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -0.666    
  -------------------------------------------------------------------
                         slack                                  9.395    

Slack (MET) :             9.412ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.648ns  (logic 0.114ns (17.593%)  route 0.534ns (82.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y265                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X65Y265        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.534     0.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X65Y265        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y265        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -0.648    
  -------------------------------------------------------------------
                         slack                                  9.412    

Slack (MET) :             9.420ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.640ns  (logic 0.117ns (18.281%)  route 0.523ns (81.719%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y257                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X65Y257        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.523     0.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X65Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y258        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.060    10.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.060    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  9.420    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.583ns  (logic 0.115ns (19.726%)  route 0.468ns (80.274%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y258                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y258        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.468     0.583    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X65Y258        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X65Y258        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.061    10.061    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  9.478    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  USE_DIVIDER.dclk_mmcm
  To Clock:  USE_DIVIDER.dclk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        8.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.249ns (16.169%)  route 1.291ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.457ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.339ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.941     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.784 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=7, routed)           0.790     5.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_datapath_i
    SLICE_X85Y280        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     5.706 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.501     6.207    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X85Y283        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.598    14.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X85Y283        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/C
                         clock pessimism             -0.002    14.499    
                         clock uncertainty           -0.066    14.433    
    SLICE_X85Y283        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    14.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  8.144    

Slack (MET) :             8.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.249ns (16.169%)  route 1.291ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.457ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.339ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.941     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.784 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=7, routed)           0.790     5.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_datapath_i
    SLICE_X85Y280        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     5.706 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.501     6.207    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X85Y283        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.598    14.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X85Y283        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.002    14.499    
                         clock uncertainty           -0.066    14.433    
    SLICE_X85Y283        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    14.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  8.144    

Slack (MET) :             8.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.249ns (16.169%)  route 1.291ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.457ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.339ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.941     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.784 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=7, routed)           0.790     5.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_datapath_i
    SLICE_X85Y280        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     5.706 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.501     6.207    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X85Y283        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.598    14.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X85Y283        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.002    14.499    
                         clock uncertainty           -0.066    14.433    
    SLICE_X85Y283        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    14.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  8.144    

Slack (MET) :             8.144ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.249ns (16.169%)  route 1.291ns (83.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.500ns = ( 14.500 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.457ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.598ns (routing 1.339ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.941     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.784 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=7, routed)           0.790     5.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_datapath_i
    SLICE_X85Y280        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     5.706 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.501     6.207    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X85Y283        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.598    14.500    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X85Y283        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.002    14.499    
                         clock uncertainty           -0.066    14.433    
    SLICE_X85Y283        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    14.351    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         14.351    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  8.144    

Slack (MET) :             8.152ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.530ns  (logic 0.249ns (16.275%)  route 1.281ns (83.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 14.498 - 10.000 ) 
    Source Clock Delay      (SCD):    4.667ns
    Clock Pessimism Removal (CPR):    -0.002ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.941ns (routing 1.457ns, distribution 1.484ns)
  Clock Net Delay (Destination): 2.596ns (routing 1.339ns, distribution 1.257ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.941     4.667    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X90Y279        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y279        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     4.784 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=7, routed)           0.790     5.574    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_datapath_i
    SLICE_X85Y280        LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.132     5.706 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.491     6.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X85Y283        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.596    14.498    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X85Y283        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/C
                         clock pessimism             -0.002    14.497    
                         clock uncertainty           -0.066    14.431    
    SLICE_X85Y283        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082    14.349    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg
  -------------------------------------------------------------------
                         required time                         14.349    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  8.152    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.453ns  (logic 0.114ns (7.846%)  route 1.339ns (92.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    4.481ns
    Clock Pessimism Removal (CPR):    -0.012ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.755ns (routing 1.457ns, distribution 1.298ns)
  Clock Net Delay (Destination): 2.450ns (routing 1.339ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.755     4.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/CLK
    SLICE_X62Y258        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y258        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.114     4.595 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=185, routed)         1.339     5.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X57Y254        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.450    14.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/CLK
    SLICE_X57Y254        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]/C
                         clock pessimism             -0.012    14.340    
                         clock uncertainty           -0.066    14.274    
    SLICE_X57Y254        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082    14.192    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.192    
                         arrival time                          -5.934    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.244ns (18.223%)  route 1.095ns (81.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.917ns (routing 1.457ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.339ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.917     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.757 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=3, routed)           0.563     5.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_all_i
    SLICE_X86Y246        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     5.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.532     5.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X86Y239        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.578    14.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X86Y239        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/C
                         clock pessimism             -0.059    14.422    
                         clock uncertainty           -0.066    14.356    
    SLICE_X86Y239        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082    14.274    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.244ns (18.223%)  route 1.095ns (81.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.917ns (routing 1.457ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.339ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.917     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.757 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=3, routed)           0.563     5.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_all_i
    SLICE_X86Y246        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     5.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.532     5.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X86Y239        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.578    14.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X86Y239        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/C
                         clock pessimism             -0.059    14.422    
                         clock uncertainty           -0.066    14.356    
    SLICE_X86Y239        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082    14.274    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.244ns (18.223%)  route 1.095ns (81.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.917ns (routing 1.457ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.339ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.917     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.757 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=3, routed)           0.563     5.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_all_i
    SLICE_X86Y246        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     5.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.532     5.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X86Y239        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.578    14.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X86Y239        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/C
                         clock pessimism             -0.059    14.422    
                         clock uncertainty           -0.066    14.356    
    SLICE_X86Y239        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082    14.274    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  8.292    

Slack (MET) :             8.292ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (USE_DIVIDER.dclk_mmcm rise@10.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.244ns (18.223%)  route 1.095ns (81.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 14.480 - 10.000 ) 
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.059ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.917ns (routing 1.457ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.339ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.516     0.516 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.090     0.606    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.606 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.231     1.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.403     1.643    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.726 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.917     4.643    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X88Y247        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y247        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     4.757 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_CHANNEL_REGS/reg_240/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=3, routed)           0.563     5.320    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/tx_reset_all_i
    SLICE_X86Y246        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.130     5.450 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.532     5.982    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X86Y239        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                     10.000    10.000 r  
    AK17                                              0.000    10.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000    10.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.318    10.318 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.051    10.369    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000    10.369 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    11.147    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.335    11.482 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.345    11.827    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    11.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       2.578    14.480    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/s_dclk_i
    SLICE_X86Y239        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/C
                         clock pessimism             -0.059    14.422    
                         clock uncertainty           -0.066    14.356    
    SLICE_X86Y239        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082    14.274    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_RESET_CONTROLLER/gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg
  -------------------------------------------------------------------
                         required time                         14.274    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  8.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.818ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.142     2.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X85Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.574     2.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X85Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C
                         clock pessimism             -0.033     2.530    
    SLICE_X85Y288        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.818ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.142     2.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X85Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.574     2.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X85Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C
                         clock pessimism             -0.033     2.530    
    SLICE_X85Y288        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.818ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.142     2.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X85Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.574     2.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X85Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                         clock pessimism             -0.033     2.530    
    SLICE_X85Y288        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.818ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.142     2.629    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X85Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.574     2.563    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X85Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C
                         clock pessimism             -0.033     2.530    
    SLICE_X85Y288        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.535    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.818ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.141     2.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X84Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.572     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X84Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism             -0.033     2.528    
    SLICE_X84Y288        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.818ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.141     2.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X84Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.572     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X84Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                         clock pessimism             -0.033     2.528    
    SLICE_X84Y288        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.818ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.141     2.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X84Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.572     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X84Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C
                         clock pessimism             -0.033     2.528    
    SLICE_X84Y288        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.818ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.141     2.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X84Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.572     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X84Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                         clock pessimism             -0.033     2.528    
    SLICE_X84Y288        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                      0.005     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.818ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.141     2.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X84Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.572     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X84Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                         clock pessimism             -0.033     2.528    
    SLICE_X84Y288        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
                            (removal check against rising-edge clock USE_DIVIDER.dclk_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (USE_DIVIDER.dclk_mmcm rise@0.000ns - USE_DIVIDER.dclk_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.049ns (25.789%)  route 0.141ns (74.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.438ns
    Clock Pessimism Removal (CPR):    0.033ns
  Clock Net Delay (Source):      1.346ns (routing 0.736ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.572ns (routing 0.818ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.196     0.196 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.028     0.224    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.224 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.405     0.629    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                      0.270     0.899 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.166     1.065    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.092 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.346     2.438    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/s_dclk_o
    SLICE_X83Y288        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y288        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.487 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=15, routed)          0.141     2.628    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X84Y288        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock USE_DIVIDER.dclk_mmcm rise edge)
                                                      0.000     0.000 r  
    AK17                                              0.000     0.000 r  gth_sysclkp_i (IN)
                         net (fo=0)                   0.000     0.000    u_ibufgds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.452     0.452 r  u_ibufgds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.048     0.500    u_ibufgds/OUT
    AK17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_I_O)
                                                      0.000     0.500 r  u_ibufgds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.457     0.957    dbg_hub/inst/BSCANID.u_xsdbm_id/clk
    MMCME3_ADV_X0Y1      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -0.207     0.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.ULTRASCALE.U_GT_MMCM/CLKOUT0
                         net (fo=1, routed)           0.208     0.958    dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm
    BUFGCE_X0Y32         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     0.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.BUFG_inst_div/O
    X2Y3 (CLOCK_ROOT)    net (fo=10927, routed)       1.572     2.561    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_dclk_o
    SLICE_X84Y288        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                         clock pessimism             -0.033     2.528    
    SLICE_X84Y288        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     2.533    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.484ns (24.859%)  route 1.463ns (75.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.002ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.705     6.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.106    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.654    37.499    
                         clock uncertainty           -0.035    37.464    
    SLICE_X63Y273        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082    37.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.382    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                 30.797    

Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.484ns (24.859%)  route 1.463ns (75.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 36.845 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.002ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.705     6.585    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.106    36.845    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.654    37.499    
                         clock uncertainty           -0.035    37.464    
    SLICE_X63Y273        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082    37.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         37.382    
                         arrival time                          -6.585    
  -------------------------------------------------------------------
                         slack                                 30.797    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.805ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.937ns  (logic 0.484ns (24.987%)  route 1.453ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 36.843 - 33.000 ) 
    Source Clock Delay      (SCD):    4.638ns
    Clock Pessimism Removal (CPR):    0.654ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.262ns (routing 0.002ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.002ns, distribution 1.102ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           3.293     3.293    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     3.376 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.262     4.638    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X66Y284        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y284        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     4.755 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.427     5.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X66Y284        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.176     5.358 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.331     5.689    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X66Y284        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.191     5.880 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.695     6.575    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X63Y273        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.664    35.664    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    35.739 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         1.104    36.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y273        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.654    37.497    
                         clock uncertainty           -0.035    37.462    
    SLICE_X63Y273        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.082    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                 30.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.049ns (21.397%)  route 0.180ns (78.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Net Delay (Source):      0.540ns (routing 0.002ns, distribution 0.538ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.002ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.540     2.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y251        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y251        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     2.273 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.180     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y249        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.637     2.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.565     2.312    
    SLICE_X69Y249        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     2.317    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.543ns (routing 0.002ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.002ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.543     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X68Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.636     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.613     2.263    
    SLICE_X68Y249        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                      0.005     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.543ns (routing 0.002ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.002ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.543     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X68Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.636     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X68Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.613     2.263    
    SLICE_X68Y249        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                      0.005     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.543ns (routing 0.002ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.002ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.543     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X68Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.636     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.613     2.263    
    SLICE_X68Y249        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.543ns (routing 0.002ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.002ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.543     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X68Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.636     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.613     2.263    
    SLICE_X68Y249        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                      0.005     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.543ns (routing 0.002ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.002ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.543     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X68Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.636     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X68Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.613     2.263    
    SLICE_X68Y249        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                      0.005     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Net Delay (Source):      0.543ns (routing 0.002ns, distribution 0.541ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.002ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.543     2.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y249        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     2.276 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.134     2.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_2[0]
    SLICE_X68Y249        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.636     2.876    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X68Y249        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.613     2.263    
    SLICE_X68Y249        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                      0.005     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.410    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.064ns (26.778%)  route 0.175ns (73.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.002ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.547     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X69Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y249        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X69Y249        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     2.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.139     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X68Y249        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.633     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.565     2.308    
    SLICE_X68Y249        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.064ns (26.778%)  route 0.175ns (73.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.002ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.547     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X69Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y249        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X69Y249        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     2.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.139     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X68Y249        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.633     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.565     2.308    
    SLICE_X68Y249        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.064ns (26.778%)  route 0.175ns (73.222%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.873ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.565ns
  Clock Net Delay (Source):      0.547ns (routing 0.002ns, distribution 0.545ns)
  Clock Net Delay (Destination): 0.633ns (routing 0.002ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.657     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.684 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.547     2.231    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X69Y249        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y249        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     2.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     2.315    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X69Y249        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     2.331 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.139     2.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X68Y249        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.209     2.209    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y105        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     2.240 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y4 (CLOCK_ROOT)    net (fo=506, routed)         0.633     2.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y249        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.565     2.308    
    SLICE_X68Y249        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     2.313    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.157    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.289ns (35.945%)  route 0.515ns (64.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 6.972 - 4.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.002ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.002ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.274     3.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y243        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.743 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.162     3.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X74Y243        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.077 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.353     4.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X75Y243        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.117     6.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.514     7.486    
                         clock uncertainty           -0.035     7.451    
    SLICE_X75Y243        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     7.369    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.289ns (35.945%)  route 0.515ns (64.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 6.972 - 4.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.002ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.002ns, distribution 1.115ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.274     3.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y243        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.743 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.162     3.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X74Y243        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.077 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.353     4.430    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X75Y243        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.117     6.972    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.514     7.486    
                         clock uncertainty           -0.035     7.451    
    SLICE_X75Y243        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     7.369    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.369    
                         arrival time                          -4.430    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.289ns (36.125%)  route 0.511ns (63.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.969ns = ( 6.969 - 4.000 ) 
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.002ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.002ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.274     3.626    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y243        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.743 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.162     3.905    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X74Y243        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.172     4.077 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.349     4.426    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X74Y242        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.114     6.969    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y242        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.583     7.552    
                         clock uncertainty           -0.035     7.517    
    SLICE_X74Y242        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.435    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.114ns (16.667%)  route 0.570ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.973ns = ( 6.973 - 4.000 ) 
    Source Clock Delay      (SCD):    3.609ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.257ns (routing 0.002ns, distribution 1.255ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.002ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.257     3.609    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y243        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.723 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.570     4.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X74Y240        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.118     6.973    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X74Y240        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism              0.514     7.487    
                         clock uncertainty           -0.035     7.452    
    SLICE_X74Y240        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.082     7.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.115ns (16.912%)  route 0.565ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.975 - 4.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.261     3.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y242        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y242        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.728 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.565     4.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y240        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.120     6.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y240        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism              0.584     7.559    
                         clock uncertainty           -0.035     7.523    
    SLICE_X74Y240        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.115ns (16.912%)  route 0.565ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.975 - 4.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.261     3.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y242        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y242        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.728 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.565     4.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y240        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.120     6.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y240        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism              0.584     7.559    
                         clock uncertainty           -0.035     7.523    
    SLICE_X74Y240        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     7.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.115ns (16.912%)  route 0.565ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.975 - 4.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.261     3.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y242        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y242        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.728 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.565     4.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y240        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.120     6.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y240        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.584     7.559    
                         clock uncertainty           -0.035     7.523    
    SLICE_X74Y240        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     7.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.115ns (16.912%)  route 0.565ns (83.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.975 - 4.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.261     3.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y242        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y242        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.728 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.565     4.293    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y240        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.120     6.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y240        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism              0.584     7.559    
                         clock uncertainty           -0.035     7.523    
    SLICE_X74Y240        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     7.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.173ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.117ns (23.214%)  route 0.387ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.975 - 4.000 ) 
    Source Clock Delay      (SCD):    3.694ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.342ns (routing 0.002ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.342     3.694    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y243        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     3.811 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.387     4.198    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y243        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.120     6.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.513     7.488    
                         clock uncertainty           -0.035     7.453    
    SLICE_X74Y243        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     7.371    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  3.173    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.115ns (17.969%)  route 0.525ns (82.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.975ns = ( 6.975 - 4.000 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.261ns (routing 0.002ns, distribution 1.259ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.002ns, distribution 1.118ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.269     2.269    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.352 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.261     3.613    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y242        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y242        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.728 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.525     4.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X74Y241        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.780     5.780    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.855 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.120     6.975    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X74Y241        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism              0.584     7.559    
                         clock uncertainty           -0.035     7.523    
    SLICE_X74Y241        FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.082     7.441    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.441    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  3.188    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.049ns (21.121%)  route 0.183ns (78.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.587ns (routing 0.002ns, distribution 0.585ns)
  Clock Net Delay (Destination): 0.647ns (routing 0.002ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.587     1.668    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y243        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.717 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.183     1.900    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X74Y243        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.647     2.123    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.404     1.719    
    SLICE_X74Y243        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.724    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.063ns (24.231%)  route 0.197ns (75.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.002ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.553     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X74Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y243        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.033     1.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X74Y243        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.730 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.164     1.894    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X75Y243        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.637     2.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.404     1.709    
    SLICE_X75Y243        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.063ns (24.231%)  route 0.197ns (75.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.404ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.002ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.553     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X74Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y243        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.033     1.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X74Y243        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.730 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.164     1.894    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X75Y243        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.637     2.113    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.404     1.709    
    SLICE_X75Y243        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.714    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.552     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y243        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.682 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.200     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X75Y241        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.645     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X75Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.441     1.680    
    SLICE_X75Y241        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.552     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y243        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.682 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.200     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X75Y241        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.645     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X75Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.441     1.680    
    SLICE_X75Y241        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.552     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y243        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.682 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.200     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X75Y241        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.645     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X75Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.441     1.680    
    SLICE_X75Y241        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.552     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y243        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.682 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.200     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X75Y241        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.645     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X75Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.441     1.680    
    SLICE_X75Y241        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.552     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y243        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.682 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.200     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X75Y241        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.645     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X75Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.441     1.680    
    SLICE_X75Y241        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                      0.005     1.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.679%)  route 0.200ns (80.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.552ns (routing 0.002ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.645ns (routing 0.002ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.552     1.633    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X75Y243        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y243        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.682 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.200     1.882    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X75Y241        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.645     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X75Y241        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.441     1.680    
    SLICE_X75Y241        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.685    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.063ns (24.138%)  route 0.198ns (75.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Net Delay (Source):      0.553ns (routing 0.002ns, distribution 0.551ns)
  Clock Net Delay (Destination): 0.639ns (routing 0.002ns, distribution 0.637ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.054     1.054    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.081 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.553     1.634    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X74Y243        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y243        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.682 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.033     1.715    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X74Y243        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.730 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.165     1.895    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X74Y242        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y16  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.445     1.445    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk
    BUFGCE_X1Y96         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.476 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/u_buf_dmonitorclk/O
    X2Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.639     2.115    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X74Y242        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.441     1.674    
    SLICE_X74Y242        FDPE (Remov_AFF_SLICEL_C_PRE)
                                                      0.005     1.679    u_ibert_gth_core/inst/QUAD[0].u_q/CH[0].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.902ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.294ns (31.681%)  route 0.634ns (68.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 7.471 - 4.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.699ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.643ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.938     4.159    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y252        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y252        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.276 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.447    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X79Y252        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.463     5.087    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X79Y254        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.727     7.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.635     8.106    
                         clock uncertainty           -0.035     8.071    
    SLICE_X79Y254        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     7.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.294ns (31.681%)  route 0.634ns (68.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 7.471 - 4.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.699ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.643ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.938     4.159    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y252        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y252        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.276 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.447    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X79Y252        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.463     5.087    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X79Y254        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.727     7.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.635     8.106    
                         clock uncertainty           -0.035     8.071    
    SLICE_X79Y254        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     7.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.294ns (31.681%)  route 0.634ns (68.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 7.471 - 4.000 ) 
    Source Clock Delay      (SCD):    4.159ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.699ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.727ns (routing 0.643ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.938     4.159    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y252        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y252        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.276 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.447    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X79Y252        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.624 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.463     5.087    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X79Y254        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.727     7.471    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.635     8.106    
                         clock uncertainty           -0.035     8.071    
    SLICE_X79Y254        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.082     7.989    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.989    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 7.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.699ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.643ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.959     4.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.294 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.566     4.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X80Y254        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.725     7.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.651     8.120    
                         clock uncertainty           -0.035     8.085    
    SLICE_X80Y254        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 7.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.699ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.643ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.959     4.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.294 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.566     4.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X80Y254        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.725     7.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.651     8.120    
                         clock uncertainty           -0.035     8.085    
    SLICE_X80Y254        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 7.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.699ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.643ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.959     4.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.294 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.566     4.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y254        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.725     7.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism              0.651     8.120    
                         clock uncertainty           -0.035     8.085    
    SLICE_X80Y254        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 7.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.699ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.643ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.959     4.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.294 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.566     4.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y254        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.725     7.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism              0.651     8.120    
                         clock uncertainty           -0.035     8.085    
    SLICE_X80Y254        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 7.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.699ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.643ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.959     4.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.294 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.566     4.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X80Y254        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.725     7.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.651     8.120    
                         clock uncertainty           -0.035     8.085    
    SLICE_X80Y254        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 7.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.699ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.643ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.959     4.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.294 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.566     4.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X80Y254        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.725     7.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.651     8.120    
                         clock uncertainty           -0.035     8.085    
    SLICE_X80Y254        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.114ns (16.765%)  route 0.566ns (83.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.469ns = ( 7.469 - 4.000 ) 
    Source Clock Delay      (SCD):    4.180ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.959ns (routing 0.699ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.725ns (routing 0.643ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.138     2.138    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.221 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.959     4.180    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     4.294 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.566     4.860    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X80Y254        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.669     5.669    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.744 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.725     7.469    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X80Y254        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.651     8.120    
                         clock uncertainty           -0.035     8.085    
    SLICE_X80Y254        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     8.003    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.003    
                         arrival time                          -4.860    
  -------------------------------------------------------------------
                         slack                                  3.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.049ns (19.838%)  route 0.198ns (80.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.829ns (routing 0.320ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.355ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.829     1.843    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.892 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.198     2.090    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X79Y252        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.971     2.360    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y252        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.481     1.879    
    SLICE_X79Y252        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.884    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.048ns (17.910%)  route 0.220ns (82.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.220     2.110    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X80Y253        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.984     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X80Y253        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism             -0.481     1.892    
    SLICE_X80Y253        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.897    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.048ns (17.647%)  route 0.224ns (82.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Net Delay (Source):      0.828ns (routing 0.320ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.355ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.828     1.842    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X79Y254        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y254        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.890 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.224     2.114    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X79Y253        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y17  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.358     1.358    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk
    BUFGCE_X1Y97         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.389 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.375    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X79Y253        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]/C
                         clock pessimism             -0.481     1.894    
    SLICE_X79Y253        FDPE (Remov_DFF_SLICEM_C_PRE)
                                                      0.005     1.899    u_ibert_gth_core/inst/QUAD[0].u_q/CH[1].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        3.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.114ns (17.040%)  route 0.555ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 7.242 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.646ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.555     4.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.709     7.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X78Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.731    
    SLICE_X78Y270        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     7.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.114ns (17.040%)  route 0.555ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 7.242 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.646ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.555     4.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.709     7.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X78Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.731    
    SLICE_X78Y270        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.082     7.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.114ns (17.040%)  route 0.555ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 7.242 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.646ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.555     4.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X78Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.709     7.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X78Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.731    
    SLICE_X78Y270        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     7.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.114ns (17.040%)  route 0.555ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 7.242 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.646ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.555     4.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X78Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.709     7.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X78Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.731    
    SLICE_X78Y270        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     7.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.114ns (17.040%)  route 0.555ns (82.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.242ns = ( 7.242 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.525ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.646ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.033 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.555     4.588    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out[0]
    SLICE_X78Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.709     7.242    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/CLK
    SLICE_X78Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.525     7.766    
                         clock uncertainty           -0.035     7.731    
    SLICE_X78Y270        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     7.649    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.649    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.116ns (17.496%)  route 0.547ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 7.253 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.646ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.035 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.547     4.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X77Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.720     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism              0.586     7.839    
                         clock uncertainty           -0.035     7.804    
    SLICE_X77Y270        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.082     7.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.116ns (17.496%)  route 0.547ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 7.253 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.646ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.035 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.547     4.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X77Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.720     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism              0.586     7.839    
                         clock uncertainty           -0.035     7.804    
    SLICE_X77Y270        FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.082     7.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.116ns (17.496%)  route 0.547ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 7.253 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.646ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.035 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.547     4.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X77Y270        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.720     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]/C
                         clock pessimism              0.586     7.839    
                         clock uncertainty           -0.035     7.804    
    SLICE_X77Y270        FDPE (Recov_BFF_SLICEL_C_PRE)
                                                     -0.082     7.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.116ns (17.496%)  route 0.547ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 7.253 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.646ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.035 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.547     4.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X77Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.720     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism              0.586     7.839    
                         clock uncertainty           -0.035     7.804    
    SLICE_X77Y270        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.082     7.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.140ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.116ns (17.496%)  route 0.547ns (82.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.253ns = ( 7.253 - 4.000 ) 
    Source Clock Delay      (SCD):    3.919ns
    Clock Pessimism Removal (CPR):    0.586ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.960ns (routing 0.703ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.720ns (routing 0.646ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.876     1.876    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.959 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.960     3.919    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     4.035 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.547     4.582    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X77Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.458     5.458    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.533 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.720     7.253    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X77Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism              0.586     7.839    
                         clock uncertainty           -0.035     7.804    
    SLICE_X77Y270        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.082     7.722    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -4.582    
  -------------------------------------------------------------------
                         slack                                  3.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.064ns (28.194%)  route 0.163ns (71.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Net Delay (Source):      0.823ns (routing 0.322ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.357ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.823     1.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X76Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y272        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.756 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X76Y272        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     1.808 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.127     1.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X77Y272        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.977     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.450     1.747    
    SLICE_X77Y272        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.064ns (28.194%)  route 0.163ns (71.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Net Delay (Source):      0.823ns (routing 0.322ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.357ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.823     1.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X76Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y272        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.756 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X76Y272        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     1.808 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.127     1.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X77Y272        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.977     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.450     1.747    
    SLICE_X77Y272        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.064ns (28.194%)  route 0.163ns (71.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Net Delay (Source):      0.823ns (routing 0.322ns, distribution 0.501ns)
  Clock Net Delay (Destination): 0.977ns (routing 0.357ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.823     1.708    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X76Y272        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y272        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.756 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     1.792    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X76Y272        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     1.808 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.127     1.935    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X77Y272        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.977     2.197    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.450     1.747    
    SLICE_X77Y272        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                      0.005     1.752    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.821ns (routing 0.322ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.357ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.821     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.222     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X76Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.973     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X76Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.443     1.750    
    SLICE_X76Y270        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.821ns (routing 0.322ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.357ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.821     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.222     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X76Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.973     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X76Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.443     1.750    
    SLICE_X76Y270        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                      0.005     1.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.821ns (routing 0.322ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.357ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.821     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.222     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X76Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.973     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X76Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.443     1.750    
    SLICE_X76Y270        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                      0.005     1.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.821ns (routing 0.322ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.357ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.821     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.222     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X76Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.973     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X76Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.443     1.750    
    SLICE_X76Y270        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.049ns (18.081%)  route 0.222ns (81.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.193ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.821ns (routing 0.322ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.357ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.821     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.222     1.977    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X76Y270        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.973     2.193    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X76Y270        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.443     1.750    
    SLICE_X76Y270        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.755    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.821ns (routing 0.322ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.357ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.821     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.219     1.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X77Y271        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.959     2.179    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/CLK
    SLICE_X77Y271        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.443     1.736    
    SLICE_X77Y271        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.049ns (18.284%)  route 0.219ns (81.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Net Delay (Source):      0.821ns (routing 0.322ns, distribution 0.499ns)
  Clock Net Delay (Destination): 0.959ns (routing 0.357ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.858     0.858    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.885 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.821     1.706    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X77Y272        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y272        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.755 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.219     1.974    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X77Y271        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y18  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.189     1.189    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk
    BUFGCE_X1Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.220 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.959     2.179    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/CLK
    SLICE_X77Y271        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.443     1.736    
    SLICE_X77Y271        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                      0.005     1.741    u_ibert_gth_core/inst/QUAD[0].u_q/CH[2].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
  To Clock:  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]

Setup :            0  Failing Endpoints,  Worst Slack        2.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.294ns (37.887%)  route 0.482ns (62.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.703ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.646ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.966     4.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.305 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.476    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X82Y290        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.653 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.311     4.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y290        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.729     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.574     8.049    
                         clock uncertainty           -0.035     8.014    
    SLICE_X81Y290        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     7.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.294ns (37.887%)  route 0.482ns (62.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.703ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.646ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.966     4.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.305 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.476    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X82Y290        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.653 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.311     4.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y290        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.729     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.574     8.049    
                         clock uncertainty           -0.035     8.014    
    SLICE_X81Y290        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.082     7.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.294ns (37.887%)  route 0.482ns (62.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.475ns = ( 7.475 - 4.000 ) 
    Source Clock Delay      (SCD):    4.188ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.966ns (routing 0.703ns, distribution 1.263ns)
  Clock Net Delay (Destination): 1.729ns (routing 0.646ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.966     4.188    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     4.305 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171     4.476    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X82Y290        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.177     4.653 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.311     4.964    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y290        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.729     7.475    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.574     8.049    
                         clock uncertainty           -0.035     8.014    
    SLICE_X81Y290        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.082     7.932    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.932    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.116ns (15.978%)  route 0.610ns (84.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.703ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.943     4.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.281 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.610     4.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y287        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.740     7.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]/C
                         clock pessimism              0.574     8.060    
                         clock uncertainty           -0.035     8.025    
    SLICE_X82Y287        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.082     7.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.116ns (15.978%)  route 0.610ns (84.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.703ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.943     4.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.281 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.610     4.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y287        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.740     7.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]/C
                         clock pessimism              0.574     8.060    
                         clock uncertainty           -0.035     8.025    
    SLICE_X82Y287        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.082     7.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.116ns (15.978%)  route 0.610ns (84.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.703ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.943     4.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.281 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.610     4.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y287        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.740     7.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]/C
                         clock pessimism              0.574     8.060    
                         clock uncertainty           -0.035     8.025    
    SLICE_X82Y287        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.082     7.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.116ns (15.978%)  route 0.610ns (84.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.703ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.943     4.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.281 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.610     4.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y287        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.740     7.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]/C
                         clock pessimism              0.574     8.060    
                         clock uncertainty           -0.035     8.025    
    SLICE_X82Y287        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.082     7.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.116ns (15.978%)  route 0.610ns (84.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.703ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.943     4.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.281 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.610     4.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y287        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.740     7.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]/C
                         clock pessimism              0.574     8.060    
                         clock uncertainty           -0.035     8.025    
    SLICE_X82Y287        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.082     7.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[2]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.116ns (15.978%)  route 0.610ns (84.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.703ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.943     4.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.281 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.610     4.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y287        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.740     7.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism              0.574     8.060    
                         clock uncertainty           -0.035     8.025    
    SLICE_X82Y287        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.082     7.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.052    

Slack (MET) :             3.052ns  (required time - arrival time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
                            (recovery check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@4.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.116ns (15.978%)  route 0.610ns (84.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 7.486 - 4.000 ) 
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.574ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.943ns (routing 0.703ns, distribution 1.240ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.646ns, distribution 1.094ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           2.139     2.139    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     2.222 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.943     4.165    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.116     4.281 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.610     4.891    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X82Y287        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     4.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.671     5.671    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     5.746 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          1.740     7.486    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X82Y287        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]/C
                         clock pessimism              0.574     8.060    
                         clock uncertainty           -0.035     8.025    
    SLICE_X82Y287        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.082     7.943    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.943    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  3.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.836ns (routing 0.322ns, distribution 0.514ns)
  Clock Net Delay (Destination): 0.990ns (routing 0.357ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.836     1.850    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X84Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y290        FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.898 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.164     2.062    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X82Y290        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.990     2.377    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X82Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.451     1.926    
    SLICE_X82Y290        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.931    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.064ns (26.337%)  route 0.179ns (73.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.839ns (routing 0.322ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.357ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.839     1.853    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X82Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.901 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X82Y290        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     1.953 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.143     2.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y290        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.975     2.362    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.451     1.911    
    SLICE_X81Y290        FDPE (Remov_EFF_SLICEM_C_PRE)
                                                      0.005     1.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.064ns (26.337%)  route 0.179ns (73.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.839ns (routing 0.322ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.357ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.839     1.853    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X82Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.901 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X82Y290        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     1.953 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.143     2.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y290        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.975     2.362    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.451     1.911    
    SLICE_X81Y290        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                      0.005     1.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.064ns (26.337%)  route 0.179ns (73.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.362ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.839ns (routing 0.322ns, distribution 0.517ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.357ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.839     1.853    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/CLK
    SLICE_X82Y290        FDRE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y290        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.901 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.036     1.937    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X82Y290        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.016     1.953 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.143     2.096    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X81Y290        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.975     2.362    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.451     1.911    
    SLICE_X81Y290        FDPE (Remov_FFF_SLICEM_C_PRE)
                                                      0.005     1.916    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.831ns (routing 0.322ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.357ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.894 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     2.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X83Y289        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.983     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X83Y289        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.451     1.919    
    SLICE_X83Y289        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                      0.005     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.831ns (routing 0.322ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.357ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.894 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     2.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X83Y289        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.983     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X83Y289        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.451     1.919    
    SLICE_X83Y289        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                      0.005     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.049ns (18.352%)  route 0.218ns (81.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.831ns (routing 0.322ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.983ns (routing 0.357ns, distribution 0.626ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.894 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.218     2.112    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X83Y289        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.983     2.370    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X83Y289        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.451     1.919    
    SLICE_X83Y289        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                      0.005     1.924    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.049ns (18.421%)  route 0.217ns (81.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.831ns (routing 0.322ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.981ns (routing 0.357ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.894 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.217     2.111    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X82Y292        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.981     2.368    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/CLK
    SLICE_X82Y292        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.451     1.917    
    SLICE_X82Y292        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                      0.005     1.922    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.048ns (17.391%)  route 0.228ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.831ns (routing 0.322ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.357ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.228     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X83Y286        FDCE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y286        FDCE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]/C
                         clock pessimism             -0.451     1.922    
    SLICE_X83Y286        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                      0.005     1.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
                            (removal check against rising-edge clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns - u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.048ns (17.391%)  route 0.228ns (82.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.451ns
  Clock Net Delay (Source):      0.831ns (routing 0.322ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.357ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           0.987     0.987    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.014 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.831     1.845    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/CLK
    SLICE_X81Y290        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y290        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.893 f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.228     2.121    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X83Y286        FDPE                                         f  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16] rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y19  GTHE3_CHANNEL                0.000     0.000 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gthe3_channel/DMONITOROUT[16]
                         net (fo=1, routed)           1.356     1.356    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk
    BUFGCE_X1Y99         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.387 r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/u_buf_dmonitorclk/O
    X3Y4 (CLOCK_ROOT)    net (fo=77, routed)          0.986     2.373    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/CLK
    SLICE_X83Y286        FDPE                                         r  u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]/C
                         clock pessimism             -0.451     1.922    
    SLICE_X83Y286        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.927    u_ibert_gth_core/inst/QUAD[0].u_q/CH[3].u_ch/U_DMON_LUTRAM_FIFO/lutram_fifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.194    





