Intel(R) Architecture Code Analyzer Version - 2.1
Analyzed File - /tmp/pyop2-cache-uid134782/fe1a39787f8cbed8b15ebed706f71246.so
Binary Format - 64Bit
Architecture  - HSW
Analysis Type - Throughput

Throughput Analysis Report
--------------------------
Block Throughput: 10.70 Cycles       Throughput Bottleneck: Port0, Port1

Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
|  Port  |  0   -  DV  |  1   |  2   -  D   |  3   -  D   |  4   |  5   |  6   |  7   |
---------------------------------------------------------------------------------------
| Cycles | 10.5   0.0  | 10.5 | 6.5    6.5  | 6.5    6.5  | 0.0  | 2.0  | 2.0  | 0.0  |
---------------------------------------------------------------------------------------

N - port number or number of cycles resource conflict caused delay, DV - Divider pipe (on port 0)
D - Data fetch pipe (on ports 2 and 3), CP - on a critical path
F - Macro Fusion with the previous instruction occurred
* - instruction micro-ops not bound to a port
^ - Micro Fusion happened
# - ESP Tracking sync uop was issued
@ - SSE instruction followed an AVX256 instruction, dozens of cycles penalty is expected
! - instruction not supported, was not accounted in Analysis

| Num Of |                    Ports pressure in cycles                     |    |
|  Uops  |  0  - DV  |  1  |  2  -  D  |  3  -  D  |  4  |  5  |  6  |  7  |    |
---------------------------------------------------------------------------------
|   1    |           |     | 0.5   0.5 | 0.5   0.5 |     |     |     |     |    | vmovsd xmm6, qword ptr [rdx+0x8]
|   1    |           |     |           |           |     | 1.0 |     |     |    | add rdx, 0x30
|   1    |           |     | 0.5   0.5 | 0.5   0.5 |     |     |     |     |    | vmovsd xmm4, qword ptr [rdx-0x18]
|   1    |           |     |           |           |     |     | 1.0 |     |    | add rcx, 0x8
|   2    | 0.5       | 0.5 | 0.5   0.5 | 0.5   0.5 |     |     |     |     | CP | vmulsd xmm2, xmm6, qword ptr [rdi+rax*2]
|   2    | 0.5       | 0.5 | 0.5   0.5 | 0.5   0.5 |     |     |     |     | CP | vmulsd xmm0, xmm4, qword ptr [r9+rax*2]
|   1    |           |     | 0.5   0.5 | 0.5   0.5 |     |     |     |     |    | vmovsd xmm7, qword ptr [rdx-0x30]
|   1    |           |     | 0.5   0.5 | 0.5   0.5 |     |     |     |     |    | vmovsd xmm5, qword ptr [rdx-0x20]
|   1    |           |     | 0.5   0.5 | 0.5   0.5 |     |     |     |     |    | vmovsd xmm15, qword ptr [rdx-0x8]
|   2^   | 0.5       | 0.5 | 0.5   0.5 | 0.5   0.5 |     |     |     |     | CP | vmulsd xmm1, xmm14, qword ptr [rcx-0x8]
|   2    | 0.5       | 0.5 | 0.5   0.5 | 0.5   0.5 |     |     |     |     | CP | vfmadd231sd xmm2, xmm7, qword ptr [rsi+rax*2]
|   1    |           |     | 0.5   0.5 | 0.5   0.5 |     |     |     |     |    | vmovsd xmm3, qword ptr [rdx-0x10]
|   1    |           |     |           |           |     | 1.0 |     |     |    | cmp rdx, rbx
|   2    | 0.5       | 0.5 | 0.5   0.5 | 0.5   0.5 |     |     |     |     | CP | vfmadd231sd xmm0, xmm5, qword ptr [r8+rax*2]
|   1    |           | 1.0 |           |           |     |     |     |     | CP | vaddsd xmm2, xmm2, xmm0
|   2    | 1.0       |     | 0.5   0.5 | 0.5   0.5 |     |     |     |     | CP | vmulsd xmm0, xmm15, qword ptr [r11+rax*2]
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vmulsd xmm7, xmm1, xmm7
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vmulsd xmm6, xmm1, xmm6
|   2    | 0.5       | 0.5 | 0.5   0.5 | 0.5   0.5 |     |     |     |     | CP | vfmadd231sd xmm0, xmm3, qword ptr [r10+rax*2]
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vmulsd xmm5, xmm1, xmm5
|   1    |           | 1.0 |           |           |     |     |     |     | CP | vaddsd xmm0, xmm2, xmm0
|   1    | 1.0       |     |           |           |     |     |     |     | CP | vmulsd xmm4, xmm1, xmm4
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vmulsd xmm3, xmm1, xmm3
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vmulsd xmm1, xmm1, xmm15
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vfmadd231sd xmm13, xmm7, xmm0
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vfmadd231sd xmm12, xmm6, xmm0
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vfmadd231sd xmm11, xmm5, xmm0
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vfmadd231sd xmm10, xmm4, xmm0
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vfmadd231sd xmm9, xmm3, xmm0
|   1    | 0.5       | 0.5 |           |           |     |     |     |     | CP | vfmadd231sd xmm8, xmm1, xmm0
|   1    |           |     |           |           |     |     | 1.0 |     |    | jnz 0xffffffffffffff66
Total Num Of Uops: 38
