{"vcs1":{"timestamp_begin":1696324019.935653039, "rt":19.16, "ut":16.99, "st":0.74}}
{"vcselab":{"timestamp_begin":1696324039.188542822, "rt":1.78, "ut":0.43, "st":0.20}}
{"link":{"timestamp_begin":1696324041.042360939, "rt":0.79, "ut":0.51, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696324019.096923556}
{"VCS_COMP_START_TIME": 1696324019.096923556}
{"VCS_COMP_END_TIME": 1696324042.038516857}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 392780}}
{"stitch_vcselab": {"peak_mem": 227704}}
