#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 23 17:42:08 2025
# Process ID: 31030
# Current directory: /home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1
# Command line: vivado -log top_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_bd_wrapper.tcl -notrace
# Log file: /home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper.vdi
# Journal file: /home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/vivado.jou
# Running On: C58, OS: Linux, CPU Frequency: 3333.579 MHz, CPU Physical cores: 16, Host memory: 67080 MB
#-----------------------------------------------------------
source top_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/AMD/vivado-library-master/ip/rgb2dvi'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/AMD/vivado-library-master/if/tmds_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/AMD/vivado-library-master/DVI_TX'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/AMD/Vivado/2022.2/data/ip'.
Command: link_design -top top_bd_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_DVI_Transmitter_0_0/top_bd_DVI_Transmitter_0_0.dcp' for cell 'top_bd_i/DVI_Transmitter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.dcp' for cell 'top_bd_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0.dcp' for cell 'top_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_image_process_0_0/top_bd_image_process_0_0.dcp' for cell 'top_bd_i/image_process_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.dcp' for cell 'top_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0.dcp' for cell 'top_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_util_vector_logic_0_0/top_bd_util_vector_logic_0_0.dcp' for cell 'top_bd_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_v_axi4s_vid_out_0_0/top_bd_v_axi4s_vid_out_0_0.dcp' for cell 'top_bd_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_v_tc_0_0/top_bd_v_tc_0_0.dcp' for cell 'top_bd_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_vio_0_0/top_bd_vio_0_0.dcp' for cell 'top_bd_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_auto_pc_1/top_bd_auto_pc_1.dcp' for cell 'top_bd_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_auto_pc_0/top_bd_auto_pc_0.dcp' for cell 'top_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2175.309 ; gain = 0.000 ; free physical = 2048 ; free virtual = 53039
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: top_bd_i/vio_0 UUID: 0e81a469-80cf-5da3-89c2-c8c0e3c618ff 
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.xdc] for cell 'top_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.xdc] for cell 'top_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0_board.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0_board.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_rst_ps7_0_100M_0/top_bd_rst_ps7_0_100M_0.xdc] for cell 'top_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc] for cell 'top_bd_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0.xdc] for cell 'top_bd_i/axi_vdma_0/U0'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_board.xdc] for cell 'top_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0_board.xdc] for cell 'top_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0.xdc] for cell 'top_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_clk_wiz_0_0/top_bd_clk_wiz_0_0.xdc] for cell 'top_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_vio_0_0/top_bd_vio_0_0.xdc] for cell 'top_bd_i/vio_0'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_vio_0_0/top_bd_vio_0_0.xdc] for cell 'top_bd_i/vio_0'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.srcs/constrs_1/new/pin.xdc]
WARNING: [Vivado 12-584] No ports matched 'tmds_oen_0'. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.srcs/constrs_1/new/pin.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.srcs/constrs_1/new/pin.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.srcs/constrs_1/new/pin.xdc]
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0_clocks.xdc] for cell 'top_bd_i/axi_vdma_0/U0'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_axi_vdma_0_0/top_bd_axi_vdma_0_0_clocks.xdc] for cell 'top_bd_i/axi_vdma_0/U0'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_v_tc_0_0/top_bd_v_tc_0_0_clocks.xdc] for cell 'top_bd_i/v_tc_0/U0'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_v_tc_0_0/top_bd_v_tc_0_0_clocks.xdc] for cell 'top_bd_i/v_tc_0/U0'
Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_v_axi4s_vid_out_0_0/top_bd_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'top_bd_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/hydrangea/project/AMD/zynq_image_processing/image_processing.gen/sources_1/bd/top_bd/ip/top_bd_v_axi4s_vid_out_0_0/top_bd_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'top_bd_i/v_axi4s_vid_out_0/inst'
INFO: [Project 1-1714] 13 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.738 ; gain = 0.000 ; free physical = 1378 ; free virtual = 52429
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

23 Infos, 36 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3031.738 ; gain = 1106.262 ; free physical = 1378 ; free virtual = 52429
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3031.738 ; gain = 0.000 ; free physical = 1367 ; free virtual = 52421

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 969991e8

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3031.738 ; gain = 0.000 ; free physical = 1384 ; free virtual = 52439

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_1 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3166.273 ; gain = 0.000 ; free physical = 7731 ; free virtual = 52188
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1dd122363

Time (s): cpu = 00:02:51 ; elapsed = 00:01:27 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7731 ; free virtual = 52188

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_3 into driver instance top_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/zero_hsize_err_i_2, which resulted in an inversion of 78 pins
INFO: [Opt 31-1287] Pulled Inverter top_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance top_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[10]_i_3, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 22 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 10fdc56b9

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7741 ; free virtual = 52200
INFO: [Opt 31-389] Phase Retarget created 113 cells and removed 440 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: b9842eed

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7745 ; free virtual = 52204
INFO: [Opt 31-389] Phase Constant propagation created 47 cells and removed 305 cells
INFO: [Opt 31-1021] In phase Constant propagation, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: ecc3a53c

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7748 ; free virtual = 52209
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 812 cells
INFO: [Opt 31-1021] In phase Sweep, 1950 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: b1c84887

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7746 ; free virtual = 52207
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: b1c84887

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7746 ; free virtual = 52207
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 5db4c3b1

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7751 ; free virtual = 52213
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             113  |             440  |                                             93  |
|  Constant propagation         |              47  |             305  |                                             61  |
|  Sweep                        |               0  |             812  |                                           1950  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             71  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3166.273 ; gain = 0.000 ; free physical = 7750 ; free virtual = 52212
Ending Logic Optimization Task | Checksum: 80928e7d

Time (s): cpu = 00:02:52 ; elapsed = 00:01:28 . Memory (MB): peak = 3166.273 ; gain = 45.656 ; free physical = 7750 ; free virtual = 52212

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 17 newly gated: 0 Total Ports: 40
Ending PowerOpt Patch Enables Task | Checksum: b861e7a4

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7666 ; free virtual = 52140
Ending Power Optimization Task | Checksum: b861e7a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3563.531 ; gain = 397.258 ; free physical = 7680 ; free virtual = 52154

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b861e7a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7680 ; free virtual = 52154

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7680 ; free virtual = 52154
Ending Netlist Obfuscation Task | Checksum: 7bbbbf71

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7679 ; free virtual = 52153
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 44 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:33 . Memory (MB): peak = 3563.531 ; gain = 531.793 ; free physical = 7679 ; free virtual = 52153
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7660 ; free virtual = 52138
INFO: [Common 17-1381] The checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
Command: report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7590 ; free virtual = 52082
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 6f69b916

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7590 ; free virtual = 52082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7590 ; free virtual = 52082

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ec97710

Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7613 ; free virtual = 52109

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 12b0af95c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7495 ; free virtual = 52073

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 12b0af95c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7487 ; free virtual = 52069
Phase 1 Placer Initialization | Checksum: 12b0af95c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7487 ; free virtual = 52072

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1afdebbb3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7612 ; free virtual = 52108

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1546ff678

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7598 ; free virtual = 52095

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1546ff678

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7598 ; free virtual = 52094

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: e402db11

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7521 ; free virtual = 52052

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 344 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 130 nets or LUTs. Breaked 0 LUT, combined 130 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7534 ; free virtual = 52076

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            130  |                   130  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            130  |                   130  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1ed10aa6e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7520 ; free virtual = 52070
Phase 2.4 Global Placement Core | Checksum: 1356e5835

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7510 ; free virtual = 52064
Phase 2 Global Placement | Checksum: 1356e5835

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7510 ; free virtual = 52064

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15d5ce4bb

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7492 ; free virtual = 52051

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a75fd533

Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7488 ; free virtual = 52059

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14f528ed8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7484 ; free virtual = 52056

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1145cdd9c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7484 ; free virtual = 52056

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: d3d19949

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7447 ; free virtual = 52054
Phase 3.5 Small Shape Detail Placement | Checksum: d3d19949

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7448 ; free virtual = 52054

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 6cf905a0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7437 ; free virtual = 52053

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 7b576dcb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7438 ; free virtual = 52054
Phase 3 Detail Placement | Checksum: 7b576dcb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7438 ; free virtual = 52053

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 163c3439e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.778 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 14e1bb8be

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7406 ; free virtual = 52047
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 12172c788

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7401 ; free virtual = 52046
Phase 4.1.1.1 BUFG Insertion | Checksum: 163c3439e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7401 ; free virtual = 52047

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.778. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 144e56a5e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7401 ; free virtual = 52046

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7401 ; free virtual = 52046
Phase 4.1 Post Commit Optimization | Checksum: 144e56a5e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7401 ; free virtual = 52047

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 144e56a5e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7394 ; free virtual = 52044

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 144e56a5e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7394 ; free virtual = 52044
Phase 4.3 Placer Reporting | Checksum: 144e56a5e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7392 ; free virtual = 52042

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7392 ; free virtual = 52042

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7392 ; free virtual = 52042
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6918dccf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7392 ; free virtual = 52042
Ending Placer Task | Checksum: 3954339e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7388 ; free virtual = 52041
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 44 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7390 ; free virtual = 52044
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7366 ; free virtual = 52042
INFO: [Common 17-1381] The checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7328 ; free virtual = 52018
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_placed.rpt -pb top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7335 ; free virtual = 52030
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7292 ; free virtual = 52004
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 44 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 7257 ; free virtual = 51998
INFO: [Common 17-1381] The checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 21f9913b ConstDB: 0 ShapeSum: 175aa263 RouteDB: 0
Post Restoration Checksum: NetGraph: 53051daf NumContArr: 155cdb71 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 6861f920

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6971 ; free virtual = 51916

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6861f920

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6933 ; free virtual = 51879

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6861f920

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6933 ; free virtual = 51879
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 63df4c06

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6872 ; free virtual = 51856
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.945  | TNS=0.000  | WHS=-0.339 | THS=-217.595|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 9740bc75

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6875 ; free virtual = 51866
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.945  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 80c64773

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6868 ; free virtual = 51864

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10583
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10583
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13c862eeb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6864 ; free virtual = 51864

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13c862eeb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6864 ; free virtual = 51864
Phase 3 Initial Routing | Checksum: 176dff025

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6845 ; free virtual = 51854

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 679
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.850  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f87b0c6e

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6701 ; free virtual = 51853

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.850  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 107977e85

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6400 ; free virtual = 51825

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.850  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1c82c554f

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6212 ; free virtual = 51808
Phase 4 Rip-up And Reroute | Checksum: 1c82c554f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6211 ; free virtual = 51808

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1c82c554f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6211 ; free virtual = 51808

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c82c554f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6212 ; free virtual = 51812
Phase 5 Delay and Skew Optimization | Checksum: 1c82c554f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6314 ; free virtual = 51796

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a3d64a10

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6666 ; free virtual = 51716
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.850  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16fae19f8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6666 ; free virtual = 51716
Phase 6 Post Hold Fix | Checksum: 16fae19f8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6666 ; free virtual = 51716

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.58238 %
  Global Horizontal Routing Utilization  = 1.99949 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16fae19f8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6677 ; free virtual = 51727

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16fae19f8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3563.531 ; gain = 0.000 ; free physical = 6677 ; free virtual = 51726

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 198fd418a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3565.441 ; gain = 1.910 ; free physical = 6684 ; free virtual = 51735

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.850  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 198fd418a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3565.441 ; gain = 1.910 ; free physical = 6683 ; free virtual = 51734
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 3565.441 ; gain = 1.910 ; free physical = 6721 ; free virtual = 51771

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 44 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:21 . Memory (MB): peak = 3565.441 ; gain = 1.910 ; free physical = 6721 ; free virtual = 51771
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 3565.441 ; gain = 0.000 ; free physical = 6715 ; free virtual = 51790
INFO: [Common 17-1381] The checkpoint '/home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
Command: report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/hydrangea/project/AMD/zynq_image_processing/image_processing.runs/impl_1/top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
Command: report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
143 Infos, 45 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_bd_wrapper_route_status.rpt -pb top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_bd_wrapper_timing_summary_routed.rpt -pb top_bd_wrapper_timing_summary_routed.pb -rpx top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bd_wrapper_bus_skew_routed.rpt -pb top_bd_wrapper_bus_skew_routed.pb -rpx top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <top_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_bd_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_bd_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_bd_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_bd_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A2))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A2))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN (net: top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENARDEN (net: top_bd_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 42 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], top_bd_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow... and (the first 15 of 36 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3927.840 ; gain = 267.605 ; free physical = 6282 ; free virtual = 51732
INFO: [Common 17-206] Exiting Vivado at Thu Jan 23 17:45:07 2025...
