{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698869631746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698869631757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:13:51 2023 " "Processing started: Wed Nov 01 23:13:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698869631757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869631757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bldc_esc -c bldc_esc " "Command: quartus_map --read_settings_files=on --write_settings_files=off bldc_esc -c bldc_esc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869631757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698869632442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698869632442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_soc_baseline.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_soc_baseline.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano_soc_baseline " "Found entity 1: de0_nano_soc_baseline" {  } { { "de0_nano_soc_baseline.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/de0_nano_soc_baseline.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698869642953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642953 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bldc_esc.v(116) " "Verilog HDL information at bldc_esc.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698869642955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bldc_esc.v 1 1 " "Found 1 design units, including 1 entities, in source file bldc_esc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bldc_esc " "Found entity 1: bldc_esc" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698869642956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bldc_motor.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bldc_motor.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bldc_motor " "Found entity 1: test_bldc_motor" {  } { { "test_bldc_motor.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/test_bldc_motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698869642958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642958 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "bldc_esc bldc_esc.v(21) " "Verilog HDL Parameter Declaration warning at bldc_esc.v(21): Parameter Declaration in module \"bldc_esc\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1698869642959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bldc_esc " "Elaborating entity \"bldc_esc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698869642992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "countspeed_en bldc_esc.v(108) " "Verilog HDL or VHDL warning at bldc_esc.v(108): object \"countspeed_en\" assigned a value but never read" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698869642993 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bldc_esc.v(37) " "Verilog HDL assignment warning at bldc_esc.v(37): truncated value with size 32 to match size of target (16)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698869642993 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bldc_esc.v(156) " "Verilog HDL assignment warning at bldc_esc.v(156): truncated value with size 32 to match size of target (16)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698869642995 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 bldc_esc.v(167) " "Verilog HDL assignment warning at bldc_esc.v(167): truncated value with size 16 to match size of target (8)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698869642995 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bldc_esc.v(182) " "Verilog HDL assignment warning at bldc_esc.v(182): truncated value with size 32 to match size of target (8)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698869642995 "|bldc_esc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "previous_error bldc_esc.v(172) " "Verilog HDL Always Construct warning at bldc_esc.v(172): inferring latch(es) for variable \"previous_error\", which holds its previous value in one or more paths through the always construct" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698869642995 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[0\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[0\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[1\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[1\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[2\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[2\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[3\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[3\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[4\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[4\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[5\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[5\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[6\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[6\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "previous_error\[7\] bldc_esc.v(172) " "Inferred latch for \"previous_error\[7\]\" at bldc_esc.v(172)" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869642998 "|bldc_esc"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698869643878 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[0\] High " "Register Kp\[0\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[1\] High " "Register Kp\[1\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[2\] High " "Register Kp\[2\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[3\] High " "Register Kp\[3\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[4\] High " "Register Kp\[4\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[5\] High " "Register Kp\[5\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[6\] High " "Register Kp\[6\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Kp\[7\] High " "Register Kp\[7\] will power up to High" {  } { { "bldc_esc.v" "" { Text "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/bldc_esc.v" 122 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1698869644048 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1698869644048 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698869644126 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Batu Cem/Documents/Quartus/projects/bldc/output_files/bldc_esc.map.smsg " "Generated suppressed messages file C:/Users/Batu Cem/Documents/Quartus/projects/bldc/output_files/bldc_esc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869644169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698869644330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698869644330 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698869644430 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698869644430 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698869644430 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1698869644430 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698869644430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698869644449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:14:04 2023 " "Processing ended: Wed Nov 01 23:14:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698869644449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698869644449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698869644449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698869644449 ""}
