<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: ScheduleDAGInstrs.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d7/d4d/ScheduleDAGInstrs_8h_source.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">ScheduleDAGInstrs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../d7/d4d/ScheduleDAGInstrs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- ScheduleDAGInstrs.h - MachineInstr Scheduling --------------*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file implements the ScheduleDAGInstrs class, which implements</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// scheduling for a MachineInstr-based dependency graph.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_CODEGEN_SCHEDULEDAGINSTRS_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d2/df3/SparseMultiSet_8h.html">llvm/ADT/SparseMultiSet.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../de/d7c/SparseSet_8h.html">llvm/ADT/SparseSet.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/da4/ScheduleDAG_8h.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../dc/d65/TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/d2c/Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d9/d26/TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keyword">class </span>MachineFrameInfo;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">class </span>MachineLoopInfo;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keyword">class </span>MachineDominatorTree;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keyword">class </span>RegPressureTracker;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  <span class="keyword">class </span>PressureDiffs;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  /// An individual mapping from virtual register number to SUnit.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../dc/d19/structllvm_1_1VReg2SUnit.html">   34</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html">VReg2SUnit</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">   35</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">VirtReg</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">   36</a></span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#ae059bbf3cf99bd7c6ce60344d9e66ee0">   38</a></span>&#160;    <a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#ae059bbf3cf99bd7c6ce60344d9e66ee0">VReg2SUnit</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *su): <a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">VirtReg</a>(reg), <a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">SU</a>(su) {}</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#ab5f749243df16c2d399b84f4de4d3eec">   40</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#ab5f749243df16c2d399b84f4de4d3eec">getSparseSetIndex</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">TargetRegisterInfo::virtReg2Index</a>(<a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">VirtReg</a>);</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    }</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  };</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// Record a physical register access.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  /// For non-data-dependent uses, OpIdx == -1.</span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">   47</a></span>&#160;<span class="comment"></span>  <span class="keyword">struct </span><a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a> {</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">   48</a></span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">SU</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">   49</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">OpIdx</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">   50</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">Reg</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">   52</a></span>&#160;    <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">PhysRegSUOper</a>(<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *su, <span class="keywordtype">int</span> op, <span class="keywordtype">unsigned</span> R): <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">SU</a>(su), <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">OpIdx</a>(op), <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">Reg</a>(R) {}</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a8e1076225a797c30cfa2d67b66a3ef15">   54</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a8e1076225a797c30cfa2d67b66a3ef15">getSparseSetIndex</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">Reg</a>; }</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  };</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  /// Use a SparseMultiSet to track physical registers. Storage is only</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  /// allocated once for the pass. It can be cleared in constant time and reused</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  /// without any frees.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> SparseMultiSet&lt;PhysRegSUOper, llvm::identity&lt;unsigned&gt;, uint16_t&gt;</div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#a8cfe9e2c1e8dfbcff85d648cd671f01e">   61</a></span>&#160;  <a class="code" href="../../d9/d4a/namespacellvm.html#a8cfe9e2c1e8dfbcff85d648cd671f01e">Reg2SUnitsMap</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// Use SparseSet as a SparseMap by relying on the fact that it never</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// compares ValueT&#39;s, only unsigned keys. This allows the set to be cleared</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// between scheduling regions in constant time as long as ValueT does not</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// require a destructor.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#ab78de9ac9414036f18d603bf60050882">   67</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="../../da/d79/classllvm_1_1SparseSet.html">SparseSet&lt;VReg2SUnit, VirtReg2IndexFunctor&gt;</a> <a class="code" href="../../d9/d4a/namespacellvm.html#ab78de9ac9414036f18d603bf60050882">VReg2SUnitMap</a>;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// Track local uses of virtual registers. These uses are gathered by the DAG</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// builder and may be consulted by the scheduler to avoid iterating an entire</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// vreg use list.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../d9/d4a/namespacellvm.html#ac8868929093ac25f2e201253906af195">   72</a></span>&#160;<span class="comment"></span>  <span class="keyword">typedef</span> <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html">SparseMultiSet&lt;VReg2SUnit, VirtReg2IndexFunctor&gt;</a> <a class="code" href="../../d9/d4a/namespacellvm.html#ac8868929093ac25f2e201253906af195">VReg2UseMap</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// ScheduleDAGInstrs - A ScheduleDAG subclass for scheduling lists of</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// MachineInstrs.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">   76</a></span>&#160;<span class="comment"></span>  <span class="keyword">class </span><a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> : <span class="keyword">public</span> <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> {</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">   78</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="../../dd/d77/classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">MLI</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">   79</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d5/d04/classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">MDT</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">   80</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">    /// Live Intervals provides reaching defs in preRA scheduling.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">   83</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">    /// TargetSchedModel provides an interface to the machine model.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">   86</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">    /// isPostRA flag indicates vregs cannot be present.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">   89</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">    /// True if the DAG builder should remove kill flags (in preparation for</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">    /// rescheduling).</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">   93</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>;</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">    /// The standard DAG builder does not normally include terminators as DAG</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">    /// nodes because it does not create the necessary dependencies to prevent</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    /// reordering. A specialized scheduler can override</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    /// TargetInstrInfo::isSchedulingBoundary then enable this flag to indicate</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    /// it has taken responsibility for scheduling the terminator correctly.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">  100</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a>;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    /// State specific to the current scheduling region.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    /// ------------------------------------------------</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"></span><span class="comment"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    /// The block in which to insert instructions</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">  106</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">    /// The beginning of the range to be scheduled.</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">  109</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">    /// The end of the range to be scheduled.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">  112</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    /// Instructions in this region (distance(RegionBegin, RegionEnd)).</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">  115</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    /// After calling BuildSchedGraph, each machine instruction in the current</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">    /// scheduling region is mapped to an SUnit.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">  119</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr*, SUnit*&gt;</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">    /// After calling BuildSchedGraph, each vreg used in the scheduling region</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">    /// is mapped to a set of SUnits. These include all local vreg uses, not</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">    /// just the uses for a singly defined vreg.</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">  124</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html">VReg2UseMap</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">    /// State internal to DAG building.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">    /// -------------------------------</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"></span><span class="comment"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">    /// Defs, Uses - Remember where defs and uses of each register are as we</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">    /// iterate upward through the instructions. This is allocated here instead</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    /// of inside BuildSchedGraph to avoid the need for it to be initialized and</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">    /// destructed for each block.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">  133</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html">Reg2SUnitsMap</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">  134</a></span>&#160;    <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html">Reg2SUnitsMap</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">    /// Track the last instruction in this region defining each virtual register.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">  137</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../da/d79/classllvm_1_1SparseSet.html">VReg2SUnitMap</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">    /// PendingLoads - Remember where unknown loads are after the most recent</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">    /// unknown store, as we iterate. As with Defs and Uses, this is here</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">    /// to minimize construction/destruction.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">  142</a></span>&#160;<span class="comment"></span>    std::vector&lt;SUnit *&gt; <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">    /// DbgValues - Remember instruction that precedes DBG_VALUE.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    /// These are generated by buildSchedGraph but persist so they can be</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">    /// referenced when emitting the final schedule.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span>    <span class="keyword">typedef</span> std::vector&lt;std::pair&lt;MachineInstr *, MachineInstr *&gt; &gt;</div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">  148</a></span>&#160;      <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">  149</a></span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>;</div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">  150</a></span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">    /// Set of live physical registers for updating kill flags.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">  153</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6033aec7d1efaf3382a75b5032ff3c0a">ScheduleDAGInstrs</a>(<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                               <span class="keyword">const</span> <a class="code" href="../../dd/d77/classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;mli,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                               <span class="keyword">const</span> <a class="code" href="../../d5/d04/classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;mdt,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                               <span class="keywordtype">bool</span> IsPostRAFlag,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                               <span class="keywordtype">bool</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a> = <span class="keyword">false</span>,</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                               <a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a> = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">  163</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">~ScheduleDAGInstrs</a>() {}</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">  165</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">isPostRA</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>; }</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">    /// \brief Expose LiveIntervals for use in DAG mutators and such.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">  168</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">getLIS</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>; }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">    /// \brief Get the machine model for instruction scheduling.</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">  171</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">getSchedModel</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> &amp;<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>; }</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">    /// \brief Resolve and cache a resolved scheduling class for an SUnit.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">  174</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a>(<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">if</span> (!SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a> &amp;&amp; <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>())</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>());</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="keywordflow">return</span> SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">SchedClass</a>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    }</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">    /// begin - Return an iterator to the top of the current scheduling region.</span></div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">  181</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>; }</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">    /// end - Return an iterator to the bottom of the current scheduling region.</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">  184</a></span>&#160;<span class="comment"></span>    <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>; }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    /// newSUnit - Creates a new SUnit and return a ptr to it.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment"></span>    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">    /// getSUnit - Return an existing SUnit for this MI, or NULL.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"></span>    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">getSUnit</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">    /// startBlock - Prepare to perform scheduling in the given block.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">    /// finishBlock - Clean up after scheduling in the given block.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a>();</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">    /// Initialize the scheduler state for the next scheduling region.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                             <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                             <a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                             <span class="keywordtype">unsigned</span> regioninstrs);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">    /// Notify that the scheduler has finished scheduling the current region.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a>();</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">    /// buildSchedGraph - Build SUnits from the MachineBasicBlock that we are</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">    /// input.</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2">buildSchedGraph</a>(<a class="code" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA,</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                         <a class="code" href="../../d6/d7c/classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                         <a class="code" href="../../d1/d11/classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs = <span class="keyword">nullptr</span>);</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">    /// addSchedBarrierDeps - Add dependencies from instructions in the current</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">    /// list of instructions being scheduled to scheduling barrier. We want to</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">    /// make sure instructions which define registers that are either used by</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">    /// the terminator or are live-out are properly scheduled. This is</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">    /// especially important when the definition latency of the return value(s)</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">    /// are too high to be hidden by the branch or when the liveout registers</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">    /// used by instructions in the fallthrough block.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a>();</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">    /// schedule - Order nodes according to selected style, filling</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">    /// in the Sequence member.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment">    /// Typically, a scheduling algorithm will implement schedule() without</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">    /// overriding enterRegion() or exitRegion().</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule</a>() = 0;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">    /// finalizeSchedule - Allow targets to perform final scheduling actions at</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">    /// the level of the whole MachineFunction. By default does nothing.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">  231</a></span>&#160;<span class="comment"></span>    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a>() {}</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af9a04e6171f45b8be27781120caa723d">dumpNode</a>(<span class="keyword">const</span> <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">    /// Return a label for a DAG node that points to an instruction.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span>    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a>(<span class="keyword">const</span> <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">    /// Return a label for the region of code covered by the DAG.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"></span>    <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">    /// \brief Fix register kill flags that scheduling has made invalid.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa2b071164aa89a60879fbfd688e4160f">fixupKills</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a>();</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a>(<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a>(<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a>(<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a>(<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, <span class="keywordtype">unsigned</span> OperIdx);</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">    /// \brief PostRA helper for rewriting kill flags.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">startBlockForKills</a>(<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>);</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">    /// \brief Toggle a register operand kill flag.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">    /// Other adjustments may be made to the instruction if necessary. Return</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">    /// true if the operand has been deleted, false if not.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">toggleKillFlag</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO);</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  };</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">  /// newSUnit - Creates a new SUnit and return a ptr to it.</span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">  261</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">ScheduleDAGInstrs::newSUnit</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span>    <span class="keyword">const</span> <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *Addr = <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.empty() ? <span class="keyword">nullptr</span> : &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[0];</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span>    <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.push_back(<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a>(MI, (<span class="keywordtype">unsigned</span>)<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size()));</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((Addr == <span class="keyword">nullptr</span> || Addr == &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[0]) &amp;&amp;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;           <span class="stringliteral">&quot;SUnits std::vector reallocated on the fly!&quot;</span>);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.back().OrigNode = &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.back();</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">return</span> &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.back();</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// getSUnit - Return an existing SUnit for this MI, or NULL.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">  273</a></span>&#160;<span class="comment"></span>  <span class="keyword">inline</span> <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">ScheduleDAGInstrs::getSUnit</a>(<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <a class="code" href="../../d0/d17/classllvm_1_1DenseMapIterator.html">DenseMap&lt;MachineInstr*, SUnit*&gt;::const_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>.find(MI);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">if</span> (I == <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>.end())</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">return</span> I-&gt;second;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  }</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00552">ScheduleDAG.h:552</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1f9a4461e2c9ac06b97f55554f836d66"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">llvm::ScheduleDAGInstrs::finishBlock</a></div><div class="ttdeci">virtual void finishBlock()</div><div class="ttdoc">finishBlock - Clean up after scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00180">ScheduleDAGInstrs.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00103">TargetSchedule.cpp:103</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_ab5f749243df16c2d399b84f4de4d3eec"><div class="ttname"><a href="../../dc/d19/structllvm_1_1VReg2SUnit.html#ab5f749243df16c2d399b84f4de4d3eec">llvm::VReg2SUnit::getSparseSetIndex</a></div><div class="ttdeci">unsigned getSparseSetIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00040">ScheduleDAGInstrs.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa0f7275b32d79810c71102ca390273f3"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#aa0f7275b32d79810c71102ca390273f3">llvm::TargetRegisterInfo::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00294">TargetRegisterInfo.h:294</a></div></div>
<div class="ttc" id="TargetSchedule_8h_html"><div class="ttname"><a href="../../dc/d65/TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">llvm::PhysRegSUOper</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00047">ScheduleDAGInstrs.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a10acc9310a21d9a8191d3d84916bdffb"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">llvm::ScheduleDAGInstrs::addVRegDefDeps</a></div><div class="ttdeci">void addVRegDefDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00376">ScheduleDAGInstrs.cpp:376</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a84887b0eb2d09991dd779c7a29a89ae2"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2">llvm::ScheduleDAGInstrs::buildSchedGraph</a></div><div class="ttdeci">void buildSchedGraph(AliasAnalysis *AA, RegPressureTracker *RPTracker=nullptr, PressureDiffs *PDiffs=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00734">ScheduleDAGInstrs.cpp:734</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af9a04e6171f45b8be27781120caa723d"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af9a04e6171f45b8be27781120caa723d">llvm::ScheduleDAGInstrs::dumpNode</a></div><div class="ttdeci">void dumpNode(const SUnit *SU) const override</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01193">ScheduleDAGInstrs.cpp:1193</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="../../d5/d64/classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00529">DenseMap.h:529</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2ad332011e2040d133de24f33cf3f4cd"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">llvm::ScheduleDAGInstrs::CanHandleTerminators</a></div><div class="ttdeci">bool CanHandleTerminators</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00100">ScheduleDAGInstrs.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aeb9c314de586393b2cb695733eeafc6c"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const </div><div class="ttdoc">begin - Return an iterator to the top of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00181">ScheduleDAGInstrs.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6717374178b6677be5b2f5d227d312cf"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">llvm::ScheduleDAGInstrs::getSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClass(SUnit *SU) const </div><div class="ttdoc">Resolve and cache a resolved scheduling class for an SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00174">ScheduleDAGInstrs.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af1c8be2ff5fd8eab8091e6ffa40ded8d"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a></div><div class="ttdeci">unsigned NumRegionInstrs</div><div class="ttdoc">Instructions in this region (distance(RegionBegin, RegionEnd)). </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00115">ScheduleDAGInstrs.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a504d1b35196a1a4c778b3837566ea7b7"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">llvm::ScheduleDAGInstrs::isPostRA</a></div><div class="ttdeci">bool isPostRA() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00165">ScheduleDAGInstrs.h:165</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a56fbc3f460289602ce8a51538ebc1e26"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">llvm::ScheduleDAGInstrs::addPhysRegDataDeps</a></div><div class="ttdeci">void addPhysRegDataDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00252">ScheduleDAGInstrs.cpp:252</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aa2b071164aa89a60879fbfd688e4160f"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa2b071164aa89a60879fbfd688e4160f">llvm::ScheduleDAGInstrs::fixupKills</a></div><div class="ttdeci">void fixupKills(MachineBasicBlock *MBB)</div><div class="ttdoc">Fix register kill flags that scheduling has made invalid. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01105">ScheduleDAGInstrs.cpp:1105</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2822215b7634783aece96ef695a72f1d"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">llvm::ScheduleDAGInstrs::startBlock</a></div><div class="ttdeci">virtual void startBlock(MachineBasicBlock *BB)</div><div class="ttdoc">startBlock - Prepare to perform scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00176">ScheduleDAGInstrs.cpp:176</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a6dfd880a5892988854fec42bc66a9b85"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a6dfd880a5892988854fec42bc66a9b85">llvm::PhysRegSUOper::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00050">ScheduleDAGInstrs.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab077d62392fe288ad041b43622d93346"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">llvm::ScheduleDAGInstrs::getSchedModel</a></div><div class="ttdeci">const TargetSchedModel * getSchedModel() const </div><div class="ttdoc">Get the machine model for instruction scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00171">ScheduleDAGInstrs.h:171</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_a419258ce1004e465d7ac330fa721ab77"><div class="ttname"><a href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a419258ce1004e465d7ac330fa721ab77">llvm::VReg2SUnit::VirtReg</a></div><div class="ttdeci">unsigned VirtReg</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00035">ScheduleDAGInstrs.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="../../d7/df6/classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/dc5/LiveIntervalAnalysis_8h_source.html#l00050">LiveIntervalAnalysis.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a4afc086f7471b060731e7fbf248958f4"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">llvm::ScheduleDAGInstrs::PendingLoads</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt; PendingLoads</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00142">ScheduleDAGInstrs.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00112">ScheduleDAGInstrs.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a077eef2c61ca462db1800cc506092d38"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, SUnit * &gt; MISUnitMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_ae059bbf3cf99bd7c6ce60344d9e66ee0"><div class="ttname"><a href="../../dc/d19/structllvm_1_1VReg2SUnit.html#ae059bbf3cf99bd7c6ce60344d9e66ee0">llvm::VReg2SUnit::VReg2SUnit</a></div><div class="ttdeci">VReg2SUnit(unsigned reg, SUnit *su)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00038">ScheduleDAGInstrs.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae8625c1e6c9bc82f2eaef39d3fff65a8"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">llvm::ScheduleDAGInstrs::addSchedBarrierDeps</a></div><div class="ttdeci">void addSchedBarrierDeps()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00213">ScheduleDAGInstrs.cpp:213</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00032">TargetSchedule.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html"><div class="ttname"><a href="../../dc/d19/structllvm_1_1VReg2SUnit.html">llvm::VReg2SUnit</a></div><div class="ttdoc">An individual mapping from virtual register number to SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00034">ScheduleDAGInstrs.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="../../d4/d31/classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d70/AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">Abstract Stack Frame Information. </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d80/MachineFrameInfo_8h_source.html#l00080">MachineFrameInfo.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6837fb2c08f4c8c986a4689a37ca93cf"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">llvm::ScheduleDAGInstrs::DbgValues</a></div><div class="ttdeci">DbgValueVector DbgValues</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00149">ScheduleDAGInstrs.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a48dac2c15614f61bd7cb73fe322099fa"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">llvm::ScheduleDAGInstrs::MFI</a></div><div class="ttdeci">const MachineFrameInfo * MFI</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00080">ScheduleDAGInstrs.h:80</a></div></div>
<div class="ttc" id="namespacellvm_html_ac8868929093ac25f2e201253906af195"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ac8868929093ac25f2e201253906af195">llvm::VReg2UseMap</a></div><div class="ttdeci">SparseMultiSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt; VReg2UseMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00072">ScheduleDAGInstrs.h:72</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a36313119b2c51cd23a72a56123e20bba"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a36313119b2c51cd23a72a56123e20bba">llvm::PhysRegSUOper::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00048">ScheduleDAGInstrs.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00109">ScheduleDAGInstrs.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a0f958ee7dc9902af4093fe8fabbabd6e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">llvm::ScheduleDAGInstrs::addVRegUseDeps</a></div><div class="ttdeci">void addVRegUseDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00414">ScheduleDAGInstrs.cpp:414</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1a23f5e657727a730e585ad461d914d8"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">llvm::ScheduleDAGInstrs::MLI</a></div><div class="ttdeci">const MachineLoopInfo &amp; MLI</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00078">ScheduleDAGInstrs.h:78</a></div></div>
<div class="ttc" id="namespacellvm_html_a8cfe9e2c1e8dfbcff85d648cd671f01e"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a8cfe9e2c1e8dfbcff85d648cd671f01e">llvm::Reg2SUnitsMap</a></div><div class="ttdeci">SparseMultiSet&lt; PhysRegSUOper, llvm::identity&lt; unsigned &gt;, uint16_t &gt; Reg2SUnitsMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00061">ScheduleDAGInstrs.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aecc4d170587e25346f72971969bef3f9"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">llvm::ScheduleDAGInstrs::VRegUses</a></div><div class="ttdeci">VReg2UseMap VRegUses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00124">ScheduleDAGInstrs.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a73edb004de8911374552b25481e9e9c3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a></div><div class="ttdeci">bool IsPostRA</div><div class="ttdoc">isPostRA flag indicates vregs cannot be present. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00089">ScheduleDAGInstrs.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae8727d434d20639d563849891f5ca1e1"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">llvm::ScheduleDAGInstrs::enterRegion</a></div><div class="ttdeci">virtual void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs)</div><div class="ttdoc">Initialize the scheduler state for the next scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00189">ScheduleDAGInstrs.cpp:189</a></div></div>
<div class="ttc" id="namespacellvm_html_ab78de9ac9414036f18d603bf60050882"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab78de9ac9414036f18d603bf60050882">llvm::VReg2SUnitMap</a></div><div class="ttdeci">SparseSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt; VReg2SUnitMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00067">ScheduleDAGInstrs.h:67</a></div></div>
<div class="ttc" id="IndVarSimplify2_8cpp_html_ac4f815981d19a995ed4c02690e805630"><div class="ttname"><a href="../../d3/d9e/IndVarSimplify2_8cpp.html#ac4f815981d19a995ed4c02690e805630">llvm</a></div><div class="ttdeci">Induction Variable as in old llvm</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d9e/IndVarSimplify2_8cpp_source.html#l00157">IndVarSimplify2.cpp:157</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a315b06a83e904cae88da78235abfb78a"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a315b06a83e904cae88da78235abfb78a">llvm::PhysRegSUOper::OpIdx</a></div><div class="ttdeci">int OpIdx</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00049">ScheduleDAGInstrs.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiffs_html"><div class="ttname"><a href="../../d1/d11/classllvm_1_1PressureDiffs.html">llvm::PressureDiffs</a></div><div class="ttdoc">Array of PressureDiffs. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/df1/RegisterPressure_8h_source.html#l00156">RegisterPressure.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_adf7cb9b8e5dda7b42273e79048f1b8b3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs::RemoveKillFlags</a></div><div class="ttdeci">bool RemoveKillFlags</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00093">ScheduleDAGInstrs.h:93</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="../../d3/d2c/Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae5699f6d46c8153c84b71e21a9259e9e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs</a></div><div class="ttdeci">virtual ~ScheduleDAGInstrs()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00163">ScheduleDAGInstrs.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="../../d6/d7c/classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/df1/RegisterPressure_8h_source.html#l00250">RegisterPressure.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a5b7f785c0a719640a922fece8a550100"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">llvm::ScheduleDAGInstrs::VRegDefs</a></div><div class="ttdeci">VReg2SUnitMap VRegDefs</div><div class="ttdoc">Track the last instruction in this region defining each virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00137">ScheduleDAGInstrs.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abc5a5c32ac78a99ee2633dbbeec20397"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">llvm::ScheduleDAGInstrs::exitRegion</a></div><div class="ttdeci">virtual void exitRegion()</div><div class="ttdoc">Notify that the scheduler has finished scheduling the current region. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00201">ScheduleDAGInstrs.cpp:201</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a2b2c6049e5141829267f4f9193b475d4"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a2b2c6049e5141829267f4f9193b475d4">llvm::SUnit::SchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * SchedClass</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00266">ScheduleDAG.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2cd25ceae77621ea3d813a2afdab127b"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">llvm::ScheduleDAGInstrs::getLIS</a></div><div class="ttdeci">LiveIntervals * getLIS() const </div><div class="ttdoc">Expose LiveIntervals for use in DAG mutators and such. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00168">ScheduleDAGInstrs.h:168</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a23f7a6c4d1be0ca66f44eb4aa499075a"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">llvm::ScheduleDAGInstrs::getDAGName</a></div><div class="ttdeci">std::string getDAGName() const override</div><div class="ttdoc">Return a label for the region of code covered by the DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01213">ScheduleDAGInstrs.cpp:1213</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab805a4eee0a4f76e28dd11bcc86b1083"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">llvm::ScheduleDAGInstrs::MDT</a></div><div class="ttdeci">const MachineDominatorTree &amp; MDT</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00079">ScheduleDAGInstrs.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2e9425c046cf742bfbb9ebb96466d8e5"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">llvm::ScheduleDAGInstrs::addPhysRegDeps</a></div><div class="ttdeci">void addPhysRegDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00295">ScheduleDAGInstrs.cpp:295</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_afbb37cc24abd3ed381b0fd496351bd17"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">llvm::ScheduleDAGInstrs::getGraphNodeLabel</a></div><div class="ttdeci">std::string getGraphNodeLabel(const SUnit *SU) const override</div><div class="ttdoc">Return a label for a DAG node that points to an instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01199">ScheduleDAGInstrs.cpp:1199</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_aede5b97ee71acf0e3d68847f2a433039"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#aede5b97ee71acf0e3d68847f2a433039">llvm::PhysRegSUOper::PhysRegSUOper</a></div><div class="ttdeci">PhysRegSUOper(SUnit *su, int op, unsigned R)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00052">ScheduleDAGInstrs.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2cf4a0da0c23b860c4a0e1837a9bcc93"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">llvm::ScheduleDAGInstrs::toggleKillFlag</a></div><div class="ttdeci">bool toggleKillFlag(MachineInstr *MI, MachineOperand &amp;MO)</div><div class="ttdoc">Toggle a register operand kill flag. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01073">ScheduleDAGInstrs.cpp:1073</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae384109023f32441ff89f13b79be6b89"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">llvm::ScheduleDAGInstrs::Defs</a></div><div class="ttdeci">Reg2SUnitsMap Defs</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00133">ScheduleDAGInstrs.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a7c30ee6cdef3f4784c192654dcb9bab0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">llvm::ScheduleDAGInstrs::finalizeSchedule</a></div><div class="ttdeci">virtual void finalizeSchedule()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00231">ScheduleDAGInstrs.h:231</a></div></div>
<div class="ttc" id="SparseMultiSet_8h_html"><div class="ttname"><a href="../../d2/df3/SparseMultiSet_8h.html">SparseMultiSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ac0cecc651db330128468e08794794f5c"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">llvm::ScheduleDAGInstrs::schedule</a></div><div class="ttdeci">virtual void schedule()=0</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aa1a4554243ad6d8f52e7d12a74f0cded"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const </div><div class="ttdoc">end - Return an iterator to the bottom of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00184">ScheduleDAGInstrs.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6cf6c94d54730c618ac5f86d2140d032"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">llvm::ScheduleDAGInstrs::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit(MachineInstr *MI) const </div><div class="ttdoc">getSUnit - Return an existing SUnit for this MI, or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00273">ScheduleDAGInstrs.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00076">ScheduleDAGInstrs.h:76</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="SparseSet_8h_html"><div class="ttname"><a href="../../de/d7c/SparseSet_8h.html">SparseSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html">llvm::SparseSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="../../d9/d26/TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00134">ScheduleDAGInstrs.h:134</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html_a8e1076225a797c30cfa2d67b66a3ef15"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html#a8e1076225a797c30cfa2d67b66a3ef15">llvm::PhysRegSUOper::getSparseSetIndex</a></div><div class="ttdeci">unsigned getSparseSetIndex() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00054">ScheduleDAGInstrs.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6c497ec4b863f7d59aa3678740331c8e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">llvm::ScheduleDAGInstrs::newSUnit</a></div><div class="ttdeci">SUnit * newSUnit(MachineInstr *MI)</div><div class="ttdoc">newSUnit - Creates a new SUnit and return a ptr to it. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00261">ScheduleDAGInstrs.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapIterator_html"><div class="ttname"><a href="../../d0/d17/classllvm_1_1DenseMapIterator.html">llvm::DenseMapIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d73/DenseMap_8h_source.html#l00037">DenseMap.h:37</a></div></div>
<div class="ttc" id="ScheduleDAG_8h_html"><div class="ttname"><a href="../../dc/da4/ScheduleDAG_8h.html">ScheduleDAG.h</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a0149ff5173c451e6501f3a817ff73ac3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">llvm::ScheduleDAGInstrs::startBlockForKills</a></div><div class="ttdeci">void startBlockForKills(MachineBasicBlock *BB)</div><div class="ttdoc">PostRA helper for rewriting kill flags. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01055">ScheduleDAGInstrs.cpp:1055</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6033aec7d1efaf3382a75b5032ff3c0a"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6033aec7d1efaf3382a75b5032ff3c0a">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs</a></div><div class="ttdeci">ScheduleDAGInstrs(MachineFunction &amp;mf, const MachineLoopInfo &amp;mli, const MachineDominatorTree &amp;mdt, bool IsPostRAFlag, bool RemoveKillFlags=false, LiveIntervals *LIS=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs.cpp:52</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a705a0975de8335b0b6bdbbae165e8f5c"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">llvm::ScheduleDAGInstrs::initSUnits</a></div><div class="ttdeci">void initSUnits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00684">ScheduleDAGInstrs.cpp:684</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html">llvm::SparseMultiSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a25ae020b571d18d34d03097d91ca0f40"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">llvm::ScheduleDAGInstrs::FirstDbgValue</a></div><div class="ttdeci">MachineInstr * FirstDbgValue</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00150">ScheduleDAGInstrs.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00106">ScheduleDAGInstrs.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineLoopInfo_html"><div class="ttname"><a href="../../dd/d77/classllvm_1_1MachineLoopInfo.html">llvm::MachineLoopInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d4e/MachineLoopInfo_8h_source.html#l00073">MachineLoopInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="../../d5/d04/classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d1f/MachineDominators_8h_source.html#l00040">MachineDominators.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ac76418e3ba338f5559dd57d087da159e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">llvm::ScheduleDAGInstrs::LiveRegs</a></div><div class="ttdeci">BitVector LiveRegs</div><div class="ttdoc">Set of live physical registers for updating kill flags. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00153">ScheduleDAGInstrs.h:153</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a81f901b06e024f4f2f50e1831c0d4b9e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">llvm::ScheduleDAGInstrs::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdoc">Live Intervals provides reaching defs in preRA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00083">ScheduleDAGInstrs.h:83</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html_a62cea84ba15a90f1f6c497f16d8eeda3"><div class="ttname"><a href="../../dc/d19/structllvm_1_1VReg2SUnit.html#a62cea84ba15a90f1f6c497f16d8eeda3">llvm::VReg2SUnit::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00036">ScheduleDAGInstrs.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a5c8f93623f55c06341ca6b954a3dbebe"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">llvm::ScheduleDAGInstrs::DbgValueVector</a></div><div class="ttdeci">std::vector&lt; std::pair&lt; MachineInstr *, MachineInstr * &gt; &gt; DbgValueVector</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00148">ScheduleDAGInstrs.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_211fb134ce6a4c3329568c5b3817f0ae.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_42b7c03b90d0743012a0c22c2acb888c.html">include</a></li><li class="navelem"><a class="el" href="../../dir_1db801ab5e4505c9d269a48adfc85282.html">llvm</a></li><li class="navelem"><a class="el" href="../../dir_b07939462e4821241667b3c186b64b6b.html">CodeGen</a></li><li class="navelem"><a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h.html">ScheduleDAGInstrs.h</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:39:11 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
