
BLDC-IHM08M1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c34  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08003e04  08003e04  00013e04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fbc  08003fbc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003fbc  08003fbc  00013fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fc4  08003fc4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fc4  08003fc4  00013fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fc8  08003fc8  00013fc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003fcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000070  0800403c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000013c  0800403c  0002013c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001209d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002712  00000000  00000000  0003213d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d98  00000000  00000000  00034850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c90  00000000  00000000  000355e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003613  00000000  00000000  00036278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011452  00000000  00000000  0003988b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d25f4  00000000  00000000  0004acdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011d2d1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f34  00000000  00000000  0011d324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003dec 	.word	0x08003dec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003dec 	.word	0x08003dec

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08a      	sub	sp, #40	; 0x28
 80005ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ae:	f107 0314 	add.w	r3, r7, #20
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	4b5c      	ldr	r3, [pc, #368]	; (8000734 <MX_GPIO_Init+0x18c>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4a5b      	ldr	r2, [pc, #364]	; (8000734 <MX_GPIO_Init+0x18c>)
 80005c8:	f043 0304 	orr.w	r3, r3, #4
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4b59      	ldr	r3, [pc, #356]	; (8000734 <MX_GPIO_Init+0x18c>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0304 	and.w	r3, r3, #4
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	4b55      	ldr	r3, [pc, #340]	; (8000734 <MX_GPIO_Init+0x18c>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a54      	ldr	r2, [pc, #336]	; (8000734 <MX_GPIO_Init+0x18c>)
 80005e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b52      	ldr	r3, [pc, #328]	; (8000734 <MX_GPIO_Init+0x18c>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b4e      	ldr	r3, [pc, #312]	; (8000734 <MX_GPIO_Init+0x18c>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a4d      	ldr	r2, [pc, #308]	; (8000734 <MX_GPIO_Init+0x18c>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b4b      	ldr	r3, [pc, #300]	; (8000734 <MX_GPIO_Init+0x18c>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b47      	ldr	r3, [pc, #284]	; (8000734 <MX_GPIO_Init+0x18c>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a46      	ldr	r2, [pc, #280]	; (8000734 <MX_GPIO_Init+0x18c>)
 800061c:	f043 0302 	orr.w	r3, r3, #2
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b44      	ldr	r3, [pc, #272]	; (8000734 <MX_GPIO_Init+0x18c>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0302 	and.w	r3, r3, #2
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|S1_L_Pin|S1_H_Pin|S2_H_Pin
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 61f4 	mov.w	r1, #1952	; 0x7a0
 8000634:	4840      	ldr	r0, [pc, #256]	; (8000738 <MX_GPIO_Init+0x190>)
 8000636:	f001 f80b 	bl	8001650 <HAL_GPIO_WritePin>
                          |S3_H_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S2_L_Pin|S3_L_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2103      	movs	r1, #3
 800063e:	483f      	ldr	r0, [pc, #252]	; (800073c <MX_GPIO_Init+0x194>)
 8000640:	f001 f806 	bl	8001650 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000644:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000648:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800064a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800064e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000654:	f107 0314 	add.w	r3, r7, #20
 8000658:	4619      	mov	r1, r3
 800065a:	4839      	ldr	r0, [pc, #228]	; (8000740 <MX_GPIO_Init+0x198>)
 800065c:	f000 fe4c 	bl	80012f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000660:	2320      	movs	r3, #32
 8000662:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000664:	2301      	movs	r3, #1
 8000666:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2300      	movs	r3, #0
 800066e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000670:	f107 0314 	add.w	r3, r7, #20
 8000674:	4619      	mov	r1, r3
 8000676:	4830      	ldr	r0, [pc, #192]	; (8000738 <MX_GPIO_Init+0x190>)
 8000678:	f000 fe3e 	bl	80012f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = S1_L_Pin;
 800067c:	2380      	movs	r3, #128	; 0x80
 800067e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000680:	2301      	movs	r3, #1
 8000682:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000684:	2302      	movs	r3, #2
 8000686:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000688:	2300      	movs	r3, #0
 800068a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(S1_L_GPIO_Port, &GPIO_InitStruct);
 800068c:	f107 0314 	add.w	r3, r7, #20
 8000690:	4619      	mov	r1, r3
 8000692:	4829      	ldr	r0, [pc, #164]	; (8000738 <MX_GPIO_Init+0x190>)
 8000694:	f000 fe30 	bl	80012f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = S2_L_Pin|S3_L_Pin;
 8000698:	2303      	movs	r3, #3
 800069a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069c:	2301      	movs	r3, #1
 800069e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006a0:	2302      	movs	r3, #2
 80006a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a4:	2300      	movs	r3, #0
 80006a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006a8:	f107 0314 	add.w	r3, r7, #20
 80006ac:	4619      	mov	r1, r3
 80006ae:	4823      	ldr	r0, [pc, #140]	; (800073c <MX_GPIO_Init+0x194>)
 80006b0:	f000 fe22 	bl	80012f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 80006b4:	f44f 6381 	mov.w	r3, #1032	; 0x408
 80006b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80006ba:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80006be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006c0:	2301      	movs	r3, #1
 80006c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	481c      	ldr	r0, [pc, #112]	; (800073c <MX_GPIO_Init+0x194>)
 80006cc:	f000 fe14 	bl	80012f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = S1_H_Pin|S2_H_Pin|S3_H_Pin;
 80006d0:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80006d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d6:	2301      	movs	r3, #1
 80006d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006da:	2301      	movs	r3, #1
 80006dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006de:	2300      	movs	r3, #0
 80006e0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e2:	f107 0314 	add.w	r3, r7, #20
 80006e6:	4619      	mov	r1, r3
 80006e8:	4813      	ldr	r0, [pc, #76]	; (8000738 <MX_GPIO_Init+0x190>)
 80006ea:	f000 fe05 	bl	80012f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = H1_Pin;
 80006ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80006f4:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80006f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006fa:	2301      	movs	r3, #1
 80006fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 80006fe:	f107 0314 	add.w	r3, r7, #20
 8000702:	4619      	mov	r1, r3
 8000704:	480c      	ldr	r0, [pc, #48]	; (8000738 <MX_GPIO_Init+0x190>)
 8000706:	f000 fdf7 	bl	80012f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	2009      	movs	r0, #9
 8000710:	f000 fdbb 	bl	800128a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000714:	2009      	movs	r0, #9
 8000716:	f000 fdd4 	bl	80012c2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800071a:	2200      	movs	r2, #0
 800071c:	2100      	movs	r1, #0
 800071e:	2028      	movs	r0, #40	; 0x28
 8000720:	f000 fdb3 	bl	800128a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000724:	2028      	movs	r0, #40	; 0x28
 8000726:	f000 fdcc 	bl	80012c2 <HAL_NVIC_EnableIRQ>

}
 800072a:	bf00      	nop
 800072c:	3728      	adds	r7, #40	; 0x28
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	40023800 	.word	0x40023800
 8000738:	40020000 	.word	0x40020000
 800073c:	40020400 	.word	0x40020400
 8000740:	40020800 	.word	0x40020800

08000744 <HS_Calculate_State>:

// ---------------------------------------------------------------------------+
// -- calc state
// ---------------------------------------------------------------------------+
uint8_t HS_Calculate_State()
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b084      	sub	sp, #16
 8000748:	af00      	add	r7, sp, #0

	uint8_t commutation_state[] = {
 800074a:	4a1e      	ldr	r2, [pc, #120]	; (80007c4 <HS_Calculate_State+0x80>)
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000752:	e883 0003 	stmia.w	r3, {r0, r1}
		 3, //	| 6
		 7, //	| 7
	};

	// read current HALL values
	uint8_t val_H1 = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 8000756:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800075a:	481b      	ldr	r0, [pc, #108]	; (80007c8 <HS_Calculate_State+0x84>)
 800075c:	f000 ff60 	bl	8001620 <HAL_GPIO_ReadPin>
 8000760:	4603      	mov	r3, r0
 8000762:	73fb      	strb	r3, [r7, #15]
	uint8_t val_H2 = HAL_GPIO_ReadPin(H2_GPIO_Port, H2_Pin);
 8000764:	2108      	movs	r1, #8
 8000766:	4819      	ldr	r0, [pc, #100]	; (80007cc <HS_Calculate_State+0x88>)
 8000768:	f000 ff5a 	bl	8001620 <HAL_GPIO_ReadPin>
 800076c:	4603      	mov	r3, r0
 800076e:	73bb      	strb	r3, [r7, #14]
	uint8_t val_H3 = HAL_GPIO_ReadPin(H3_GPIO_Port, H3_Pin);
 8000770:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000774:	4815      	ldr	r0, [pc, #84]	; (80007cc <HS_Calculate_State+0x88>)
 8000776:	f000 ff53 	bl	8001620 <HAL_GPIO_ReadPin>
 800077a:	4603      	mov	r3, r0
 800077c:	737b      	strb	r3, [r7, #13]

	// compound values
	uint8_t total_val = (val_H3 << 2) | (val_H2 << 1) | (val_H1  << 0);
 800077e:	7b7b      	ldrb	r3, [r7, #13]
 8000780:	009b      	lsls	r3, r3, #2
 8000782:	b25a      	sxtb	r2, r3
 8000784:	7bbb      	ldrb	r3, [r7, #14]
 8000786:	005b      	lsls	r3, r3, #1
 8000788:	b25b      	sxtb	r3, r3
 800078a:	4313      	orrs	r3, r2
 800078c:	b25a      	sxtb	r2, r3
 800078e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000792:	4313      	orrs	r3, r2
 8000794:	b25b      	sxtb	r3, r3
 8000796:	733b      	strb	r3, [r7, #12]

	// sanity check
	// TODO add some kind of emergency stop here?
	if(total_val < 1 || total_val > 6)
 8000798:	7b3b      	ldrb	r3, [r7, #12]
 800079a:	2b00      	cmp	r3, #0
 800079c:	d002      	beq.n	80007a4 <HS_Calculate_State+0x60>
 800079e:	7b3b      	ldrb	r3, [r7, #12]
 80007a0:	2b06      	cmp	r3, #6
 80007a2:	d901      	bls.n	80007a8 <HS_Calculate_State+0x64>
	{
		return 0; // this should not be happening
 80007a4:	2300      	movs	r3, #0
 80007a6:	e009      	b.n	80007bc <HS_Calculate_State+0x78>
	}

	_hs_state = commutation_state[total_val];
 80007a8:	7b3b      	ldrb	r3, [r7, #12]
 80007aa:	f107 0210 	add.w	r2, r7, #16
 80007ae:	4413      	add	r3, r2
 80007b0:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80007b4:	4b06      	ldr	r3, [pc, #24]	; (80007d0 <HS_Calculate_State+0x8c>)
 80007b6:	701a      	strb	r2, [r3, #0]

	return _hs_state;
 80007b8:	4b05      	ldr	r3, [pc, #20]	; (80007d0 <HS_Calculate_State+0x8c>)
 80007ba:	781b      	ldrb	r3, [r3, #0]
}
 80007bc:	4618      	mov	r0, r3
 80007be:	3710      	adds	r7, #16
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	08003e04 	.word	0x08003e04
 80007c8:	40020000 	.word	0x40020000
 80007cc:	40020400 	.word	0x40020400
 80007d0:	20000098 	.word	0x20000098

080007d4 <__io_putchar>:
/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
int __io_putchar(int ch)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
    if (ch == '\n') {
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	2b0a      	cmp	r3, #10
 80007e0:	d109      	bne.n	80007f6 <__io_putchar+0x22>
        uint8_t ch2 = '\r';
 80007e2:	230d      	movs	r3, #13
 80007e4:	73fb      	strb	r3, [r7, #15]
        HAL_UART_Transmit(&huart2, &ch2, 1, HAL_MAX_DELAY);
 80007e6:	f107 010f 	add.w	r1, r7, #15
 80007ea:	f04f 33ff 	mov.w	r3, #4294967295
 80007ee:	2201      	movs	r2, #1
 80007f0:	4807      	ldr	r0, [pc, #28]	; (8000810 <__io_putchar+0x3c>)
 80007f2:	f002 f8aa 	bl	800294a <HAL_UART_Transmit>
    }

    HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80007f6:	1d39      	adds	r1, r7, #4
 80007f8:	f04f 33ff 	mov.w	r3, #4294967295
 80007fc:	2201      	movs	r2, #1
 80007fe:	4804      	ldr	r0, [pc, #16]	; (8000810 <__io_putchar+0x3c>)
 8000800:	f002 f8a3 	bl	800294a <HAL_UART_Transmit>
    return 1;
 8000804:	2301      	movs	r3, #1
}
 8000806:	4618      	mov	r0, r3
 8000808:	3710      	adds	r7, #16
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	200000e4 	.word	0x200000e4

08000814 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000814:	b5b0      	push	{r4, r5, r7, lr}
 8000816:	b086      	sub	sp, #24
 8000818:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800081a:	f000 fbc5 	bl	8000fa8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081e:	f000 f8fb 	bl	8000a18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000822:	f7ff fec1 	bl	80005a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000826:	f000 fb23 	bl	8000e70 <MX_USART2_UART_Init>
  MX_TIM7_Init();
 800082a:	f000 fac3 	bl	8000db4 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // welcome message
  HAL_UART_Transmit(&huart2, (uint8_t *)WELCOME_MSG, strlen(WELCOME_MSG), HAL_MAX_DELAY);
 800082e:	f04f 33ff 	mov.w	r3, #4294967295
 8000832:	222d      	movs	r2, #45	; 0x2d
 8000834:	4971      	ldr	r1, [pc, #452]	; (80009fc <main+0x1e8>)
 8000836:	4872      	ldr	r0, [pc, #456]	; (8000a00 <main+0x1ec>)
 8000838:	f002 f887 	bl	800294a <HAL_UART_Transmit>

  // init globals
//  glob_state = 1;
//  SS_Commutate_Type5(glob_state);
  uint8_t val_HS;
  uint8_t val_H1 = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 800083c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000840:	4870      	ldr	r0, [pc, #448]	; (8000a04 <main+0x1f0>)
 8000842:	f000 feed 	bl	8001620 <HAL_GPIO_ReadPin>
 8000846:	4603      	mov	r3, r0
 8000848:	713b      	strb	r3, [r7, #4]
  uint8_t val_H2 = HAL_GPIO_ReadPin(H2_GPIO_Port, H2_Pin);
 800084a:	2108      	movs	r1, #8
 800084c:	486e      	ldr	r0, [pc, #440]	; (8000a08 <main+0x1f4>)
 800084e:	f000 fee7 	bl	8001620 <HAL_GPIO_ReadPin>
 8000852:	4603      	mov	r3, r0
 8000854:	70fb      	strb	r3, [r7, #3]
  uint8_t val_H3 = HAL_GPIO_ReadPin(H3_GPIO_Port, H3_Pin);
 8000856:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800085a:	486b      	ldr	r0, [pc, #428]	; (8000a08 <main+0x1f4>)
 800085c:	f000 fee0 	bl	8001620 <HAL_GPIO_ReadPin>
 8000860:	4603      	mov	r3, r0
 8000862:	70bb      	strb	r3, [r7, #2]

  uint8_t val_HS_OLD;
  uint8_t counter = 0;
 8000864:	2300      	movs	r3, #0
 8000866:	717b      	strb	r3, [r7, #5]
  uint8_t revolution;
  uint8_t delay=1;
 8000868:	2301      	movs	r3, #1
 800086a:	707b      	strb	r3, [r7, #1]
  // start timers
//  HAL_TIM_Base_Start_IT(&htim6);
  HAL_TIM_Base_Start_IT(&htim7);
 800086c:	4867      	ldr	r0, [pc, #412]	; (8000a0c <main+0x1f8>)
 800086e:	f001 fd45 	bl	80022fc <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
#define SIMPLE_TEST

  while (1)
  {
	  HAL_GPIO_WritePin(S1_H_GPIO_Port, S1_H_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000878:	4862      	ldr	r0, [pc, #392]	; (8000a04 <main+0x1f0>)
 800087a:	f000 fee9 	bl	8001650 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(S1_L_GPIO_Port, S1_L_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	2180      	movs	r1, #128	; 0x80
 8000882:	4860      	ldr	r0, [pc, #384]	; (8000a04 <main+0x1f0>)
 8000884:	f000 fee4 	bl	8001650 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(S2_H_GPIO_Port, S2_H_Pin, GPIO_PIN_RESET);
 8000888:	2200      	movs	r2, #0
 800088a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800088e:	485d      	ldr	r0, [pc, #372]	; (8000a04 <main+0x1f0>)
 8000890:	f000 fede 	bl	8001650 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(S2_L_GPIO_Port, S2_L_Pin, GPIO_PIN_RESET);
 8000894:	2200      	movs	r2, #0
 8000896:	2101      	movs	r1, #1
 8000898:	485b      	ldr	r0, [pc, #364]	; (8000a08 <main+0x1f4>)
 800089a:	f000 fed9 	bl	8001650 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(S3_H_GPIO_Port, S3_H_Pin, GPIO_PIN_RESET);
 800089e:	2200      	movs	r2, #0
 80008a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a4:	4857      	ldr	r0, [pc, #348]	; (8000a04 <main+0x1f0>)
 80008a6:	f000 fed3 	bl	8001650 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(S3_L_GPIO_Port, S3_L_Pin, GPIO_PIN_RESET);
 80008aa:	2200      	movs	r2, #0
 80008ac:	2102      	movs	r1, #2
 80008ae:	4856      	ldr	r0, [pc, #344]	; (8000a08 <main+0x1f4>)
 80008b0:	f000 fece 	bl	8001650 <HAL_GPIO_WritePin>
	  //HAL_Delay(100);
	  /*if(val_HS>3)
		  val_HS=val_HS-3;
*/

	  switch (val_HS)
 80008b4:	79fb      	ldrb	r3, [r7, #7]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	2b05      	cmp	r3, #5
 80008ba:	d85b      	bhi.n	8000974 <main+0x160>
 80008bc:	a201      	add	r2, pc, #4	; (adr r2, 80008c4 <main+0xb0>)
 80008be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c2:	bf00      	nop
 80008c4:	080008dd 	.word	0x080008dd
 80008c8:	080008dd 	.word	0x080008dd
 80008cc:	08000903 	.word	0x08000903
 80008d0:	08000903 	.word	0x08000903
 80008d4:	08000929 	.word	0x08000929
 80008d8:	0800094f 	.word	0x0800094f
	  {
	  case 1:
	  case 2:
		  HAL_GPIO_WritePin(S2_H_GPIO_Port, S2_H_Pin, GPIO_PIN_SET); //do HS 2 od HS 6,1 i 3,4 // 5 opposite
 80008dc:	2201      	movs	r2, #1
 80008de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008e2:	4848      	ldr	r0, [pc, #288]	; (8000a04 <main+0x1f0>)
 80008e4:	f000 feb4 	bl	8001650 <HAL_GPIO_WritePin>
		  HAL_Delay(delay);
 80008e8:	787b      	ldrb	r3, [r7, #1]
 80008ea:	4618      	mov	r0, r3
 80008ec:	f000 fbce 	bl	800108c <HAL_Delay>
		  HAL_GPIO_WritePin(S2_L_GPIO_Port, S2_L_Pin, GPIO_PIN_SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	2101      	movs	r1, #1
 80008f4:	4844      	ldr	r0, [pc, #272]	; (8000a08 <main+0x1f4>)
 80008f6:	f000 feab 	bl	8001650 <HAL_GPIO_WritePin>
		  HAL_Delay(delay);
 80008fa:	787b      	ldrb	r3, [r7, #1]
 80008fc:	4618      	mov	r0, r3
 80008fe:	f000 fbc5 	bl	800108c <HAL_Delay>
	 case 3:
	 case 4:
		  HAL_GPIO_WritePin(S1_H_GPIO_Port, S1_H_Pin, GPIO_PIN_SET); //do HS 4 od HS 5,6 i 2,3 // 1 opposite
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000908:	483e      	ldr	r0, [pc, #248]	; (8000a04 <main+0x1f0>)
 800090a:	f000 fea1 	bl	8001650 <HAL_GPIO_WritePin>
		  HAL_Delay(delay);
 800090e:	787b      	ldrb	r3, [r7, #1]
 8000910:	4618      	mov	r0, r3
 8000912:	f000 fbbb 	bl	800108c <HAL_Delay>
		  HAL_GPIO_WritePin(S1_L_GPIO_Port, S1_L_Pin, GPIO_PIN_SET);
 8000916:	2201      	movs	r2, #1
 8000918:	2180      	movs	r1, #128	; 0x80
 800091a:	483a      	ldr	r0, [pc, #232]	; (8000a04 <main+0x1f0>)
 800091c:	f000 fe98 	bl	8001650 <HAL_GPIO_WritePin>
		  HAL_Delay(delay);
 8000920:	787b      	ldrb	r3, [r7, #1]
 8000922:	4618      	mov	r0, r3
 8000924:	f000 fbb2 	bl	800108c <HAL_Delay>

	 case 5:
		  HAL_GPIO_WritePin(S3_H_GPIO_Port, S3_H_Pin, GPIO_PIN_SET); // do HS 6 od HS 4,5 i 1,2 // 3 opposite
 8000928:	2201      	movs	r2, #1
 800092a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800092e:	4835      	ldr	r0, [pc, #212]	; (8000a04 <main+0x1f0>)
 8000930:	f000 fe8e 	bl	8001650 <HAL_GPIO_WritePin>
	  	  HAL_Delay(delay);
 8000934:	787b      	ldrb	r3, [r7, #1]
 8000936:	4618      	mov	r0, r3
 8000938:	f000 fba8 	bl	800108c <HAL_Delay>
		  HAL_GPIO_WritePin(S3_L_GPIO_Port, S3_L_Pin, GPIO_PIN_SET);
 800093c:	2201      	movs	r2, #1
 800093e:	2102      	movs	r1, #2
 8000940:	4831      	ldr	r0, [pc, #196]	; (8000a08 <main+0x1f4>)
 8000942:	f000 fe85 	bl	8001650 <HAL_GPIO_WritePin>
		  HAL_Delay(delay);
 8000946:	787b      	ldrb	r3, [r7, #1]
 8000948:	4618      	mov	r0, r3
 800094a:	f000 fb9f 	bl	800108c <HAL_Delay>
	 case 6:
		  HAL_GPIO_WritePin(S2_H_GPIO_Port, S2_H_Pin, GPIO_PIN_SET); //do HS 2 od HS 6,1 i 3,4 // 5 opposite
 800094e:	2201      	movs	r2, #1
 8000950:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000954:	482b      	ldr	r0, [pc, #172]	; (8000a04 <main+0x1f0>)
 8000956:	f000 fe7b 	bl	8001650 <HAL_GPIO_WritePin>
		  HAL_Delay(delay);
 800095a:	787b      	ldrb	r3, [r7, #1]
 800095c:	4618      	mov	r0, r3
 800095e:	f000 fb95 	bl	800108c <HAL_Delay>
		  HAL_GPIO_WritePin(S2_L_GPIO_Port, S2_L_Pin, GPIO_PIN_SET);
 8000962:	2201      	movs	r2, #1
 8000964:	2101      	movs	r1, #1
 8000966:	4828      	ldr	r0, [pc, #160]	; (8000a08 <main+0x1f4>)
 8000968:	f000 fe72 	bl	8001650 <HAL_GPIO_WritePin>
		  HAL_Delay(delay);
 800096c:	787b      	ldrb	r3, [r7, #1]
 800096e:	4618      	mov	r0, r3
 8000970:	f000 fb8c 	bl	800108c <HAL_Delay>
	  //default:
	  }
	  HAL_Delay(delay);
 8000974:	787b      	ldrb	r3, [r7, #1]
 8000976:	4618      	mov	r0, r3
 8000978:	f000 fb88 	bl	800108c <HAL_Delay>
		  val_H1 = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 800097c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000980:	4820      	ldr	r0, [pc, #128]	; (8000a04 <main+0x1f0>)
 8000982:	f000 fe4d 	bl	8001620 <HAL_GPIO_ReadPin>
 8000986:	4603      	mov	r3, r0
 8000988:	713b      	strb	r3, [r7, #4]
		  val_H2 = HAL_GPIO_ReadPin(H2_GPIO_Port, H2_Pin);
 800098a:	2108      	movs	r1, #8
 800098c:	481e      	ldr	r0, [pc, #120]	; (8000a08 <main+0x1f4>)
 800098e:	f000 fe47 	bl	8001620 <HAL_GPIO_ReadPin>
 8000992:	4603      	mov	r3, r0
 8000994:	70fb      	strb	r3, [r7, #3]
		  val_H3 = HAL_GPIO_ReadPin(H3_GPIO_Port, H3_Pin);
 8000996:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800099a:	481b      	ldr	r0, [pc, #108]	; (8000a08 <main+0x1f4>)
 800099c:	f000 fe40 	bl	8001620 <HAL_GPIO_ReadPin>
 80009a0:	4603      	mov	r3, r0
 80009a2:	70bb      	strb	r3, [r7, #2]
		  val_HS = HS_Calculate_State();
 80009a4:	f7ff fece 	bl	8000744 <HS_Calculate_State>
 80009a8:	4603      	mov	r3, r0
 80009aa:	71fb      	strb	r3, [r7, #7]
		  if(val_HS == 6 && val_HS != val_HS_OLD && val_HS != val_HS_OLD-1){
 80009ac:	79fb      	ldrb	r3, [r7, #7]
 80009ae:	2b06      	cmp	r3, #6
 80009b0:	d10b      	bne.n	80009ca <main+0x1b6>
 80009b2:	79fa      	ldrb	r2, [r7, #7]
 80009b4:	79bb      	ldrb	r3, [r7, #6]
 80009b6:	429a      	cmp	r2, r3
 80009b8:	d007      	beq.n	80009ca <main+0x1b6>
 80009ba:	79fa      	ldrb	r2, [r7, #7]
 80009bc:	79bb      	ldrb	r3, [r7, #6]
 80009be:	3b01      	subs	r3, #1
 80009c0:	429a      	cmp	r2, r3
 80009c2:	d002      	beq.n	80009ca <main+0x1b6>
			  counter++;
 80009c4:	797b      	ldrb	r3, [r7, #5]
 80009c6:	3301      	adds	r3, #1
 80009c8:	717b      	strb	r3, [r7, #5]
		  }
		  val_HS_OLD = val_HS;
 80009ca:	79fb      	ldrb	r3, [r7, #7]
 80009cc:	71bb      	strb	r3, [r7, #6]
		  revolution = counter/15;
 80009ce:	797b      	ldrb	r3, [r7, #5]
 80009d0:	4a0f      	ldr	r2, [pc, #60]	; (8000a10 <main+0x1fc>)
 80009d2:	fba2 2303 	umull	r2, r3, r2, r3
 80009d6:	08db      	lsrs	r3, r3, #3
 80009d8:	703b      	strb	r3, [r7, #0]
		  printf("Sensor 1: %d   Sensor 2: %d   Sensor3: %d    HS: %d    Counter: %d  Revolution: %d\n ",val_H1,val_H2,val_H3,val_HS, counter, revolution);
 80009da:	7938      	ldrb	r0, [r7, #4]
 80009dc:	78fc      	ldrb	r4, [r7, #3]
 80009de:	78bd      	ldrb	r5, [r7, #2]
 80009e0:	79fb      	ldrb	r3, [r7, #7]
 80009e2:	797a      	ldrb	r2, [r7, #5]
 80009e4:	7839      	ldrb	r1, [r7, #0]
 80009e6:	9102      	str	r1, [sp, #8]
 80009e8:	9201      	str	r2, [sp, #4]
 80009ea:	9300      	str	r3, [sp, #0]
 80009ec:	462b      	mov	r3, r5
 80009ee:	4622      	mov	r2, r4
 80009f0:	4601      	mov	r1, r0
 80009f2:	4808      	ldr	r0, [pc, #32]	; (8000a14 <main+0x200>)
 80009f4:	f002 faa4 	bl	8002f40 <iprintf>
  {
 80009f8:	e73b      	b.n	8000872 <main+0x5e>
 80009fa:	bf00      	nop
 80009fc:	08003e84 	.word	0x08003e84
 8000a00:	200000e4 	.word	0x200000e4
 8000a04:	40020000 	.word	0x40020000
 8000a08:	40020400 	.word	0x40020400
 8000a0c:	2000009c 	.word	0x2000009c
 8000a10:	88888889 	.word	0x88888889
 8000a14:	08003eb4 	.word	0x08003eb4

08000a18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b094      	sub	sp, #80	; 0x50
 8000a1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a1e:	f107 031c 	add.w	r3, r7, #28
 8000a22:	2234      	movs	r2, #52	; 0x34
 8000a24:	2100      	movs	r1, #0
 8000a26:	4618      	mov	r0, r3
 8000a28:	f002 fa82 	bl	8002f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a2c:	f107 0308 	add.w	r3, r7, #8
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	4b2c      	ldr	r3, [pc, #176]	; (8000af4 <SystemClock_Config+0xdc>)
 8000a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a44:	4a2b      	ldr	r2, [pc, #172]	; (8000af4 <SystemClock_Config+0xdc>)
 8000a46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a4a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a4c:	4b29      	ldr	r3, [pc, #164]	; (8000af4 <SystemClock_Config+0xdc>)
 8000a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a54:	607b      	str	r3, [r7, #4]
 8000a56:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a58:	2300      	movs	r3, #0
 8000a5a:	603b      	str	r3, [r7, #0]
 8000a5c:	4b26      	ldr	r3, [pc, #152]	; (8000af8 <SystemClock_Config+0xe0>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a25      	ldr	r2, [pc, #148]	; (8000af8 <SystemClock_Config+0xe0>)
 8000a62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a66:	6013      	str	r3, [r2, #0]
 8000a68:	4b23      	ldr	r3, [pc, #140]	; (8000af8 <SystemClock_Config+0xe0>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a70:	603b      	str	r3, [r7, #0]
 8000a72:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a74:	2301      	movs	r3, #1
 8000a76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a7c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a82:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000a86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a88:	2304      	movs	r3, #4
 8000a8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8000a8c:	23b4      	movs	r3, #180	; 0xb4
 8000a8e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a90:	2302      	movs	r3, #2
 8000a92:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a94:	2302      	movs	r3, #2
 8000a96:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a9c:	f107 031c 	add.w	r3, r7, #28
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f001 f93d 	bl	8001d20 <HAL_RCC_OscConfig>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000aac:	f000 f826 	bl	8000afc <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000ab0:	f000 fe1a 	bl	80016e8 <HAL_PWREx_EnableOverDrive>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000aba:	f000 f81f 	bl	8000afc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000abe:	230f      	movs	r3, #15
 8000ac0:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000aca:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000ace:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000ad0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ad4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ad6:	f107 0308 	add.w	r3, r7, #8
 8000ada:	2105      	movs	r1, #5
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fe53 	bl	8001788 <HAL_RCC_ClockConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000ae8:	f000 f808 	bl	8000afc <Error_Handler>
  }
}
 8000aec:	bf00      	nop
 8000aee:	3750      	adds	r7, #80	; 0x50
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	40023800 	.word	0x40023800
 8000af8:	40007000 	.word	0x40007000

08000afc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
   //User can add his own implementation to report the HAL error return state

  /* USER CODE END Error_Handler_Debug */
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
	...

08000b0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]
 8000b16:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <HAL_MspInit+0x4c>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	4a0f      	ldr	r2, [pc, #60]	; (8000b58 <HAL_MspInit+0x4c>)
 8000b1c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b20:	6453      	str	r3, [r2, #68]	; 0x44
 8000b22:	4b0d      	ldr	r3, [pc, #52]	; (8000b58 <HAL_MspInit+0x4c>)
 8000b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b26:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b2a:	607b      	str	r3, [r7, #4]
 8000b2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	603b      	str	r3, [r7, #0]
 8000b32:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <HAL_MspInit+0x4c>)
 8000b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b36:	4a08      	ldr	r2, [pc, #32]	; (8000b58 <HAL_MspInit+0x4c>)
 8000b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000b3e:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <HAL_MspInit+0x4c>)
 8000b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b46:	603b      	str	r3, [r7, #0]
 8000b48:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000b4a:	2007      	movs	r0, #7
 8000b4c:	f000 fb92 	bl	8001274 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b50:	bf00      	nop
 8000b52:	3708      	adds	r7, #8
 8000b54:	46bd      	mov	sp, r7
 8000b56:	bd80      	pop	{r7, pc}
 8000b58:	40023800 	.word	0x40023800

08000b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b60:	bf00      	nop
 8000b62:	46bd      	mov	sp, r7
 8000b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b68:	4770      	bx	lr

08000b6a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b6e:	e7fe      	b.n	8000b6e <HardFault_Handler+0x4>

08000b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <MemManage_Handler+0x4>

08000b76 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <BusFault_Handler+0x4>

08000b7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <UsageFault_Handler+0x4>

08000b82 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8e:	4770      	bx	lr

08000b90 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr

08000b9e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b9e:	b480      	push	{r7}
 8000ba0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000baa:	4770      	bx	lr

08000bac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb0:	f000 fa4c 	bl	800104c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bb4:	bf00      	nop
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line 3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USART_RX_Pin);
 8000bbc:	2008      	movs	r0, #8
 8000bbe:	f000 fd7b 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}

08000bc6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000bc6:	b580      	push	{r7, lr}
 8000bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(H3_Pin);
 8000bca:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000bce:	f000 fd73 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000bd2:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000bd6:	f000 fd6f 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(H1_Pin);
 8000bda:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000bde:	f000 fd6b 	bl	80016b8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
	...

08000be8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8000bec:	4804      	ldr	r0, [pc, #16]	; (8000c00 <TIM7_IRQHandler+0x18>)
 8000bee:	f001 fbf5 	bl	80023dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000bf2:	2120      	movs	r1, #32
 8000bf4:	4803      	ldr	r0, [pc, #12]	; (8000c04 <TIM7_IRQHandler+0x1c>)
 8000bf6:	f000 fd44 	bl	8001682 <HAL_GPIO_TogglePin>
//
//	debug_printf("Global State: %d\r\n", glob_state);
//	SS_Commutate_Type6(glob_state);

  /* USER CODE END TIM7_IRQn 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	2000009c 	.word	0x2000009c
 8000c04:	40020000 	.word	0x40020000

08000c08 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */

void HAL_GPIO_EXTI_Callback(uint16_t gpio_pin)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b082      	sub	sp, #8
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	4603      	mov	r3, r0
 8000c10:	80fb      	strh	r3, [r7, #6]
	switch (gpio_pin) {
 8000c12:	88fb      	ldrh	r3, [r7, #6]
 8000c14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000c18:	d00d      	beq.n	8000c36 <HAL_GPIO_EXTI_Callback+0x2e>
 8000c1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000c1e:	dc0f      	bgt.n	8000c40 <HAL_GPIO_EXTI_Callback+0x38>
 8000c20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c24:	d00e      	beq.n	8000c44 <HAL_GPIO_EXTI_Callback+0x3c>
 8000c26:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000c2a:	dc09      	bgt.n	8000c40 <HAL_GPIO_EXTI_Callback+0x38>
 8000c2c:	2b08      	cmp	r3, #8
 8000c2e:	d002      	beq.n	8000c36 <HAL_GPIO_EXTI_Callback+0x2e>
 8000c30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000c34:	d104      	bne.n	8000c40 <HAL_GPIO_EXTI_Callback+0x38>
		case HALL1_GPIO_PIN:
		case HALL2_GPIO_PIN:
		case HALL3_GPIO_PIN:
		{
			HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000c36:	2120      	movs	r1, #32
 8000c38:	4805      	ldr	r0, [pc, #20]	; (8000c50 <HAL_GPIO_EXTI_Callback+0x48>)
 8000c3a:	f000 fd22 	bl	8001682 <HAL_GPIO_TogglePin>
			break;
 8000c3e:	e002      	b.n	8000c46 <HAL_GPIO_EXTI_Callback+0x3e>
//			SS_Commutate_Type3(glob_state);

			break;
		}
		default:
			break;
 8000c40:	bf00      	nop
 8000c42:	e000      	b.n	8000c46 <HAL_GPIO_EXTI_Callback+0x3e>
			break;
 8000c44:	bf00      	nop
	}
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40020000 	.word	0x40020000

08000c54 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
 8000c64:	e00a      	b.n	8000c7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c66:	f3af 8000 	nop.w
 8000c6a:	4601      	mov	r1, r0
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	1c5a      	adds	r2, r3, #1
 8000c70:	60ba      	str	r2, [r7, #8]
 8000c72:	b2ca      	uxtb	r2, r1
 8000c74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	617b      	str	r3, [r7, #20]
 8000c7c:	697a      	ldr	r2, [r7, #20]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	dbf0      	blt.n	8000c66 <_read+0x12>
	}

return len;
 8000c84:	687b      	ldr	r3, [r7, #4]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b086      	sub	sp, #24
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	60f8      	str	r0, [r7, #12]
 8000c96:	60b9      	str	r1, [r7, #8]
 8000c98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	e009      	b.n	8000cb4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	1c5a      	adds	r2, r3, #1
 8000ca4:	60ba      	str	r2, [r7, #8]
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff fd93 	bl	80007d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	697a      	ldr	r2, [r7, #20]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	dbf1      	blt.n	8000ca0 <_write+0x12>
	}
	return len;
 8000cbc:	687b      	ldr	r3, [r7, #4]
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3718      	adds	r7, #24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <_close>:

int _close(int file)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	b083      	sub	sp, #12
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
	return -1;
 8000cce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b083      	sub	sp, #12
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
 8000ce6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cee:	605a      	str	r2, [r3, #4]
	return 0;
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <_isatty>:

int _isatty(int file)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b083      	sub	sp, #12
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
	return 1;
 8000d06:	2301      	movs	r3, #1
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
	return 0;
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
	...

08000d30 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000d38:	4b11      	ldr	r3, [pc, #68]	; (8000d80 <_sbrk+0x50>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d102      	bne.n	8000d46 <_sbrk+0x16>
		heap_end = &end;
 8000d40:	4b0f      	ldr	r3, [pc, #60]	; (8000d80 <_sbrk+0x50>)
 8000d42:	4a10      	ldr	r2, [pc, #64]	; (8000d84 <_sbrk+0x54>)
 8000d44:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000d46:	4b0e      	ldr	r3, [pc, #56]	; (8000d80 <_sbrk+0x50>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000d4c:	4b0c      	ldr	r3, [pc, #48]	; (8000d80 <_sbrk+0x50>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	4413      	add	r3, r2
 8000d54:	466a      	mov	r2, sp
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d907      	bls.n	8000d6a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000d5a:	f002 f8bf 	bl	8002edc <__errno>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	220c      	movs	r2, #12
 8000d62:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8000d64:	f04f 33ff 	mov.w	r3, #4294967295
 8000d68:	e006      	b.n	8000d78 <_sbrk+0x48>
	}

	heap_end += incr;
 8000d6a:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <_sbrk+0x50>)
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4413      	add	r3, r2
 8000d72:	4a03      	ldr	r2, [pc, #12]	; (8000d80 <_sbrk+0x50>)
 8000d74:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000d76:	68fb      	ldr	r3, [r7, #12]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3710      	adds	r7, #16
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	2000008c 	.word	0x2000008c
 8000d84:	20000140 	.word	0x20000140

08000d88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d8c:	4b08      	ldr	r3, [pc, #32]	; (8000db0 <SystemInit+0x28>)
 8000d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d92:	4a07      	ldr	r2, [pc, #28]	; (8000db0 <SystemInit+0x28>)
 8000d94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d98:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000d9c:	4b04      	ldr	r3, [pc, #16]	; (8000db0 <SystemInit+0x28>)
 8000d9e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000da2:	609a      	str	r2, [r3, #8]
#endif
}
 8000da4:	bf00      	nop
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	e000ed00 	.word	0xe000ed00

08000db4 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b082      	sub	sp, #8
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dba:	463b      	mov	r3, r7
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <MX_TIM7_Init+0x64>)
 8000dc4:	4a15      	ldr	r2, [pc, #84]	; (8000e1c <MX_TIM7_Init+0x68>)
 8000dc6:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 1;
 8000dc8:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <MX_TIM7_Init+0x64>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dce:	4b12      	ldr	r3, [pc, #72]	; (8000e18 <MX_TIM7_Init+0x64>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 44999;
 8000dd4:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <MX_TIM7_Init+0x64>)
 8000dd6:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8000dda:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ddc:	4b0e      	ldr	r3, [pc, #56]	; (8000e18 <MX_TIM7_Init+0x64>)
 8000dde:	2280      	movs	r2, #128	; 0x80
 8000de0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000de2:	480d      	ldr	r0, [pc, #52]	; (8000e18 <MX_TIM7_Init+0x64>)
 8000de4:	f001 fa3a 	bl	800225c <HAL_TIM_Base_Init>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8000dee:	f7ff fe85 	bl	8000afc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df2:	2300      	movs	r3, #0
 8000df4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000df6:	2300      	movs	r3, #0
 8000df8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4806      	ldr	r0, [pc, #24]	; (8000e18 <MX_TIM7_Init+0x64>)
 8000e00:	f001 fcc6 	bl	8002790 <HAL_TIMEx_MasterConfigSynchronization>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8000e0a:	f7ff fe77 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	2000009c 	.word	0x2000009c
 8000e1c:	40001400 	.word	0x40001400

08000e20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4a0e      	ldr	r2, [pc, #56]	; (8000e68 <HAL_TIM_Base_MspInit+0x48>)
 8000e2e:	4293      	cmp	r3, r2
 8000e30:	d115      	bne.n	8000e5e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	4b0d      	ldr	r3, [pc, #52]	; (8000e6c <HAL_TIM_Base_MspInit+0x4c>)
 8000e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3a:	4a0c      	ldr	r2, [pc, #48]	; (8000e6c <HAL_TIM_Base_MspInit+0x4c>)
 8000e3c:	f043 0320 	orr.w	r3, r3, #32
 8000e40:	6413      	str	r3, [r2, #64]	; 0x40
 8000e42:	4b0a      	ldr	r3, [pc, #40]	; (8000e6c <HAL_TIM_Base_MspInit+0x4c>)
 8000e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e46:	f003 0320 	and.w	r3, r3, #32
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8000e4e:	2200      	movs	r2, #0
 8000e50:	2100      	movs	r1, #0
 8000e52:	2037      	movs	r0, #55	; 0x37
 8000e54:	f000 fa19 	bl	800128a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000e58:	2037      	movs	r0, #55	; 0x37
 8000e5a:	f000 fa32 	bl	80012c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8000e5e:	bf00      	nop
 8000e60:	3710      	adds	r7, #16
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40001400 	.word	0x40001400
 8000e6c:	40023800 	.word	0x40023800

08000e70 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000e74:	4b11      	ldr	r3, [pc, #68]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000e76:	4a12      	ldr	r2, [pc, #72]	; (8000ec0 <MX_USART2_UART_Init+0x50>)
 8000e78:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000e7a:	4b10      	ldr	r3, [pc, #64]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000e7c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000e80:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e82:	4b0e      	ldr	r3, [pc, #56]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e88:	4b0c      	ldr	r3, [pc, #48]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e8e:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e94:	4b09      	ldr	r3, [pc, #36]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000e96:	220c      	movs	r2, #12
 8000e98:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e9a:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ea0:	4b06      	ldr	r3, [pc, #24]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ea6:	4805      	ldr	r0, [pc, #20]	; (8000ebc <MX_USART2_UART_Init+0x4c>)
 8000ea8:	f001 fd02 	bl	80028b0 <HAL_UART_Init>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000eb2:	f7ff fe23 	bl	8000afc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000eb6:	bf00      	nop
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200000e4 	.word	0x200000e4
 8000ec0:	40004400 	.word	0x40004400

08000ec4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08a      	sub	sp, #40	; 0x28
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a19      	ldr	r2, [pc, #100]	; (8000f48 <HAL_UART_MspInit+0x84>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d12b      	bne.n	8000f3e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	613b      	str	r3, [r7, #16]
 8000eea:	4b18      	ldr	r3, [pc, #96]	; (8000f4c <HAL_UART_MspInit+0x88>)
 8000eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eee:	4a17      	ldr	r2, [pc, #92]	; (8000f4c <HAL_UART_MspInit+0x88>)
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ef6:	4b15      	ldr	r3, [pc, #84]	; (8000f4c <HAL_UART_MspInit+0x88>)
 8000ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000efe:	613b      	str	r3, [r7, #16]
 8000f00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	60fb      	str	r3, [r7, #12]
 8000f06:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <HAL_UART_MspInit+0x88>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0a:	4a10      	ldr	r2, [pc, #64]	; (8000f4c <HAL_UART_MspInit+0x88>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6313      	str	r3, [r2, #48]	; 0x30
 8000f12:	4b0e      	ldr	r3, [pc, #56]	; (8000f4c <HAL_UART_MspInit+0x88>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	60fb      	str	r3, [r7, #12]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000f1e:	230c      	movs	r3, #12
 8000f20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f26:	2300      	movs	r3, #0
 8000f28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f2e:	2307      	movs	r3, #7
 8000f30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f32:	f107 0314 	add.w	r3, r7, #20
 8000f36:	4619      	mov	r1, r3
 8000f38:	4805      	ldr	r0, [pc, #20]	; (8000f50 <HAL_UART_MspInit+0x8c>)
 8000f3a:	f000 f9dd 	bl	80012f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000f3e:	bf00      	nop
 8000f40:	3728      	adds	r7, #40	; 0x28
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40004400 	.word	0x40004400
 8000f4c:	40023800 	.word	0x40023800
 8000f50:	40020000 	.word	0x40020000

08000f54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000f58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000f5a:	e003      	b.n	8000f64 <LoopCopyDataInit>

08000f5c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f5c:	4b0c      	ldr	r3, [pc, #48]	; (8000f90 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f5e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f60:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f62:	3104      	adds	r1, #4

08000f64 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f64:	480b      	ldr	r0, [pc, #44]	; (8000f94 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f68:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f6a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f6c:	d3f6      	bcc.n	8000f5c <CopyDataInit>
  ldr  r2, =_sbss
 8000f6e:	4a0b      	ldr	r2, [pc, #44]	; (8000f9c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f70:	e002      	b.n	8000f78 <LoopFillZerobss>

08000f72 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f72:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f74:	f842 3b04 	str.w	r3, [r2], #4

08000f78 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f78:	4b09      	ldr	r3, [pc, #36]	; (8000fa0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f7a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f7c:	d3f9      	bcc.n	8000f72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f7e:	f7ff ff03 	bl	8000d88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f82:	f001 ffb1 	bl	8002ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f86:	f7ff fc45 	bl	8000814 <main>
  bx  lr    
 8000f8a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000f8c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000f90:	08003fcc 	.word	0x08003fcc
  ldr  r0, =_sdata
 8000f94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f98:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000f9c:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000fa0:	2000013c 	.word	0x2000013c

08000fa4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fa4:	e7fe      	b.n	8000fa4 <ADC_IRQHandler>
	...

08000fa8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fac:	4b0e      	ldr	r3, [pc, #56]	; (8000fe8 <HAL_Init+0x40>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	4a0d      	ldr	r2, [pc, #52]	; (8000fe8 <HAL_Init+0x40>)
 8000fb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fb8:	4b0b      	ldr	r3, [pc, #44]	; (8000fe8 <HAL_Init+0x40>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a0a      	ldr	r2, [pc, #40]	; (8000fe8 <HAL_Init+0x40>)
 8000fbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fc4:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <HAL_Init+0x40>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a07      	ldr	r2, [pc, #28]	; (8000fe8 <HAL_Init+0x40>)
 8000fca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fd0:	2003      	movs	r0, #3
 8000fd2:	f000 f94f 	bl	8001274 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f000 f808 	bl	8000fec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fdc:	f7ff fd96 	bl	8000b0c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fe0:	2300      	movs	r3, #0
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40023c00 	.word	0x40023c00

08000fec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ff4:	4b12      	ldr	r3, [pc, #72]	; (8001040 <HAL_InitTick+0x54>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	4b12      	ldr	r3, [pc, #72]	; (8001044 <HAL_InitTick+0x58>)
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001002:	fbb3 f3f1 	udiv	r3, r3, r1
 8001006:	fbb2 f3f3 	udiv	r3, r2, r3
 800100a:	4618      	mov	r0, r3
 800100c:	f000 f967 	bl	80012de <HAL_SYSTICK_Config>
 8001010:	4603      	mov	r3, r0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	e00e      	b.n	8001038 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2b0f      	cmp	r3, #15
 800101e:	d80a      	bhi.n	8001036 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001020:	2200      	movs	r2, #0
 8001022:	6879      	ldr	r1, [r7, #4]
 8001024:	f04f 30ff 	mov.w	r0, #4294967295
 8001028:	f000 f92f 	bl	800128a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <HAL_InitTick+0x5c>)
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001032:	2300      	movs	r3, #0
 8001034:	e000      	b.n	8001038 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	20000000 	.word	0x20000000
 8001044:	20000008 	.word	0x20000008
 8001048:	20000004 	.word	0x20000004

0800104c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001050:	4b06      	ldr	r3, [pc, #24]	; (800106c <HAL_IncTick+0x20>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	461a      	mov	r2, r3
 8001056:	4b06      	ldr	r3, [pc, #24]	; (8001070 <HAL_IncTick+0x24>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	4413      	add	r3, r2
 800105c:	4a04      	ldr	r2, [pc, #16]	; (8001070 <HAL_IncTick+0x24>)
 800105e:	6013      	str	r3, [r2, #0]
}
 8001060:	bf00      	nop
 8001062:	46bd      	mov	sp, r7
 8001064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop
 800106c:	20000008 	.word	0x20000008
 8001070:	20000128 	.word	0x20000128

08001074 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  return uwTick;
 8001078:	4b03      	ldr	r3, [pc, #12]	; (8001088 <HAL_GetTick+0x14>)
 800107a:	681b      	ldr	r3, [r3, #0]
}
 800107c:	4618      	mov	r0, r3
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	20000128 	.word	0x20000128

0800108c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001094:	f7ff ffee 	bl	8001074 <HAL_GetTick>
 8001098:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010a4:	d005      	beq.n	80010b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010a6:	4b0a      	ldr	r3, [pc, #40]	; (80010d0 <HAL_Delay+0x44>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	461a      	mov	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4413      	add	r3, r2
 80010b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80010b2:	bf00      	nop
 80010b4:	f7ff ffde 	bl	8001074 <HAL_GetTick>
 80010b8:	4602      	mov	r2, r0
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	68fa      	ldr	r2, [r7, #12]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d8f7      	bhi.n	80010b4 <HAL_Delay+0x28>
  {
  }
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000008 	.word	0x20000008

080010d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b085      	sub	sp, #20
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	f003 0307 	and.w	r3, r3, #7
 80010e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010e4:	4b0c      	ldr	r3, [pc, #48]	; (8001118 <__NVIC_SetPriorityGrouping+0x44>)
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010ea:	68ba      	ldr	r2, [r7, #8]
 80010ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010f0:	4013      	ands	r3, r2
 80010f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001104:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001106:	4a04      	ldr	r2, [pc, #16]	; (8001118 <__NVIC_SetPriorityGrouping+0x44>)
 8001108:	68bb      	ldr	r3, [r7, #8]
 800110a:	60d3      	str	r3, [r2, #12]
}
 800110c:	bf00      	nop
 800110e:	3714      	adds	r7, #20
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	e000ed00 	.word	0xe000ed00

0800111c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001120:	4b04      	ldr	r3, [pc, #16]	; (8001134 <__NVIC_GetPriorityGrouping+0x18>)
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	0a1b      	lsrs	r3, r3, #8
 8001126:	f003 0307 	and.w	r3, r3, #7
}
 800112a:	4618      	mov	r0, r3
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	e000ed00 	.word	0xe000ed00

08001138 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001146:	2b00      	cmp	r3, #0
 8001148:	db0b      	blt.n	8001162 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	f003 021f 	and.w	r2, r3, #31
 8001150:	4907      	ldr	r1, [pc, #28]	; (8001170 <__NVIC_EnableIRQ+0x38>)
 8001152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001156:	095b      	lsrs	r3, r3, #5
 8001158:	2001      	movs	r0, #1
 800115a:	fa00 f202 	lsl.w	r2, r0, r2
 800115e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	e000e100 	.word	0xe000e100

08001174 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	4603      	mov	r3, r0
 800117c:	6039      	str	r1, [r7, #0]
 800117e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001184:	2b00      	cmp	r3, #0
 8001186:	db0a      	blt.n	800119e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	b2da      	uxtb	r2, r3
 800118c:	490c      	ldr	r1, [pc, #48]	; (80011c0 <__NVIC_SetPriority+0x4c>)
 800118e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001192:	0112      	lsls	r2, r2, #4
 8001194:	b2d2      	uxtb	r2, r2
 8001196:	440b      	add	r3, r1
 8001198:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800119c:	e00a      	b.n	80011b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	4908      	ldr	r1, [pc, #32]	; (80011c4 <__NVIC_SetPriority+0x50>)
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	f003 030f 	and.w	r3, r3, #15
 80011aa:	3b04      	subs	r3, #4
 80011ac:	0112      	lsls	r2, r2, #4
 80011ae:	b2d2      	uxtb	r2, r2
 80011b0:	440b      	add	r3, r1
 80011b2:	761a      	strb	r2, [r3, #24]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr
 80011c0:	e000e100 	.word	0xe000e100
 80011c4:	e000ed00 	.word	0xe000ed00

080011c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b089      	sub	sp, #36	; 0x24
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	60f8      	str	r0, [r7, #12]
 80011d0:	60b9      	str	r1, [r7, #8]
 80011d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f003 0307 	and.w	r3, r3, #7
 80011da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011dc:	69fb      	ldr	r3, [r7, #28]
 80011de:	f1c3 0307 	rsb	r3, r3, #7
 80011e2:	2b04      	cmp	r3, #4
 80011e4:	bf28      	it	cs
 80011e6:	2304      	movcs	r3, #4
 80011e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	3304      	adds	r3, #4
 80011ee:	2b06      	cmp	r3, #6
 80011f0:	d902      	bls.n	80011f8 <NVIC_EncodePriority+0x30>
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	3b03      	subs	r3, #3
 80011f6:	e000      	b.n	80011fa <NVIC_EncodePriority+0x32>
 80011f8:	2300      	movs	r3, #0
 80011fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	fa02 f303 	lsl.w	r3, r2, r3
 8001206:	43da      	mvns	r2, r3
 8001208:	68bb      	ldr	r3, [r7, #8]
 800120a:	401a      	ands	r2, r3
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001210:	f04f 31ff 	mov.w	r1, #4294967295
 8001214:	697b      	ldr	r3, [r7, #20]
 8001216:	fa01 f303 	lsl.w	r3, r1, r3
 800121a:	43d9      	mvns	r1, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001220:	4313      	orrs	r3, r2
         );
}
 8001222:	4618      	mov	r0, r3
 8001224:	3724      	adds	r7, #36	; 0x24
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
	...

08001230 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	3b01      	subs	r3, #1
 800123c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001240:	d301      	bcc.n	8001246 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001242:	2301      	movs	r3, #1
 8001244:	e00f      	b.n	8001266 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001246:	4a0a      	ldr	r2, [pc, #40]	; (8001270 <SysTick_Config+0x40>)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3b01      	subs	r3, #1
 800124c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800124e:	210f      	movs	r1, #15
 8001250:	f04f 30ff 	mov.w	r0, #4294967295
 8001254:	f7ff ff8e 	bl	8001174 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001258:	4b05      	ldr	r3, [pc, #20]	; (8001270 <SysTick_Config+0x40>)
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800125e:	4b04      	ldr	r3, [pc, #16]	; (8001270 <SysTick_Config+0x40>)
 8001260:	2207      	movs	r2, #7
 8001262:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001264:	2300      	movs	r3, #0
}
 8001266:	4618      	mov	r0, r3
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	e000e010 	.word	0xe000e010

08001274 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f7ff ff29 	bl	80010d4 <__NVIC_SetPriorityGrouping>
}
 8001282:	bf00      	nop
 8001284:	3708      	adds	r7, #8
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}

0800128a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800128a:	b580      	push	{r7, lr}
 800128c:	b086      	sub	sp, #24
 800128e:	af00      	add	r7, sp, #0
 8001290:	4603      	mov	r3, r0
 8001292:	60b9      	str	r1, [r7, #8]
 8001294:	607a      	str	r2, [r7, #4]
 8001296:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001298:	2300      	movs	r3, #0
 800129a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800129c:	f7ff ff3e 	bl	800111c <__NVIC_GetPriorityGrouping>
 80012a0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012a2:	687a      	ldr	r2, [r7, #4]
 80012a4:	68b9      	ldr	r1, [r7, #8]
 80012a6:	6978      	ldr	r0, [r7, #20]
 80012a8:	f7ff ff8e 	bl	80011c8 <NVIC_EncodePriority>
 80012ac:	4602      	mov	r2, r0
 80012ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012b2:	4611      	mov	r1, r2
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff ff5d 	bl	8001174 <__NVIC_SetPriority>
}
 80012ba:	bf00      	nop
 80012bc:	3718      	adds	r7, #24
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b082      	sub	sp, #8
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	4603      	mov	r3, r0
 80012ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff ff31 	bl	8001138 <__NVIC_EnableIRQ>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}

080012de <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012de:	b580      	push	{r7, lr}
 80012e0:	b082      	sub	sp, #8
 80012e2:	af00      	add	r7, sp, #0
 80012e4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f7ff ffa2 	bl	8001230 <SysTick_Config>
 80012ec:	4603      	mov	r3, r0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
	...

080012f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012f8:	b480      	push	{r7}
 80012fa:	b089      	sub	sp, #36	; 0x24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001302:	2300      	movs	r3, #0
 8001304:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001306:	2300      	movs	r3, #0
 8001308:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800130a:	2300      	movs	r3, #0
 800130c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800130e:	2300      	movs	r3, #0
 8001310:	61fb      	str	r3, [r7, #28]
 8001312:	e165      	b.n	80015e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001314:	2201      	movs	r2, #1
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	697a      	ldr	r2, [r7, #20]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	429a      	cmp	r2, r3
 800132e:	f040 8154 	bne.w	80015da <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	f003 0303 	and.w	r3, r3, #3
 800133a:	2b01      	cmp	r3, #1
 800133c:	d005      	beq.n	800134a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001346:	2b02      	cmp	r3, #2
 8001348:	d130      	bne.n	80013ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	689b      	ldr	r3, [r3, #8]
 800134e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	2203      	movs	r2, #3
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	69ba      	ldr	r2, [r7, #24]
 800135e:	4013      	ands	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	68da      	ldr	r2, [r3, #12]
 8001366:	69fb      	ldr	r3, [r7, #28]
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4313      	orrs	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	69ba      	ldr	r2, [r7, #24]
 8001378:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001380:	2201      	movs	r2, #1
 8001382:	69fb      	ldr	r3, [r7, #28]
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	69ba      	ldr	r2, [r7, #24]
 800138c:	4013      	ands	r3, r2
 800138e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	091b      	lsrs	r3, r3, #4
 8001396:	f003 0201 	and.w	r2, r3, #1
 800139a:	69fb      	ldr	r3, [r7, #28]
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	69ba      	ldr	r2, [r7, #24]
 80013a2:	4313      	orrs	r3, r2
 80013a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	69ba      	ldr	r2, [r7, #24]
 80013aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f003 0303 	and.w	r3, r3, #3
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d017      	beq.n	80013e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	005b      	lsls	r3, r3, #1
 80013c2:	2203      	movs	r2, #3
 80013c4:	fa02 f303 	lsl.w	r3, r2, r3
 80013c8:	43db      	mvns	r3, r3
 80013ca:	69ba      	ldr	r2, [r7, #24]
 80013cc:	4013      	ands	r3, r2
 80013ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	689a      	ldr	r2, [r3, #8]
 80013d4:	69fb      	ldr	r3, [r7, #28]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	4313      	orrs	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 0303 	and.w	r3, r3, #3
 80013f0:	2b02      	cmp	r3, #2
 80013f2:	d123      	bne.n	800143c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013f4:	69fb      	ldr	r3, [r7, #28]
 80013f6:	08da      	lsrs	r2, r3, #3
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	3208      	adds	r2, #8
 80013fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001400:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001402:	69fb      	ldr	r3, [r7, #28]
 8001404:	f003 0307 	and.w	r3, r3, #7
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	220f      	movs	r2, #15
 800140c:	fa02 f303 	lsl.w	r3, r2, r3
 8001410:	43db      	mvns	r3, r3
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	4013      	ands	r3, r2
 8001416:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	691a      	ldr	r2, [r3, #16]
 800141c:	69fb      	ldr	r3, [r7, #28]
 800141e:	f003 0307 	and.w	r3, r3, #7
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	69ba      	ldr	r2, [r7, #24]
 800142a:	4313      	orrs	r3, r2
 800142c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	08da      	lsrs	r2, r3, #3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	3208      	adds	r2, #8
 8001436:	69b9      	ldr	r1, [r7, #24]
 8001438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	005b      	lsls	r3, r3, #1
 8001446:	2203      	movs	r2, #3
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	f003 0203 	and.w	r2, r3, #3
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	005b      	lsls	r3, r3, #1
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001478:	2b00      	cmp	r3, #0
 800147a:	f000 80ae 	beq.w	80015da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800147e:	2300      	movs	r3, #0
 8001480:	60fb      	str	r3, [r7, #12]
 8001482:	4b5d      	ldr	r3, [pc, #372]	; (80015f8 <HAL_GPIO_Init+0x300>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	4a5c      	ldr	r2, [pc, #368]	; (80015f8 <HAL_GPIO_Init+0x300>)
 8001488:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800148c:	6453      	str	r3, [r2, #68]	; 0x44
 800148e:	4b5a      	ldr	r3, [pc, #360]	; (80015f8 <HAL_GPIO_Init+0x300>)
 8001490:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001492:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001496:	60fb      	str	r3, [r7, #12]
 8001498:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800149a:	4a58      	ldr	r2, [pc, #352]	; (80015fc <HAL_GPIO_Init+0x304>)
 800149c:	69fb      	ldr	r3, [r7, #28]
 800149e:	089b      	lsrs	r3, r3, #2
 80014a0:	3302      	adds	r3, #2
 80014a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014a8:	69fb      	ldr	r3, [r7, #28]
 80014aa:	f003 0303 	and.w	r3, r3, #3
 80014ae:	009b      	lsls	r3, r3, #2
 80014b0:	220f      	movs	r2, #15
 80014b2:	fa02 f303 	lsl.w	r3, r2, r3
 80014b6:	43db      	mvns	r3, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4013      	ands	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a4f      	ldr	r2, [pc, #316]	; (8001600 <HAL_GPIO_Init+0x308>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d025      	beq.n	8001512 <HAL_GPIO_Init+0x21a>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a4e      	ldr	r2, [pc, #312]	; (8001604 <HAL_GPIO_Init+0x30c>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d01f      	beq.n	800150e <HAL_GPIO_Init+0x216>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a4d      	ldr	r2, [pc, #308]	; (8001608 <HAL_GPIO_Init+0x310>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d019      	beq.n	800150a <HAL_GPIO_Init+0x212>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	4a4c      	ldr	r2, [pc, #304]	; (800160c <HAL_GPIO_Init+0x314>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d013      	beq.n	8001506 <HAL_GPIO_Init+0x20e>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4a4b      	ldr	r2, [pc, #300]	; (8001610 <HAL_GPIO_Init+0x318>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d00d      	beq.n	8001502 <HAL_GPIO_Init+0x20a>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4a4a      	ldr	r2, [pc, #296]	; (8001614 <HAL_GPIO_Init+0x31c>)
 80014ea:	4293      	cmp	r3, r2
 80014ec:	d007      	beq.n	80014fe <HAL_GPIO_Init+0x206>
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4a49      	ldr	r2, [pc, #292]	; (8001618 <HAL_GPIO_Init+0x320>)
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d101      	bne.n	80014fa <HAL_GPIO_Init+0x202>
 80014f6:	2306      	movs	r3, #6
 80014f8:	e00c      	b.n	8001514 <HAL_GPIO_Init+0x21c>
 80014fa:	2307      	movs	r3, #7
 80014fc:	e00a      	b.n	8001514 <HAL_GPIO_Init+0x21c>
 80014fe:	2305      	movs	r3, #5
 8001500:	e008      	b.n	8001514 <HAL_GPIO_Init+0x21c>
 8001502:	2304      	movs	r3, #4
 8001504:	e006      	b.n	8001514 <HAL_GPIO_Init+0x21c>
 8001506:	2303      	movs	r3, #3
 8001508:	e004      	b.n	8001514 <HAL_GPIO_Init+0x21c>
 800150a:	2302      	movs	r3, #2
 800150c:	e002      	b.n	8001514 <HAL_GPIO_Init+0x21c>
 800150e:	2301      	movs	r3, #1
 8001510:	e000      	b.n	8001514 <HAL_GPIO_Init+0x21c>
 8001512:	2300      	movs	r3, #0
 8001514:	69fa      	ldr	r2, [r7, #28]
 8001516:	f002 0203 	and.w	r2, r2, #3
 800151a:	0092      	lsls	r2, r2, #2
 800151c:	4093      	lsls	r3, r2
 800151e:	69ba      	ldr	r2, [r7, #24]
 8001520:	4313      	orrs	r3, r2
 8001522:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001524:	4935      	ldr	r1, [pc, #212]	; (80015fc <HAL_GPIO_Init+0x304>)
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	089b      	lsrs	r3, r3, #2
 800152a:	3302      	adds	r3, #2
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001532:	4b3a      	ldr	r3, [pc, #232]	; (800161c <HAL_GPIO_Init+0x324>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	43db      	mvns	r3, r3
 800153c:	69ba      	ldr	r2, [r7, #24]
 800153e:	4013      	ands	r3, r2
 8001540:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800154e:	69ba      	ldr	r2, [r7, #24]
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	4313      	orrs	r3, r2
 8001554:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001556:	4a31      	ldr	r2, [pc, #196]	; (800161c <HAL_GPIO_Init+0x324>)
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800155c:	4b2f      	ldr	r3, [pc, #188]	; (800161c <HAL_GPIO_Init+0x324>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	43db      	mvns	r3, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4013      	ands	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001574:	2b00      	cmp	r3, #0
 8001576:	d003      	beq.n	8001580 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001578:	69ba      	ldr	r2, [r7, #24]
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	4313      	orrs	r3, r2
 800157e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001580:	4a26      	ldr	r2, [pc, #152]	; (800161c <HAL_GPIO_Init+0x324>)
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001586:	4b25      	ldr	r3, [pc, #148]	; (800161c <HAL_GPIO_Init+0x324>)
 8001588:	689b      	ldr	r3, [r3, #8]
 800158a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	43db      	mvns	r3, r3
 8001590:	69ba      	ldr	r2, [r7, #24]
 8001592:	4013      	ands	r3, r2
 8001594:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80015aa:	4a1c      	ldr	r2, [pc, #112]	; (800161c <HAL_GPIO_Init+0x324>)
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015b0:	4b1a      	ldr	r3, [pc, #104]	; (800161c <HAL_GPIO_Init+0x324>)
 80015b2:	68db      	ldr	r3, [r3, #12]
 80015b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	43db      	mvns	r3, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4013      	ands	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d003      	beq.n	80015d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80015cc:	69ba      	ldr	r2, [r7, #24]
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015d4:	4a11      	ldr	r2, [pc, #68]	; (800161c <HAL_GPIO_Init+0x324>)
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	3301      	adds	r3, #1
 80015de:	61fb      	str	r3, [r7, #28]
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	2b0f      	cmp	r3, #15
 80015e4:	f67f ae96 	bls.w	8001314 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015e8:	bf00      	nop
 80015ea:	bf00      	nop
 80015ec:	3724      	adds	r7, #36	; 0x24
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40023800 	.word	0x40023800
 80015fc:	40013800 	.word	0x40013800
 8001600:	40020000 	.word	0x40020000
 8001604:	40020400 	.word	0x40020400
 8001608:	40020800 	.word	0x40020800
 800160c:	40020c00 	.word	0x40020c00
 8001610:	40021000 	.word	0x40021000
 8001614:	40021400 	.word	0x40021400
 8001618:	40021800 	.word	0x40021800
 800161c:	40013c00 	.word	0x40013c00

08001620 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001620:	b480      	push	{r7}
 8001622:	b085      	sub	sp, #20
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	460b      	mov	r3, r1
 800162a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	691a      	ldr	r2, [r3, #16]
 8001630:	887b      	ldrh	r3, [r7, #2]
 8001632:	4013      	ands	r3, r2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d002      	beq.n	800163e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001638:	2301      	movs	r3, #1
 800163a:	73fb      	strb	r3, [r7, #15]
 800163c:	e001      	b.n	8001642 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800163e:	2300      	movs	r3, #0
 8001640:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001642:	7bfb      	ldrb	r3, [r7, #15]
}
 8001644:	4618      	mov	r0, r3
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	460b      	mov	r3, r1
 800165a:	807b      	strh	r3, [r7, #2]
 800165c:	4613      	mov	r3, r2
 800165e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001660:	787b      	ldrb	r3, [r7, #1]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d003      	beq.n	800166e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001666:	887a      	ldrh	r2, [r7, #2]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800166c:	e003      	b.n	8001676 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800166e:	887b      	ldrh	r3, [r7, #2]
 8001670:	041a      	lsls	r2, r3, #16
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	619a      	str	r2, [r3, #24]
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001680:	4770      	bx	lr

08001682 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001682:	b480      	push	{r7}
 8001684:	b085      	sub	sp, #20
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
 800168a:	460b      	mov	r3, r1
 800168c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	695b      	ldr	r3, [r3, #20]
 8001692:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001694:	887a      	ldrh	r2, [r7, #2]
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	4013      	ands	r3, r2
 800169a:	041a      	lsls	r2, r3, #16
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	43d9      	mvns	r1, r3
 80016a0:	887b      	ldrh	r3, [r7, #2]
 80016a2:	400b      	ands	r3, r1
 80016a4:	431a      	orrs	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	619a      	str	r2, [r3, #24]
}
 80016aa:	bf00      	nop
 80016ac:	3714      	adds	r7, #20
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80016c2:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016c4:	695a      	ldr	r2, [r3, #20]
 80016c6:	88fb      	ldrh	r3, [r7, #6]
 80016c8:	4013      	ands	r3, r2
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d006      	beq.n	80016dc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80016ce:	4a05      	ldr	r2, [pc, #20]	; (80016e4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80016d0:	88fb      	ldrh	r3, [r7, #6]
 80016d2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80016d4:	88fb      	ldrh	r3, [r7, #6]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fa96 	bl	8000c08 <HAL_GPIO_EXTI_Callback>
  }
}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	40013c00 	.word	0x40013c00

080016e8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80016ee:	2300      	movs	r3, #0
 80016f0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80016f2:	2300      	movs	r3, #0
 80016f4:	603b      	str	r3, [r7, #0]
 80016f6:	4b20      	ldr	r3, [pc, #128]	; (8001778 <HAL_PWREx_EnableOverDrive+0x90>)
 80016f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fa:	4a1f      	ldr	r2, [pc, #124]	; (8001778 <HAL_PWREx_EnableOverDrive+0x90>)
 80016fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001700:	6413      	str	r3, [r2, #64]	; 0x40
 8001702:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <HAL_PWREx_EnableOverDrive+0x90>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170a:	603b      	str	r3, [r7, #0]
 800170c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800170e:	4b1b      	ldr	r3, [pc, #108]	; (800177c <HAL_PWREx_EnableOverDrive+0x94>)
 8001710:	2201      	movs	r2, #1
 8001712:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001714:	f7ff fcae 	bl	8001074 <HAL_GetTick>
 8001718:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800171a:	e009      	b.n	8001730 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800171c:	f7ff fcaa 	bl	8001074 <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800172a:	d901      	bls.n	8001730 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800172c:	2303      	movs	r3, #3
 800172e:	e01f      	b.n	8001770 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001730:	4b13      	ldr	r3, [pc, #76]	; (8001780 <HAL_PWREx_EnableOverDrive+0x98>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001738:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800173c:	d1ee      	bne.n	800171c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800173e:	4b11      	ldr	r3, [pc, #68]	; (8001784 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001740:	2201      	movs	r2, #1
 8001742:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001744:	f7ff fc96 	bl	8001074 <HAL_GetTick>
 8001748:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800174a:	e009      	b.n	8001760 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800174c:	f7ff fc92 	bl	8001074 <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800175a:	d901      	bls.n	8001760 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e007      	b.n	8001770 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001760:	4b07      	ldr	r3, [pc, #28]	; (8001780 <HAL_PWREx_EnableOverDrive+0x98>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001768:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800176c:	d1ee      	bne.n	800174c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800176e:	2300      	movs	r3, #0
}
 8001770:	4618      	mov	r0, r3
 8001772:	3708      	adds	r7, #8
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40023800 	.word	0x40023800
 800177c:	420e0040 	.word	0x420e0040
 8001780:	40007000 	.word	0x40007000
 8001784:	420e0044 	.word	0x420e0044

08001788 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b084      	sub	sp, #16
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
 8001790:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e0cc      	b.n	8001936 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800179c:	4b68      	ldr	r3, [pc, #416]	; (8001940 <HAL_RCC_ClockConfig+0x1b8>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 030f 	and.w	r3, r3, #15
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d90c      	bls.n	80017c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017aa:	4b65      	ldr	r3, [pc, #404]	; (8001940 <HAL_RCC_ClockConfig+0x1b8>)
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b2:	4b63      	ldr	r3, [pc, #396]	; (8001940 <HAL_RCC_ClockConfig+0x1b8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 030f 	and.w	r3, r3, #15
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d001      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e0b8      	b.n	8001936 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0302 	and.w	r3, r3, #2
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d020      	beq.n	8001812 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d005      	beq.n	80017e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017dc:	4b59      	ldr	r3, [pc, #356]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	4a58      	ldr	r2, [pc, #352]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0308 	and.w	r3, r3, #8
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d005      	beq.n	8001800 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017f4:	4b53      	ldr	r3, [pc, #332]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	4a52      	ldr	r2, [pc, #328]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 80017fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001800:	4b50      	ldr	r3, [pc, #320]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	494d      	ldr	r1, [pc, #308]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	4313      	orrs	r3, r2
 8001810:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	2b00      	cmp	r3, #0
 800181c:	d044      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	2b01      	cmp	r3, #1
 8001824:	d107      	bne.n	8001836 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001826:	4b47      	ldr	r3, [pc, #284]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d119      	bne.n	8001866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001832:	2301      	movs	r3, #1
 8001834:	e07f      	b.n	8001936 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	2b02      	cmp	r3, #2
 800183c:	d003      	beq.n	8001846 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001842:	2b03      	cmp	r3, #3
 8001844:	d107      	bne.n	8001856 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001846:	4b3f      	ldr	r3, [pc, #252]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d109      	bne.n	8001866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e06f      	b.n	8001936 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001856:	4b3b      	ldr	r3, [pc, #236]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e067      	b.n	8001936 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001866:	4b37      	ldr	r3, [pc, #220]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f023 0203 	bic.w	r2, r3, #3
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	4934      	ldr	r1, [pc, #208]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001874:	4313      	orrs	r3, r2
 8001876:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001878:	f7ff fbfc 	bl	8001074 <HAL_GetTick>
 800187c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800187e:	e00a      	b.n	8001896 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001880:	f7ff fbf8 	bl	8001074 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	f241 3288 	movw	r2, #5000	; 0x1388
 800188e:	4293      	cmp	r3, r2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e04f      	b.n	8001936 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001896:	4b2b      	ldr	r3, [pc, #172]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f003 020c 	and.w	r2, r3, #12
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	429a      	cmp	r2, r3
 80018a6:	d1eb      	bne.n	8001880 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80018a8:	4b25      	ldr	r3, [pc, #148]	; (8001940 <HAL_RCC_ClockConfig+0x1b8>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 030f 	and.w	r3, r3, #15
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d20c      	bcs.n	80018d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b6:	4b22      	ldr	r3, [pc, #136]	; (8001940 <HAL_RCC_ClockConfig+0x1b8>)
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	b2d2      	uxtb	r2, r2
 80018bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018be:	4b20      	ldr	r3, [pc, #128]	; (8001940 <HAL_RCC_ClockConfig+0x1b8>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d001      	beq.n	80018d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e032      	b.n	8001936 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f003 0304 	and.w	r3, r3, #4
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d008      	beq.n	80018ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018dc:	4b19      	ldr	r3, [pc, #100]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	689b      	ldr	r3, [r3, #8]
 80018e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	4916      	ldr	r1, [pc, #88]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 80018ea:	4313      	orrs	r3, r2
 80018ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d009      	beq.n	800190e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018fa:	4b12      	ldr	r3, [pc, #72]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	691b      	ldr	r3, [r3, #16]
 8001906:	00db      	lsls	r3, r3, #3
 8001908:	490e      	ldr	r1, [pc, #56]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 800190a:	4313      	orrs	r3, r2
 800190c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800190e:	f000 f855 	bl	80019bc <HAL_RCC_GetSysClockFreq>
 8001912:	4602      	mov	r2, r0
 8001914:	4b0b      	ldr	r3, [pc, #44]	; (8001944 <HAL_RCC_ClockConfig+0x1bc>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	091b      	lsrs	r3, r3, #4
 800191a:	f003 030f 	and.w	r3, r3, #15
 800191e:	490a      	ldr	r1, [pc, #40]	; (8001948 <HAL_RCC_ClockConfig+0x1c0>)
 8001920:	5ccb      	ldrb	r3, [r1, r3]
 8001922:	fa22 f303 	lsr.w	r3, r2, r3
 8001926:	4a09      	ldr	r2, [pc, #36]	; (800194c <HAL_RCC_ClockConfig+0x1c4>)
 8001928:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <HAL_RCC_ClockConfig+0x1c8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fb5c 	bl	8000fec <HAL_InitTick>

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	40023c00 	.word	0x40023c00
 8001944:	40023800 	.word	0x40023800
 8001948:	08003f0c 	.word	0x08003f0c
 800194c:	20000000 	.word	0x20000000
 8001950:	20000004 	.word	0x20000004

08001954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001958:	4b03      	ldr	r3, [pc, #12]	; (8001968 <HAL_RCC_GetHCLKFreq+0x14>)
 800195a:	681b      	ldr	r3, [r3, #0]
}
 800195c:	4618      	mov	r0, r3
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20000000 	.word	0x20000000

0800196c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001970:	f7ff fff0 	bl	8001954 <HAL_RCC_GetHCLKFreq>
 8001974:	4602      	mov	r2, r0
 8001976:	4b05      	ldr	r3, [pc, #20]	; (800198c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	0a9b      	lsrs	r3, r3, #10
 800197c:	f003 0307 	and.w	r3, r3, #7
 8001980:	4903      	ldr	r1, [pc, #12]	; (8001990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001982:	5ccb      	ldrb	r3, [r1, r3]
 8001984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001988:	4618      	mov	r0, r3
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40023800 	.word	0x40023800
 8001990:	08003f1c 	.word	0x08003f1c

08001994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001998:	f7ff ffdc 	bl	8001954 <HAL_RCC_GetHCLKFreq>
 800199c:	4602      	mov	r2, r0
 800199e:	4b05      	ldr	r3, [pc, #20]	; (80019b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	0b5b      	lsrs	r3, r3, #13
 80019a4:	f003 0307 	and.w	r3, r3, #7
 80019a8:	4903      	ldr	r1, [pc, #12]	; (80019b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80019aa:	5ccb      	ldrb	r3, [r1, r3]
 80019ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	40023800 	.word	0x40023800
 80019b8:	08003f1c 	.word	0x08003f1c

080019bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019c0:	b088      	sub	sp, #32
 80019c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 80019d0:	2300      	movs	r3, #0
 80019d2:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019d8:	4bce      	ldr	r3, [pc, #824]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b0c      	cmp	r3, #12
 80019e2:	f200 818d 	bhi.w	8001d00 <HAL_RCC_GetSysClockFreq+0x344>
 80019e6:	a201      	add	r2, pc, #4	; (adr r2, 80019ec <HAL_RCC_GetSysClockFreq+0x30>)
 80019e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ec:	08001a21 	.word	0x08001a21
 80019f0:	08001d01 	.word	0x08001d01
 80019f4:	08001d01 	.word	0x08001d01
 80019f8:	08001d01 	.word	0x08001d01
 80019fc:	08001a27 	.word	0x08001a27
 8001a00:	08001d01 	.word	0x08001d01
 8001a04:	08001d01 	.word	0x08001d01
 8001a08:	08001d01 	.word	0x08001d01
 8001a0c:	08001a2d 	.word	0x08001a2d
 8001a10:	08001d01 	.word	0x08001d01
 8001a14:	08001d01 	.word	0x08001d01
 8001a18:	08001d01 	.word	0x08001d01
 8001a1c:	08001ba1 	.word	0x08001ba1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a20:	4bbd      	ldr	r3, [pc, #756]	; (8001d18 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001a22:	61bb      	str	r3, [r7, #24]
       break;
 8001a24:	e16f      	b.n	8001d06 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a26:	4bbd      	ldr	r3, [pc, #756]	; (8001d1c <HAL_RCC_GetSysClockFreq+0x360>)
 8001a28:	61bb      	str	r3, [r7, #24]
      break;
 8001a2a:	e16c      	b.n	8001d06 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a2c:	4bb9      	ldr	r3, [pc, #740]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a34:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a36:	4bb7      	ldr	r3, [pc, #732]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d053      	beq.n	8001aea <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a42:	4bb4      	ldr	r3, [pc, #720]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	099b      	lsrs	r3, r3, #6
 8001a48:	461a      	mov	r2, r3
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a52:	f04f 0100 	mov.w	r1, #0
 8001a56:	ea02 0400 	and.w	r4, r2, r0
 8001a5a:	603c      	str	r4, [r7, #0]
 8001a5c:	400b      	ands	r3, r1
 8001a5e:	607b      	str	r3, [r7, #4]
 8001a60:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a64:	4620      	mov	r0, r4
 8001a66:	4629      	mov	r1, r5
 8001a68:	f04f 0200 	mov.w	r2, #0
 8001a6c:	f04f 0300 	mov.w	r3, #0
 8001a70:	014b      	lsls	r3, r1, #5
 8001a72:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a76:	0142      	lsls	r2, r0, #5
 8001a78:	4610      	mov	r0, r2
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	1ac0      	subs	r0, r0, r3
 8001a80:	462b      	mov	r3, r5
 8001a82:	eb61 0103 	sbc.w	r1, r1, r3
 8001a86:	f04f 0200 	mov.w	r2, #0
 8001a8a:	f04f 0300 	mov.w	r3, #0
 8001a8e:	018b      	lsls	r3, r1, #6
 8001a90:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a94:	0182      	lsls	r2, r0, #6
 8001a96:	1a12      	subs	r2, r2, r0
 8001a98:	eb63 0301 	sbc.w	r3, r3, r1
 8001a9c:	f04f 0000 	mov.w	r0, #0
 8001aa0:	f04f 0100 	mov.w	r1, #0
 8001aa4:	00d9      	lsls	r1, r3, #3
 8001aa6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001aaa:	00d0      	lsls	r0, r2, #3
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	4621      	mov	r1, r4
 8001ab2:	1852      	adds	r2, r2, r1
 8001ab4:	4629      	mov	r1, r5
 8001ab6:	eb43 0101 	adc.w	r1, r3, r1
 8001aba:	460b      	mov	r3, r1
 8001abc:	f04f 0000 	mov.w	r0, #0
 8001ac0:	f04f 0100 	mov.w	r1, #0
 8001ac4:	0259      	lsls	r1, r3, #9
 8001ac6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001aca:	0250      	lsls	r0, r2, #9
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	697b      	ldr	r3, [r7, #20]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	f7fe fbe8 	bl	80002b0 <__aeabi_uldivmod>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	61fb      	str	r3, [r7, #28]
 8001ae8:	e04c      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aea:	4b8a      	ldr	r3, [pc, #552]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	099b      	lsrs	r3, r3, #6
 8001af0:	461a      	mov	r2, r3
 8001af2:	f04f 0300 	mov.w	r3, #0
 8001af6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001afa:	f04f 0100 	mov.w	r1, #0
 8001afe:	ea02 0a00 	and.w	sl, r2, r0
 8001b02:	ea03 0b01 	and.w	fp, r3, r1
 8001b06:	4650      	mov	r0, sl
 8001b08:	4659      	mov	r1, fp
 8001b0a:	f04f 0200 	mov.w	r2, #0
 8001b0e:	f04f 0300 	mov.w	r3, #0
 8001b12:	014b      	lsls	r3, r1, #5
 8001b14:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001b18:	0142      	lsls	r2, r0, #5
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	4619      	mov	r1, r3
 8001b1e:	ebb0 000a 	subs.w	r0, r0, sl
 8001b22:	eb61 010b 	sbc.w	r1, r1, fp
 8001b26:	f04f 0200 	mov.w	r2, #0
 8001b2a:	f04f 0300 	mov.w	r3, #0
 8001b2e:	018b      	lsls	r3, r1, #6
 8001b30:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001b34:	0182      	lsls	r2, r0, #6
 8001b36:	1a12      	subs	r2, r2, r0
 8001b38:	eb63 0301 	sbc.w	r3, r3, r1
 8001b3c:	f04f 0000 	mov.w	r0, #0
 8001b40:	f04f 0100 	mov.w	r1, #0
 8001b44:	00d9      	lsls	r1, r3, #3
 8001b46:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001b4a:	00d0      	lsls	r0, r2, #3
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	460b      	mov	r3, r1
 8001b50:	eb12 020a 	adds.w	r2, r2, sl
 8001b54:	eb43 030b 	adc.w	r3, r3, fp
 8001b58:	f04f 0000 	mov.w	r0, #0
 8001b5c:	f04f 0100 	mov.w	r1, #0
 8001b60:	0299      	lsls	r1, r3, #10
 8001b62:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001b66:	0290      	lsls	r0, r2, #10
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4610      	mov	r0, r2
 8001b6e:	4619      	mov	r1, r3
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	461a      	mov	r2, r3
 8001b74:	f04f 0300 	mov.w	r3, #0
 8001b78:	f7fe fb9a 	bl	80002b0 <__aeabi_uldivmod>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	460b      	mov	r3, r1
 8001b80:	4613      	mov	r3, r2
 8001b82:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b84:	4b63      	ldr	r3, [pc, #396]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	0c1b      	lsrs	r3, r3, #16
 8001b8a:	f003 0303 	and.w	r3, r3, #3
 8001b8e:	3301      	adds	r3, #1
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8001b94:	69fa      	ldr	r2, [r7, #28]
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b9c:	61bb      	str	r3, [r7, #24]
      break;
 8001b9e:	e0b2      	b.n	8001d06 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ba0:	4b5c      	ldr	r3, [pc, #368]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ba8:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001baa:	4b5a      	ldr	r3, [pc, #360]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d04d      	beq.n	8001c52 <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bb6:	4b57      	ldr	r3, [pc, #348]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	099b      	lsrs	r3, r3, #6
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	f04f 0300 	mov.w	r3, #0
 8001bc2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001bc6:	f04f 0100 	mov.w	r1, #0
 8001bca:	ea02 0800 	and.w	r8, r2, r0
 8001bce:	ea03 0901 	and.w	r9, r3, r1
 8001bd2:	4640      	mov	r0, r8
 8001bd4:	4649      	mov	r1, r9
 8001bd6:	f04f 0200 	mov.w	r2, #0
 8001bda:	f04f 0300 	mov.w	r3, #0
 8001bde:	014b      	lsls	r3, r1, #5
 8001be0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001be4:	0142      	lsls	r2, r0, #5
 8001be6:	4610      	mov	r0, r2
 8001be8:	4619      	mov	r1, r3
 8001bea:	ebb0 0008 	subs.w	r0, r0, r8
 8001bee:	eb61 0109 	sbc.w	r1, r1, r9
 8001bf2:	f04f 0200 	mov.w	r2, #0
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	018b      	lsls	r3, r1, #6
 8001bfc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c00:	0182      	lsls	r2, r0, #6
 8001c02:	1a12      	subs	r2, r2, r0
 8001c04:	eb63 0301 	sbc.w	r3, r3, r1
 8001c08:	f04f 0000 	mov.w	r0, #0
 8001c0c:	f04f 0100 	mov.w	r1, #0
 8001c10:	00d9      	lsls	r1, r3, #3
 8001c12:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c16:	00d0      	lsls	r0, r2, #3
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	eb12 0208 	adds.w	r2, r2, r8
 8001c20:	eb43 0309 	adc.w	r3, r3, r9
 8001c24:	f04f 0000 	mov.w	r0, #0
 8001c28:	f04f 0100 	mov.w	r1, #0
 8001c2c:	0259      	lsls	r1, r3, #9
 8001c2e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001c32:	0250      	lsls	r0, r2, #9
 8001c34:	4602      	mov	r2, r0
 8001c36:	460b      	mov	r3, r1
 8001c38:	4610      	mov	r0, r2
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	f04f 0300 	mov.w	r3, #0
 8001c44:	f7fe fb34 	bl	80002b0 <__aeabi_uldivmod>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	61fb      	str	r3, [r7, #28]
 8001c50:	e04a      	b.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c52:	4b30      	ldr	r3, [pc, #192]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	099b      	lsrs	r3, r3, #6
 8001c58:	461a      	mov	r2, r3
 8001c5a:	f04f 0300 	mov.w	r3, #0
 8001c5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001c62:	f04f 0100 	mov.w	r1, #0
 8001c66:	ea02 0400 	and.w	r4, r2, r0
 8001c6a:	ea03 0501 	and.w	r5, r3, r1
 8001c6e:	4620      	mov	r0, r4
 8001c70:	4629      	mov	r1, r5
 8001c72:	f04f 0200 	mov.w	r2, #0
 8001c76:	f04f 0300 	mov.w	r3, #0
 8001c7a:	014b      	lsls	r3, r1, #5
 8001c7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c80:	0142      	lsls	r2, r0, #5
 8001c82:	4610      	mov	r0, r2
 8001c84:	4619      	mov	r1, r3
 8001c86:	1b00      	subs	r0, r0, r4
 8001c88:	eb61 0105 	sbc.w	r1, r1, r5
 8001c8c:	f04f 0200 	mov.w	r2, #0
 8001c90:	f04f 0300 	mov.w	r3, #0
 8001c94:	018b      	lsls	r3, r1, #6
 8001c96:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c9a:	0182      	lsls	r2, r0, #6
 8001c9c:	1a12      	subs	r2, r2, r0
 8001c9e:	eb63 0301 	sbc.w	r3, r3, r1
 8001ca2:	f04f 0000 	mov.w	r0, #0
 8001ca6:	f04f 0100 	mov.w	r1, #0
 8001caa:	00d9      	lsls	r1, r3, #3
 8001cac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001cb0:	00d0      	lsls	r0, r2, #3
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	1912      	adds	r2, r2, r4
 8001cb8:	eb45 0303 	adc.w	r3, r5, r3
 8001cbc:	f04f 0000 	mov.w	r0, #0
 8001cc0:	f04f 0100 	mov.w	r1, #0
 8001cc4:	0299      	lsls	r1, r3, #10
 8001cc6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001cca:	0290      	lsls	r0, r2, #10
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	f04f 0300 	mov.w	r3, #0
 8001cdc:	f7fe fae8 	bl	80002b0 <__aeabi_uldivmod>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	4613      	mov	r3, r2
 8001ce6:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ce8:	4b0a      	ldr	r3, [pc, #40]	; (8001d14 <HAL_RCC_GetSysClockFreq+0x358>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	0f1b      	lsrs	r3, r3, #28
 8001cee:	f003 0307 	and.w	r3, r3, #7
 8001cf2:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8001cf4:	69fa      	ldr	r2, [r7, #28]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cfc:	61bb      	str	r3, [r7, #24]
      break;
 8001cfe:	e002      	b.n	8001d06 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d00:	4b05      	ldr	r3, [pc, #20]	; (8001d18 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001d02:	61bb      	str	r3, [r7, #24]
      break;
 8001d04:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d06:	69bb      	ldr	r3, [r7, #24]
}
 8001d08:	4618      	mov	r0, r3
 8001d0a:	3720      	adds	r7, #32
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800
 8001d18:	00f42400 	.word	0x00f42400
 8001d1c:	007a1200 	.word	0x007a1200

08001d20 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b086      	sub	sp, #24
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d101      	bne.n	8001d32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e28d      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f003 0301 	and.w	r3, r3, #1
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	f000 8083 	beq.w	8001e46 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001d40:	4b94      	ldr	r3, [pc, #592]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f003 030c 	and.w	r3, r3, #12
 8001d48:	2b04      	cmp	r3, #4
 8001d4a:	d019      	beq.n	8001d80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001d4c:	4b91      	ldr	r3, [pc, #580]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d106      	bne.n	8001d66 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001d58:	4b8e      	ldr	r3, [pc, #568]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d64:	d00c      	beq.n	8001d80 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d66:	4b8b      	ldr	r3, [pc, #556]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001d6e:	2b0c      	cmp	r3, #12
 8001d70:	d112      	bne.n	8001d98 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001d72:	4b88      	ldr	r3, [pc, #544]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001d7e:	d10b      	bne.n	8001d98 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d80:	4b84      	ldr	r3, [pc, #528]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d05b      	beq.n	8001e44 <HAL_RCC_OscConfig+0x124>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d157      	bne.n	8001e44 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e25a      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001da0:	d106      	bne.n	8001db0 <HAL_RCC_OscConfig+0x90>
 8001da2:	4b7c      	ldr	r3, [pc, #496]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a7b      	ldr	r2, [pc, #492]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001da8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	e01d      	b.n	8001dec <HAL_RCC_OscConfig+0xcc>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001db8:	d10c      	bne.n	8001dd4 <HAL_RCC_OscConfig+0xb4>
 8001dba:	4b76      	ldr	r3, [pc, #472]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a75      	ldr	r2, [pc, #468]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001dc0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	4b73      	ldr	r3, [pc, #460]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a72      	ldr	r2, [pc, #456]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	e00b      	b.n	8001dec <HAL_RCC_OscConfig+0xcc>
 8001dd4:	4b6f      	ldr	r3, [pc, #444]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a6e      	ldr	r2, [pc, #440]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001dda:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dde:	6013      	str	r3, [r2, #0]
 8001de0:	4b6c      	ldr	r3, [pc, #432]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a6b      	ldr	r2, [pc, #428]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001de6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	685b      	ldr	r3, [r3, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d013      	beq.n	8001e1c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001df4:	f7ff f93e 	bl	8001074 <HAL_GetTick>
 8001df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dfa:	e008      	b.n	8001e0e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001dfc:	f7ff f93a 	bl	8001074 <HAL_GetTick>
 8001e00:	4602      	mov	r2, r0
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	1ad3      	subs	r3, r2, r3
 8001e06:	2b64      	cmp	r3, #100	; 0x64
 8001e08:	d901      	bls.n	8001e0e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001e0a:	2303      	movs	r3, #3
 8001e0c:	e21f      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e0e:	4b61      	ldr	r3, [pc, #388]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d0f0      	beq.n	8001dfc <HAL_RCC_OscConfig+0xdc>
 8001e1a:	e014      	b.n	8001e46 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e1c:	f7ff f92a 	bl	8001074 <HAL_GetTick>
 8001e20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e22:	e008      	b.n	8001e36 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e24:	f7ff f926 	bl	8001074 <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	2b64      	cmp	r3, #100	; 0x64
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e20b      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e36:	4b57      	ldr	r3, [pc, #348]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d1f0      	bne.n	8001e24 <HAL_RCC_OscConfig+0x104>
 8001e42:	e000      	b.n	8001e46 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f003 0302 	and.w	r3, r3, #2
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d06f      	beq.n	8001f32 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001e52:	4b50      	ldr	r3, [pc, #320]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f003 030c 	and.w	r3, r3, #12
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d017      	beq.n	8001e8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001e5e:	4b4d      	ldr	r3, [pc, #308]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001e66:	2b08      	cmp	r3, #8
 8001e68:	d105      	bne.n	8001e76 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001e6a:	4b4a      	ldr	r3, [pc, #296]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d00b      	beq.n	8001e8e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e76:	4b47      	ldr	r3, [pc, #284]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e78:	689b      	ldr	r3, [r3, #8]
 8001e7a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001e7e:	2b0c      	cmp	r3, #12
 8001e80:	d11c      	bne.n	8001ebc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001e82:	4b44      	ldr	r3, [pc, #272]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d116      	bne.n	8001ebc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e8e:	4b41      	ldr	r3, [pc, #260]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f003 0302 	and.w	r3, r3, #2
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d005      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x186>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	68db      	ldr	r3, [r3, #12]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d001      	beq.n	8001ea6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e1d3      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ea6:	4b3b      	ldr	r3, [pc, #236]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	691b      	ldr	r3, [r3, #16]
 8001eb2:	00db      	lsls	r3, r3, #3
 8001eb4:	4937      	ldr	r1, [pc, #220]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001eba:	e03a      	b.n	8001f32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d020      	beq.n	8001f06 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ec4:	4b34      	ldr	r3, [pc, #208]	; (8001f98 <HAL_RCC_OscConfig+0x278>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eca:	f7ff f8d3 	bl	8001074 <HAL_GetTick>
 8001ece:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ed0:	e008      	b.n	8001ee4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ed2:	f7ff f8cf 	bl	8001074 <HAL_GetTick>
 8001ed6:	4602      	mov	r2, r0
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	1ad3      	subs	r3, r2, r3
 8001edc:	2b02      	cmp	r3, #2
 8001ede:	d901      	bls.n	8001ee4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e1b4      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ee4:	4b2b      	ldr	r3, [pc, #172]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d0f0      	beq.n	8001ed2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ef0:	4b28      	ldr	r3, [pc, #160]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	00db      	lsls	r3, r3, #3
 8001efe:	4925      	ldr	r1, [pc, #148]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	600b      	str	r3, [r1, #0]
 8001f04:	e015      	b.n	8001f32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f06:	4b24      	ldr	r3, [pc, #144]	; (8001f98 <HAL_RCC_OscConfig+0x278>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0c:	f7ff f8b2 	bl	8001074 <HAL_GetTick>
 8001f10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f12:	e008      	b.n	8001f26 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f14:	f7ff f8ae 	bl	8001074 <HAL_GetTick>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d901      	bls.n	8001f26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001f22:	2303      	movs	r3, #3
 8001f24:	e193      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f26:	4b1b      	ldr	r3, [pc, #108]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d1f0      	bne.n	8001f14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0308 	and.w	r3, r3, #8
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d036      	beq.n	8001fac <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	695b      	ldr	r3, [r3, #20]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d016      	beq.n	8001f74 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f46:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <HAL_RCC_OscConfig+0x27c>)
 8001f48:	2201      	movs	r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f4c:	f7ff f892 	bl	8001074 <HAL_GetTick>
 8001f50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f52:	e008      	b.n	8001f66 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f54:	f7ff f88e 	bl	8001074 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	693b      	ldr	r3, [r7, #16]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e173      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f66:	4b0b      	ldr	r3, [pc, #44]	; (8001f94 <HAL_RCC_OscConfig+0x274>)
 8001f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d0f0      	beq.n	8001f54 <HAL_RCC_OscConfig+0x234>
 8001f72:	e01b      	b.n	8001fac <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f74:	4b09      	ldr	r3, [pc, #36]	; (8001f9c <HAL_RCC_OscConfig+0x27c>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f7a:	f7ff f87b 	bl	8001074 <HAL_GetTick>
 8001f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f80:	e00e      	b.n	8001fa0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001f82:	f7ff f877 	bl	8001074 <HAL_GetTick>
 8001f86:	4602      	mov	r2, r0
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d907      	bls.n	8001fa0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e15c      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
 8001f94:	40023800 	.word	0x40023800
 8001f98:	42470000 	.word	0x42470000
 8001f9c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fa0:	4b8a      	ldr	r3, [pc, #552]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8001fa2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fa4:	f003 0302 	and.w	r3, r3, #2
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d1ea      	bne.n	8001f82 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f003 0304 	and.w	r3, r3, #4
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f000 8097 	beq.w	80020e8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fbe:	4b83      	ldr	r3, [pc, #524]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8001fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d10f      	bne.n	8001fea <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	4b7f      	ldr	r3, [pc, #508]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd2:	4a7e      	ldr	r2, [pc, #504]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8001fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8001fda:	4b7c      	ldr	r3, [pc, #496]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8001fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fde:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fea:	4b79      	ldr	r3, [pc, #484]	; (80021d0 <HAL_RCC_OscConfig+0x4b0>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d118      	bne.n	8002028 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001ff6:	4b76      	ldr	r3, [pc, #472]	; (80021d0 <HAL_RCC_OscConfig+0x4b0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a75      	ldr	r2, [pc, #468]	; (80021d0 <HAL_RCC_OscConfig+0x4b0>)
 8001ffc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002000:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002002:	f7ff f837 	bl	8001074 <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002008:	e008      	b.n	800201c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800200a:	f7ff f833 	bl	8001074 <HAL_GetTick>
 800200e:	4602      	mov	r2, r0
 8002010:	693b      	ldr	r3, [r7, #16]
 8002012:	1ad3      	subs	r3, r2, r3
 8002014:	2b02      	cmp	r3, #2
 8002016:	d901      	bls.n	800201c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002018:	2303      	movs	r3, #3
 800201a:	e118      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201c:	4b6c      	ldr	r3, [pc, #432]	; (80021d0 <HAL_RCC_OscConfig+0x4b0>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002024:	2b00      	cmp	r3, #0
 8002026:	d0f0      	beq.n	800200a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	2b01      	cmp	r3, #1
 800202e:	d106      	bne.n	800203e <HAL_RCC_OscConfig+0x31e>
 8002030:	4b66      	ldr	r3, [pc, #408]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002032:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002034:	4a65      	ldr	r2, [pc, #404]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002036:	f043 0301 	orr.w	r3, r3, #1
 800203a:	6713      	str	r3, [r2, #112]	; 0x70
 800203c:	e01c      	b.n	8002078 <HAL_RCC_OscConfig+0x358>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	2b05      	cmp	r3, #5
 8002044:	d10c      	bne.n	8002060 <HAL_RCC_OscConfig+0x340>
 8002046:	4b61      	ldr	r3, [pc, #388]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800204a:	4a60      	ldr	r2, [pc, #384]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 800204c:	f043 0304 	orr.w	r3, r3, #4
 8002050:	6713      	str	r3, [r2, #112]	; 0x70
 8002052:	4b5e      	ldr	r3, [pc, #376]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002054:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002056:	4a5d      	ldr	r2, [pc, #372]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002058:	f043 0301 	orr.w	r3, r3, #1
 800205c:	6713      	str	r3, [r2, #112]	; 0x70
 800205e:	e00b      	b.n	8002078 <HAL_RCC_OscConfig+0x358>
 8002060:	4b5a      	ldr	r3, [pc, #360]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002064:	4a59      	ldr	r2, [pc, #356]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002066:	f023 0301 	bic.w	r3, r3, #1
 800206a:	6713      	str	r3, [r2, #112]	; 0x70
 800206c:	4b57      	ldr	r3, [pc, #348]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 800206e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002070:	4a56      	ldr	r2, [pc, #344]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002072:	f023 0304 	bic.w	r3, r3, #4
 8002076:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d015      	beq.n	80020ac <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002080:	f7fe fff8 	bl	8001074 <HAL_GetTick>
 8002084:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002086:	e00a      	b.n	800209e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002088:	f7fe fff4 	bl	8001074 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	f241 3288 	movw	r2, #5000	; 0x1388
 8002096:	4293      	cmp	r3, r2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e0d7      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800209e:	4b4b      	ldr	r3, [pc, #300]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 80020a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0ee      	beq.n	8002088 <HAL_RCC_OscConfig+0x368>
 80020aa:	e014      	b.n	80020d6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020ac:	f7fe ffe2 	bl	8001074 <HAL_GetTick>
 80020b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b2:	e00a      	b.n	80020ca <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020b4:	f7fe ffde 	bl	8001074 <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e0c1      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020ca:	4b40      	ldr	r3, [pc, #256]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 80020cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1ee      	bne.n	80020b4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80020d6:	7dfb      	ldrb	r3, [r7, #23]
 80020d8:	2b01      	cmp	r3, #1
 80020da:	d105      	bne.n	80020e8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020dc:	4b3b      	ldr	r3, [pc, #236]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 80020de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e0:	4a3a      	ldr	r2, [pc, #232]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 80020e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020e6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	699b      	ldr	r3, [r3, #24]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	f000 80ad 	beq.w	800224c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80020f2:	4b36      	ldr	r3, [pc, #216]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 80020f4:	689b      	ldr	r3, [r3, #8]
 80020f6:	f003 030c 	and.w	r3, r3, #12
 80020fa:	2b08      	cmp	r3, #8
 80020fc:	d060      	beq.n	80021c0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	2b02      	cmp	r3, #2
 8002104:	d145      	bne.n	8002192 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002106:	4b33      	ldr	r3, [pc, #204]	; (80021d4 <HAL_RCC_OscConfig+0x4b4>)
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210c:	f7fe ffb2 	bl	8001074 <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002114:	f7fe ffae 	bl	8001074 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e093      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002126:	4b29      	ldr	r3, [pc, #164]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f0      	bne.n	8002114 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	69da      	ldr	r2, [r3, #28]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002140:	019b      	lsls	r3, r3, #6
 8002142:	431a      	orrs	r2, r3
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002148:	085b      	lsrs	r3, r3, #1
 800214a:	3b01      	subs	r3, #1
 800214c:	041b      	lsls	r3, r3, #16
 800214e:	431a      	orrs	r2, r3
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002154:	061b      	lsls	r3, r3, #24
 8002156:	431a      	orrs	r2, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215c:	071b      	lsls	r3, r3, #28
 800215e:	491b      	ldr	r1, [pc, #108]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002160:	4313      	orrs	r3, r2
 8002162:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002164:	4b1b      	ldr	r3, [pc, #108]	; (80021d4 <HAL_RCC_OscConfig+0x4b4>)
 8002166:	2201      	movs	r2, #1
 8002168:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800216a:	f7fe ff83 	bl	8001074 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002172:	f7fe ff7f 	bl	8001074 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b02      	cmp	r3, #2
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e064      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002184:	4b11      	ldr	r3, [pc, #68]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x452>
 8002190:	e05c      	b.n	800224c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002192:	4b10      	ldr	r3, [pc, #64]	; (80021d4 <HAL_RCC_OscConfig+0x4b4>)
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002198:	f7fe ff6c 	bl	8001074 <HAL_GetTick>
 800219c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800219e:	e008      	b.n	80021b2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021a0:	f7fe ff68 	bl	8001074 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	2b02      	cmp	r3, #2
 80021ac:	d901      	bls.n	80021b2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80021ae:	2303      	movs	r3, #3
 80021b0:	e04d      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80021b2:	4b06      	ldr	r3, [pc, #24]	; (80021cc <HAL_RCC_OscConfig+0x4ac>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d1f0      	bne.n	80021a0 <HAL_RCC_OscConfig+0x480>
 80021be:	e045      	b.n	800224c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	699b      	ldr	r3, [r3, #24]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d107      	bne.n	80021d8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e040      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40007000 	.word	0x40007000
 80021d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80021d8:	4b1f      	ldr	r3, [pc, #124]	; (8002258 <HAL_RCC_OscConfig+0x538>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	699b      	ldr	r3, [r3, #24]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d030      	beq.n	8002248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d129      	bne.n	8002248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021fe:	429a      	cmp	r2, r3
 8002200:	d122      	bne.n	8002248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002202:	68fa      	ldr	r2, [r7, #12]
 8002204:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002208:	4013      	ands	r3, r2
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800220e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002210:	4293      	cmp	r3, r2
 8002212:	d119      	bne.n	8002248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800221e:	085b      	lsrs	r3, r3, #1
 8002220:	3b01      	subs	r3, #1
 8002222:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002224:	429a      	cmp	r2, r3
 8002226:	d10f      	bne.n	8002248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002232:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002234:	429a      	cmp	r2, r3
 8002236:	d107      	bne.n	8002248 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002242:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002244:	429a      	cmp	r2, r3
 8002246:	d001      	beq.n	800224c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e000      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800224c:	2300      	movs	r3, #0
}
 800224e:	4618      	mov	r0, r3
 8002250:	3718      	adds	r7, #24
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40023800 	.word	0x40023800

0800225c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d101      	bne.n	800226e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800226a:	2301      	movs	r3, #1
 800226c:	e041      	b.n	80022f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002274:	b2db      	uxtb	r3, r3
 8002276:	2b00      	cmp	r3, #0
 8002278:	d106      	bne.n	8002288 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002282:	6878      	ldr	r0, [r7, #4]
 8002284:	f7fe fdcc 	bl	8000e20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2202      	movs	r2, #2
 800228c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3304      	adds	r3, #4
 8002298:	4619      	mov	r1, r3
 800229a:	4610      	mov	r0, r2
 800229c:	f000 f9d8 	bl	8002650 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	2201      	movs	r2, #1
 80022a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2201      	movs	r2, #1
 80022b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2201      	movs	r2, #1
 80022bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2201      	movs	r2, #1
 80022cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2201      	movs	r2, #1
 80022dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2201      	movs	r2, #1
 80022ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
	...

080022fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b01      	cmp	r3, #1
 800230e:	d001      	beq.n	8002314 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e04e      	b.n	80023b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2202      	movs	r2, #2
 8002318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	68da      	ldr	r2, [r3, #12]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f042 0201 	orr.w	r2, r2, #1
 800232a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	4a23      	ldr	r2, [pc, #140]	; (80023c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8002332:	4293      	cmp	r3, r2
 8002334:	d022      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x80>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800233e:	d01d      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x80>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a1f      	ldr	r2, [pc, #124]	; (80023c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d018      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x80>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4a1e      	ldr	r2, [pc, #120]	; (80023c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8002350:	4293      	cmp	r3, r2
 8002352:	d013      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x80>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a1c      	ldr	r2, [pc, #112]	; (80023cc <HAL_TIM_Base_Start_IT+0xd0>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d00e      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x80>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a1b      	ldr	r2, [pc, #108]	; (80023d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d009      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x80>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a19      	ldr	r2, [pc, #100]	; (80023d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d004      	beq.n	800237c <HAL_TIM_Base_Start_IT+0x80>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a18      	ldr	r2, [pc, #96]	; (80023d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d111      	bne.n	80023a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 0307 	and.w	r3, r3, #7
 8002386:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2b06      	cmp	r3, #6
 800238c:	d010      	beq.n	80023b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	681a      	ldr	r2, [r3, #0]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f042 0201 	orr.w	r2, r2, #1
 800239c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800239e:	e007      	b.n	80023b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3714      	adds	r7, #20
 80023b6:	46bd      	mov	sp, r7
 80023b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023bc:	4770      	bx	lr
 80023be:	bf00      	nop
 80023c0:	40010000 	.word	0x40010000
 80023c4:	40000400 	.word	0x40000400
 80023c8:	40000800 	.word	0x40000800
 80023cc:	40000c00 	.word	0x40000c00
 80023d0:	40010400 	.word	0x40010400
 80023d4:	40014000 	.word	0x40014000
 80023d8:	40001800 	.word	0x40001800

080023dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	f003 0302 	and.w	r3, r3, #2
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d122      	bne.n	8002438 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68db      	ldr	r3, [r3, #12]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b02      	cmp	r3, #2
 80023fe:	d11b      	bne.n	8002438 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f06f 0202 	mvn.w	r2, #2
 8002408:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	699b      	ldr	r3, [r3, #24]
 8002416:	f003 0303 	and.w	r3, r3, #3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f000 f8f8 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 8002424:	e005      	b.n	8002432 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f000 f8ea 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800242c:	6878      	ldr	r0, [r7, #4]
 800242e:	f000 f8fb 	bl	8002628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	691b      	ldr	r3, [r3, #16]
 800243e:	f003 0304 	and.w	r3, r3, #4
 8002442:	2b04      	cmp	r3, #4
 8002444:	d122      	bne.n	800248c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	f003 0304 	and.w	r3, r3, #4
 8002450:	2b04      	cmp	r3, #4
 8002452:	d11b      	bne.n	800248c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f06f 0204 	mvn.w	r2, #4
 800245c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2202      	movs	r2, #2
 8002462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800246e:	2b00      	cmp	r3, #0
 8002470:	d003      	beq.n	800247a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f000 f8ce 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 8002478:	e005      	b.n	8002486 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800247a:	6878      	ldr	r0, [r7, #4]
 800247c:	f000 f8c0 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f000 f8d1 	bl	8002628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2200      	movs	r2, #0
 800248a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	f003 0308 	and.w	r3, r3, #8
 8002496:	2b08      	cmp	r3, #8
 8002498:	d122      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	68db      	ldr	r3, [r3, #12]
 80024a0:	f003 0308 	and.w	r3, r3, #8
 80024a4:	2b08      	cmp	r3, #8
 80024a6:	d11b      	bne.n	80024e0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f06f 0208 	mvn.w	r2, #8
 80024b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2204      	movs	r2, #4
 80024b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	69db      	ldr	r3, [r3, #28]
 80024be:	f003 0303 	and.w	r3, r3, #3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d003      	beq.n	80024ce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 f8a4 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 80024cc:	e005      	b.n	80024da <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 f896 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	f000 f8a7 	bl	8002628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	f003 0310 	and.w	r3, r3, #16
 80024ea:	2b10      	cmp	r3, #16
 80024ec:	d122      	bne.n	8002534 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	f003 0310 	and.w	r3, r3, #16
 80024f8:	2b10      	cmp	r3, #16
 80024fa:	d11b      	bne.n	8002534 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f06f 0210 	mvn.w	r2, #16
 8002504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2208      	movs	r2, #8
 800250a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	69db      	ldr	r3, [r3, #28]
 8002512:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 f87a 	bl	8002614 <HAL_TIM_IC_CaptureCallback>
 8002520:	e005      	b.n	800252e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f000 f86c 	bl	8002600 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f000 f87d 	bl	8002628 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2200      	movs	r2, #0
 8002532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	691b      	ldr	r3, [r3, #16]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b01      	cmp	r3, #1
 8002540:	d10e      	bne.n	8002560 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	68db      	ldr	r3, [r3, #12]
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	2b01      	cmp	r3, #1
 800254e:	d107      	bne.n	8002560 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f06f 0201 	mvn.w	r2, #1
 8002558:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f846 	bl	80025ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800256a:	2b80      	cmp	r3, #128	; 0x80
 800256c:	d10e      	bne.n	800258c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002578:	2b80      	cmp	r3, #128	; 0x80
 800257a:	d107      	bne.n	800258c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f988 	bl	800289c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002596:	2b40      	cmp	r3, #64	; 0x40
 8002598:	d10e      	bne.n	80025b8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	68db      	ldr	r3, [r3, #12]
 80025a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025a4:	2b40      	cmp	r3, #64	; 0x40
 80025a6:	d107      	bne.n	80025b8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80025b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 f842 	bl	800263c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	691b      	ldr	r3, [r3, #16]
 80025be:	f003 0320 	and.w	r3, r3, #32
 80025c2:	2b20      	cmp	r3, #32
 80025c4:	d10e      	bne.n	80025e4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	68db      	ldr	r3, [r3, #12]
 80025cc:	f003 0320 	and.w	r3, r3, #32
 80025d0:	2b20      	cmp	r3, #32
 80025d2:	d107      	bne.n	80025e4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f06f 0220 	mvn.w	r2, #32
 80025dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f000 f952 	bl	8002888 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr

08002614 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002614:	b480      	push	{r7}
 8002616:	b083      	sub	sp, #12
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800261c:	bf00      	nop
 800261e:	370c      	adds	r7, #12
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002644:	bf00      	nop
 8002646:	370c      	adds	r7, #12
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002650:	b480      	push	{r7}
 8002652:	b085      	sub	sp, #20
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	4a40      	ldr	r2, [pc, #256]	; (8002764 <TIM_Base_SetConfig+0x114>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d013      	beq.n	8002690 <TIM_Base_SetConfig+0x40>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800266e:	d00f      	beq.n	8002690 <TIM_Base_SetConfig+0x40>
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a3d      	ldr	r2, [pc, #244]	; (8002768 <TIM_Base_SetConfig+0x118>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00b      	beq.n	8002690 <TIM_Base_SetConfig+0x40>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a3c      	ldr	r2, [pc, #240]	; (800276c <TIM_Base_SetConfig+0x11c>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d007      	beq.n	8002690 <TIM_Base_SetConfig+0x40>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a3b      	ldr	r2, [pc, #236]	; (8002770 <TIM_Base_SetConfig+0x120>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d003      	beq.n	8002690 <TIM_Base_SetConfig+0x40>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a3a      	ldr	r2, [pc, #232]	; (8002774 <TIM_Base_SetConfig+0x124>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d108      	bne.n	80026a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002696:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	68fa      	ldr	r2, [r7, #12]
 800269e:	4313      	orrs	r3, r2
 80026a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4a2f      	ldr	r2, [pc, #188]	; (8002764 <TIM_Base_SetConfig+0x114>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d02b      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026b0:	d027      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	4a2c      	ldr	r2, [pc, #176]	; (8002768 <TIM_Base_SetConfig+0x118>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d023      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4a2b      	ldr	r2, [pc, #172]	; (800276c <TIM_Base_SetConfig+0x11c>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d01f      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	4a2a      	ldr	r2, [pc, #168]	; (8002770 <TIM_Base_SetConfig+0x120>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d01b      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a29      	ldr	r2, [pc, #164]	; (8002774 <TIM_Base_SetConfig+0x124>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d017      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a28      	ldr	r2, [pc, #160]	; (8002778 <TIM_Base_SetConfig+0x128>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d013      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a27      	ldr	r2, [pc, #156]	; (800277c <TIM_Base_SetConfig+0x12c>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d00f      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a26      	ldr	r2, [pc, #152]	; (8002780 <TIM_Base_SetConfig+0x130>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d00b      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a25      	ldr	r2, [pc, #148]	; (8002784 <TIM_Base_SetConfig+0x134>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d007      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a24      	ldr	r2, [pc, #144]	; (8002788 <TIM_Base_SetConfig+0x138>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d003      	beq.n	8002702 <TIM_Base_SetConfig+0xb2>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a23      	ldr	r2, [pc, #140]	; (800278c <TIM_Base_SetConfig+0x13c>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d108      	bne.n	8002714 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002708:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	68fa      	ldr	r2, [r7, #12]
 8002710:	4313      	orrs	r3, r2
 8002712:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	695b      	ldr	r3, [r3, #20]
 800271e:	4313      	orrs	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	689a      	ldr	r2, [r3, #8]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	4a0a      	ldr	r2, [pc, #40]	; (8002764 <TIM_Base_SetConfig+0x114>)
 800273c:	4293      	cmp	r3, r2
 800273e:	d003      	beq.n	8002748 <TIM_Base_SetConfig+0xf8>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a0c      	ldr	r2, [pc, #48]	; (8002774 <TIM_Base_SetConfig+0x124>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d103      	bne.n	8002750 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	615a      	str	r2, [r3, #20]
}
 8002756:	bf00      	nop
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	40010000 	.word	0x40010000
 8002768:	40000400 	.word	0x40000400
 800276c:	40000800 	.word	0x40000800
 8002770:	40000c00 	.word	0x40000c00
 8002774:	40010400 	.word	0x40010400
 8002778:	40014000 	.word	0x40014000
 800277c:	40014400 	.word	0x40014400
 8002780:	40014800 	.word	0x40014800
 8002784:	40001800 	.word	0x40001800
 8002788:	40001c00 	.word	0x40001c00
 800278c:	40002000 	.word	0x40002000

08002790 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d101      	bne.n	80027a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027a4:	2302      	movs	r3, #2
 80027a6:	e05a      	b.n	800285e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2202      	movs	r2, #2
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68fa      	ldr	r2, [r7, #12]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a21      	ldr	r2, [pc, #132]	; (800286c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d022      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80027f4:	d01d      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a1d      	ldr	r2, [pc, #116]	; (8002870 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d018      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a1b      	ldr	r2, [pc, #108]	; (8002874 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d013      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1a      	ldr	r2, [pc, #104]	; (8002878 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d00e      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a18      	ldr	r2, [pc, #96]	; (800287c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d009      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a17      	ldr	r2, [pc, #92]	; (8002880 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d004      	beq.n	8002832 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a15      	ldr	r2, [pc, #84]	; (8002884 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d10c      	bne.n	800284c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002838:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	68ba      	ldr	r2, [r7, #8]
 8002840:	4313      	orrs	r3, r2
 8002842:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68ba      	ldr	r2, [r7, #8]
 800284a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2201      	movs	r2, #1
 8002850:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800285c:	2300      	movs	r3, #0
}
 800285e:	4618      	mov	r0, r3
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40010000 	.word	0x40010000
 8002870:	40000400 	.word	0x40000400
 8002874:	40000800 	.word	0x40000800
 8002878:	40000c00 	.word	0x40000c00
 800287c:	40010400 	.word	0x40010400
 8002880:	40014000 	.word	0x40014000
 8002884:	40001800 	.word	0x40001800

08002888 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002888:	b480      	push	{r7}
 800288a:	b083      	sub	sp, #12
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002890:	bf00      	nop
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289a:	4770      	bx	lr

0800289c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d101      	bne.n	80028c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e03f      	b.n	8002942 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d106      	bne.n	80028dc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7fe faf4 	bl	8000ec4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	2224      	movs	r2, #36	; 0x24
 80028e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80028f2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f000 f929 	bl	8002b4c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	691a      	ldr	r2, [r3, #16]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002908:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	695a      	ldr	r2, [r3, #20]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002918:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68da      	ldr	r2, [r3, #12]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002928:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2220      	movs	r2, #32
 8002934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2220      	movs	r2, #32
 800293c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002940:	2300      	movs	r3, #0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}

0800294a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b08a      	sub	sp, #40	; 0x28
 800294e:	af02      	add	r7, sp, #8
 8002950:	60f8      	str	r0, [r7, #12]
 8002952:	60b9      	str	r1, [r7, #8]
 8002954:	603b      	str	r3, [r7, #0]
 8002956:	4613      	mov	r3, r2
 8002958:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002964:	b2db      	uxtb	r3, r3
 8002966:	2b20      	cmp	r3, #32
 8002968:	d17c      	bne.n	8002a64 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d002      	beq.n	8002976 <HAL_UART_Transmit+0x2c>
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d101      	bne.n	800297a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e075      	b.n	8002a66 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_UART_Transmit+0x3e>
 8002984:	2302      	movs	r3, #2
 8002986:	e06e      	b.n	8002a66 <HAL_UART_Transmit+0x11c>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	2201      	movs	r2, #1
 800298c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	2200      	movs	r2, #0
 8002994:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2221      	movs	r2, #33	; 0x21
 800299a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800299e:	f7fe fb69 	bl	8001074 <HAL_GetTick>
 80029a2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	88fa      	ldrh	r2, [r7, #6]
 80029a8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	88fa      	ldrh	r2, [r7, #6]
 80029ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80029b8:	d108      	bne.n	80029cc <HAL_UART_Transmit+0x82>
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d104      	bne.n	80029cc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80029c2:	2300      	movs	r3, #0
 80029c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	e003      	b.n	80029d4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80029d0:	2300      	movs	r3, #0
 80029d2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80029dc:	e02a      	b.n	8002a34 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	9300      	str	r3, [sp, #0]
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	2200      	movs	r2, #0
 80029e6:	2180      	movs	r1, #128	; 0x80
 80029e8:	68f8      	ldr	r0, [r7, #12]
 80029ea:	f000 f840 	bl	8002a6e <UART_WaitOnFlagUntilTimeout>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e036      	b.n	8002a66 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d10b      	bne.n	8002a16 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029fe:	69bb      	ldr	r3, [r7, #24]
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	461a      	mov	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002a0c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	3302      	adds	r3, #2
 8002a12:	61bb      	str	r3, [r7, #24]
 8002a14:	e007      	b.n	8002a26 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	781a      	ldrb	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	3301      	adds	r3, #1
 8002a24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	3b01      	subs	r3, #1
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1cf      	bne.n	80029de <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	9300      	str	r3, [sp, #0]
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	2200      	movs	r2, #0
 8002a46:	2140      	movs	r1, #64	; 0x40
 8002a48:	68f8      	ldr	r0, [r7, #12]
 8002a4a:	f000 f810 	bl	8002a6e <UART_WaitOnFlagUntilTimeout>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d001      	beq.n	8002a58 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002a54:	2303      	movs	r3, #3
 8002a56:	e006      	b.n	8002a66 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	e000      	b.n	8002a66 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002a64:	2302      	movs	r3, #2
  }
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3720      	adds	r7, #32
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b090      	sub	sp, #64	; 0x40
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	60f8      	str	r0, [r7, #12]
 8002a76:	60b9      	str	r1, [r7, #8]
 8002a78:	603b      	str	r3, [r7, #0]
 8002a7a:	4613      	mov	r3, r2
 8002a7c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a7e:	e050      	b.n	8002b22 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a86:	d04c      	beq.n	8002b22 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d007      	beq.n	8002a9e <UART_WaitOnFlagUntilTimeout+0x30>
 8002a8e:	f7fe faf1 	bl	8001074 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d241      	bcs.n	8002b22 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	330c      	adds	r3, #12
 8002aa4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aa8:	e853 3f00 	ldrex	r3, [r3]
 8002aac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002ab4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	330c      	adds	r3, #12
 8002abc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002abe:	637a      	str	r2, [r7, #52]	; 0x34
 8002ac0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ac4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ac6:	e841 2300 	strex	r3, r2, [r1]
 8002aca:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d1e5      	bne.n	8002a9e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	3314      	adds	r3, #20
 8002ad8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	e853 3f00 	ldrex	r3, [r3]
 8002ae0:	613b      	str	r3, [r7, #16]
   return(result);
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	f023 0301 	bic.w	r3, r3, #1
 8002ae8:	63bb      	str	r3, [r7, #56]	; 0x38
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	3314      	adds	r3, #20
 8002af0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002af2:	623a      	str	r2, [r7, #32]
 8002af4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002af6:	69f9      	ldr	r1, [r7, #28]
 8002af8:	6a3a      	ldr	r2, [r7, #32]
 8002afa:	e841 2300 	strex	r3, r2, [r1]
 8002afe:	61bb      	str	r3, [r7, #24]
   return(result);
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1e5      	bne.n	8002ad2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	2220      	movs	r2, #32
 8002b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e00f      	b.n	8002b42 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	68ba      	ldr	r2, [r7, #8]
 8002b2e:	429a      	cmp	r2, r3
 8002b30:	bf0c      	ite	eq
 8002b32:	2301      	moveq	r3, #1
 8002b34:	2300      	movne	r3, #0
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	461a      	mov	r2, r3
 8002b3a:	79fb      	ldrb	r3, [r7, #7]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d09f      	beq.n	8002a80 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3740      	adds	r7, #64	; 0x40
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
	...

08002b4c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b50:	b09f      	sub	sp, #124	; 0x7c
 8002b52:	af00      	add	r7, sp, #0
 8002b54:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002b60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b62:	68d9      	ldr	r1, [r3, #12]
 8002b64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	ea40 0301 	orr.w	r3, r0, r1
 8002b6c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002b6e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	431a      	orrs	r2, r3
 8002b78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b7a:	695b      	ldr	r3, [r3, #20]
 8002b7c:	431a      	orrs	r2, r3
 8002b7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4313      	orrs	r3, r2
 8002b84:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002b86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002b90:	f021 010c 	bic.w	r1, r1, #12
 8002b94:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b9a:	430b      	orrs	r3, r1
 8002b9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002b9e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	695b      	ldr	r3, [r3, #20]
 8002ba4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002baa:	6999      	ldr	r1, [r3, #24]
 8002bac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	ea40 0301 	orr.w	r3, r0, r1
 8002bb4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	4bc5      	ldr	r3, [pc, #788]	; (8002ed0 <UART_SetConfig+0x384>)
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d004      	beq.n	8002bca <UART_SetConfig+0x7e>
 8002bc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	4bc3      	ldr	r3, [pc, #780]	; (8002ed4 <UART_SetConfig+0x388>)
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d103      	bne.n	8002bd2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002bca:	f7fe fee3 	bl	8001994 <HAL_RCC_GetPCLK2Freq>
 8002bce:	6778      	str	r0, [r7, #116]	; 0x74
 8002bd0:	e002      	b.n	8002bd8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002bd2:	f7fe fecb 	bl	800196c <HAL_RCC_GetPCLK1Freq>
 8002bd6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002bd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bda:	69db      	ldr	r3, [r3, #28]
 8002bdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002be0:	f040 80b6 	bne.w	8002d50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002be4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002be6:	461c      	mov	r4, r3
 8002be8:	f04f 0500 	mov.w	r5, #0
 8002bec:	4622      	mov	r2, r4
 8002bee:	462b      	mov	r3, r5
 8002bf0:	1891      	adds	r1, r2, r2
 8002bf2:	6439      	str	r1, [r7, #64]	; 0x40
 8002bf4:	415b      	adcs	r3, r3
 8002bf6:	647b      	str	r3, [r7, #68]	; 0x44
 8002bf8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002bfc:	1912      	adds	r2, r2, r4
 8002bfe:	eb45 0303 	adc.w	r3, r5, r3
 8002c02:	f04f 0000 	mov.w	r0, #0
 8002c06:	f04f 0100 	mov.w	r1, #0
 8002c0a:	00d9      	lsls	r1, r3, #3
 8002c0c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c10:	00d0      	lsls	r0, r2, #3
 8002c12:	4602      	mov	r2, r0
 8002c14:	460b      	mov	r3, r1
 8002c16:	1911      	adds	r1, r2, r4
 8002c18:	6639      	str	r1, [r7, #96]	; 0x60
 8002c1a:	416b      	adcs	r3, r5
 8002c1c:	667b      	str	r3, [r7, #100]	; 0x64
 8002c1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	461a      	mov	r2, r3
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	1891      	adds	r1, r2, r2
 8002c2a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002c2c:	415b      	adcs	r3, r3
 8002c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c30:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c34:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002c38:	f7fd fb3a 	bl	80002b0 <__aeabi_uldivmod>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	460b      	mov	r3, r1
 8002c40:	4ba5      	ldr	r3, [pc, #660]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002c42:	fba3 2302 	umull	r2, r3, r3, r2
 8002c46:	095b      	lsrs	r3, r3, #5
 8002c48:	011e      	lsls	r6, r3, #4
 8002c4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c4c:	461c      	mov	r4, r3
 8002c4e:	f04f 0500 	mov.w	r5, #0
 8002c52:	4622      	mov	r2, r4
 8002c54:	462b      	mov	r3, r5
 8002c56:	1891      	adds	r1, r2, r2
 8002c58:	6339      	str	r1, [r7, #48]	; 0x30
 8002c5a:	415b      	adcs	r3, r3
 8002c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8002c5e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002c62:	1912      	adds	r2, r2, r4
 8002c64:	eb45 0303 	adc.w	r3, r5, r3
 8002c68:	f04f 0000 	mov.w	r0, #0
 8002c6c:	f04f 0100 	mov.w	r1, #0
 8002c70:	00d9      	lsls	r1, r3, #3
 8002c72:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002c76:	00d0      	lsls	r0, r2, #3
 8002c78:	4602      	mov	r2, r0
 8002c7a:	460b      	mov	r3, r1
 8002c7c:	1911      	adds	r1, r2, r4
 8002c7e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002c80:	416b      	adcs	r3, r5
 8002c82:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002c84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	461a      	mov	r2, r3
 8002c8a:	f04f 0300 	mov.w	r3, #0
 8002c8e:	1891      	adds	r1, r2, r2
 8002c90:	62b9      	str	r1, [r7, #40]	; 0x28
 8002c92:	415b      	adcs	r3, r3
 8002c94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c96:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c9a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002c9e:	f7fd fb07 	bl	80002b0 <__aeabi_uldivmod>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	4b8c      	ldr	r3, [pc, #560]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002ca8:	fba3 1302 	umull	r1, r3, r3, r2
 8002cac:	095b      	lsrs	r3, r3, #5
 8002cae:	2164      	movs	r1, #100	; 0x64
 8002cb0:	fb01 f303 	mul.w	r3, r1, r3
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	00db      	lsls	r3, r3, #3
 8002cb8:	3332      	adds	r3, #50	; 0x32
 8002cba:	4a87      	ldr	r2, [pc, #540]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8002cc0:	095b      	lsrs	r3, r3, #5
 8002cc2:	005b      	lsls	r3, r3, #1
 8002cc4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002cc8:	441e      	add	r6, r3
 8002cca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f04f 0100 	mov.w	r1, #0
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	1894      	adds	r4, r2, r2
 8002cd8:	623c      	str	r4, [r7, #32]
 8002cda:	415b      	adcs	r3, r3
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
 8002cde:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002ce2:	1812      	adds	r2, r2, r0
 8002ce4:	eb41 0303 	adc.w	r3, r1, r3
 8002ce8:	f04f 0400 	mov.w	r4, #0
 8002cec:	f04f 0500 	mov.w	r5, #0
 8002cf0:	00dd      	lsls	r5, r3, #3
 8002cf2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002cf6:	00d4      	lsls	r4, r2, #3
 8002cf8:	4622      	mov	r2, r4
 8002cfa:	462b      	mov	r3, r5
 8002cfc:	1814      	adds	r4, r2, r0
 8002cfe:	653c      	str	r4, [r7, #80]	; 0x50
 8002d00:	414b      	adcs	r3, r1
 8002d02:	657b      	str	r3, [r7, #84]	; 0x54
 8002d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	461a      	mov	r2, r3
 8002d0a:	f04f 0300 	mov.w	r3, #0
 8002d0e:	1891      	adds	r1, r2, r2
 8002d10:	61b9      	str	r1, [r7, #24]
 8002d12:	415b      	adcs	r3, r3
 8002d14:	61fb      	str	r3, [r7, #28]
 8002d16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002d1e:	f7fd fac7 	bl	80002b0 <__aeabi_uldivmod>
 8002d22:	4602      	mov	r2, r0
 8002d24:	460b      	mov	r3, r1
 8002d26:	4b6c      	ldr	r3, [pc, #432]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002d28:	fba3 1302 	umull	r1, r3, r3, r2
 8002d2c:	095b      	lsrs	r3, r3, #5
 8002d2e:	2164      	movs	r1, #100	; 0x64
 8002d30:	fb01 f303 	mul.w	r3, r1, r3
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	00db      	lsls	r3, r3, #3
 8002d38:	3332      	adds	r3, #50	; 0x32
 8002d3a:	4a67      	ldr	r2, [pc, #412]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002d40:	095b      	lsrs	r3, r3, #5
 8002d42:	f003 0207 	and.w	r2, r3, #7
 8002d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4432      	add	r2, r6
 8002d4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002d4e:	e0b9      	b.n	8002ec4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002d50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002d52:	461c      	mov	r4, r3
 8002d54:	f04f 0500 	mov.w	r5, #0
 8002d58:	4622      	mov	r2, r4
 8002d5a:	462b      	mov	r3, r5
 8002d5c:	1891      	adds	r1, r2, r2
 8002d5e:	6139      	str	r1, [r7, #16]
 8002d60:	415b      	adcs	r3, r3
 8002d62:	617b      	str	r3, [r7, #20]
 8002d64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d68:	1912      	adds	r2, r2, r4
 8002d6a:	eb45 0303 	adc.w	r3, r5, r3
 8002d6e:	f04f 0000 	mov.w	r0, #0
 8002d72:	f04f 0100 	mov.w	r1, #0
 8002d76:	00d9      	lsls	r1, r3, #3
 8002d78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002d7c:	00d0      	lsls	r0, r2, #3
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	eb12 0804 	adds.w	r8, r2, r4
 8002d86:	eb43 0905 	adc.w	r9, r3, r5
 8002d8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f04f 0100 	mov.w	r1, #0
 8002d94:	f04f 0200 	mov.w	r2, #0
 8002d98:	f04f 0300 	mov.w	r3, #0
 8002d9c:	008b      	lsls	r3, r1, #2
 8002d9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002da2:	0082      	lsls	r2, r0, #2
 8002da4:	4640      	mov	r0, r8
 8002da6:	4649      	mov	r1, r9
 8002da8:	f7fd fa82 	bl	80002b0 <__aeabi_uldivmod>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	4b49      	ldr	r3, [pc, #292]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002db2:	fba3 2302 	umull	r2, r3, r3, r2
 8002db6:	095b      	lsrs	r3, r3, #5
 8002db8:	011e      	lsls	r6, r3, #4
 8002dba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	f04f 0100 	mov.w	r1, #0
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	1894      	adds	r4, r2, r2
 8002dc8:	60bc      	str	r4, [r7, #8]
 8002dca:	415b      	adcs	r3, r3
 8002dcc:	60fb      	str	r3, [r7, #12]
 8002dce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dd2:	1812      	adds	r2, r2, r0
 8002dd4:	eb41 0303 	adc.w	r3, r1, r3
 8002dd8:	f04f 0400 	mov.w	r4, #0
 8002ddc:	f04f 0500 	mov.w	r5, #0
 8002de0:	00dd      	lsls	r5, r3, #3
 8002de2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002de6:	00d4      	lsls	r4, r2, #3
 8002de8:	4622      	mov	r2, r4
 8002dea:	462b      	mov	r3, r5
 8002dec:	1814      	adds	r4, r2, r0
 8002dee:	64bc      	str	r4, [r7, #72]	; 0x48
 8002df0:	414b      	adcs	r3, r1
 8002df2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002df4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f04f 0100 	mov.w	r1, #0
 8002dfe:	f04f 0200 	mov.w	r2, #0
 8002e02:	f04f 0300 	mov.w	r3, #0
 8002e06:	008b      	lsls	r3, r1, #2
 8002e08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e0c:	0082      	lsls	r2, r0, #2
 8002e0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002e12:	f7fd fa4d 	bl	80002b0 <__aeabi_uldivmod>
 8002e16:	4602      	mov	r2, r0
 8002e18:	460b      	mov	r3, r1
 8002e1a:	4b2f      	ldr	r3, [pc, #188]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e20:	095b      	lsrs	r3, r3, #5
 8002e22:	2164      	movs	r1, #100	; 0x64
 8002e24:	fb01 f303 	mul.w	r3, r1, r3
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	3332      	adds	r3, #50	; 0x32
 8002e2e:	4a2a      	ldr	r2, [pc, #168]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002e30:	fba2 2303 	umull	r2, r3, r2, r3
 8002e34:	095b      	lsrs	r3, r3, #5
 8002e36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e3a:	441e      	add	r6, r3
 8002e3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e3e:	4618      	mov	r0, r3
 8002e40:	f04f 0100 	mov.w	r1, #0
 8002e44:	4602      	mov	r2, r0
 8002e46:	460b      	mov	r3, r1
 8002e48:	1894      	adds	r4, r2, r2
 8002e4a:	603c      	str	r4, [r7, #0]
 8002e4c:	415b      	adcs	r3, r3
 8002e4e:	607b      	str	r3, [r7, #4]
 8002e50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e54:	1812      	adds	r2, r2, r0
 8002e56:	eb41 0303 	adc.w	r3, r1, r3
 8002e5a:	f04f 0400 	mov.w	r4, #0
 8002e5e:	f04f 0500 	mov.w	r5, #0
 8002e62:	00dd      	lsls	r5, r3, #3
 8002e64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002e68:	00d4      	lsls	r4, r2, #3
 8002e6a:	4622      	mov	r2, r4
 8002e6c:	462b      	mov	r3, r5
 8002e6e:	eb12 0a00 	adds.w	sl, r2, r0
 8002e72:	eb43 0b01 	adc.w	fp, r3, r1
 8002e76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f04f 0100 	mov.w	r1, #0
 8002e80:	f04f 0200 	mov.w	r2, #0
 8002e84:	f04f 0300 	mov.w	r3, #0
 8002e88:	008b      	lsls	r3, r1, #2
 8002e8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002e8e:	0082      	lsls	r2, r0, #2
 8002e90:	4650      	mov	r0, sl
 8002e92:	4659      	mov	r1, fp
 8002e94:	f7fd fa0c 	bl	80002b0 <__aeabi_uldivmod>
 8002e98:	4602      	mov	r2, r0
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	4b0e      	ldr	r3, [pc, #56]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002e9e:	fba3 1302 	umull	r1, r3, r3, r2
 8002ea2:	095b      	lsrs	r3, r3, #5
 8002ea4:	2164      	movs	r1, #100	; 0x64
 8002ea6:	fb01 f303 	mul.w	r3, r1, r3
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	011b      	lsls	r3, r3, #4
 8002eae:	3332      	adds	r3, #50	; 0x32
 8002eb0:	4a09      	ldr	r2, [pc, #36]	; (8002ed8 <UART_SetConfig+0x38c>)
 8002eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8002eb6:	095b      	lsrs	r3, r3, #5
 8002eb8:	f003 020f 	and.w	r2, r3, #15
 8002ebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	4432      	add	r2, r6
 8002ec2:	609a      	str	r2, [r3, #8]
}
 8002ec4:	bf00      	nop
 8002ec6:	377c      	adds	r7, #124	; 0x7c
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ece:	bf00      	nop
 8002ed0:	40011000 	.word	0x40011000
 8002ed4:	40011400 	.word	0x40011400
 8002ed8:	51eb851f 	.word	0x51eb851f

08002edc <__errno>:
 8002edc:	4b01      	ldr	r3, [pc, #4]	; (8002ee4 <__errno+0x8>)
 8002ede:	6818      	ldr	r0, [r3, #0]
 8002ee0:	4770      	bx	lr
 8002ee2:	bf00      	nop
 8002ee4:	2000000c 	.word	0x2000000c

08002ee8 <__libc_init_array>:
 8002ee8:	b570      	push	{r4, r5, r6, lr}
 8002eea:	4d0d      	ldr	r5, [pc, #52]	; (8002f20 <__libc_init_array+0x38>)
 8002eec:	4c0d      	ldr	r4, [pc, #52]	; (8002f24 <__libc_init_array+0x3c>)
 8002eee:	1b64      	subs	r4, r4, r5
 8002ef0:	10a4      	asrs	r4, r4, #2
 8002ef2:	2600      	movs	r6, #0
 8002ef4:	42a6      	cmp	r6, r4
 8002ef6:	d109      	bne.n	8002f0c <__libc_init_array+0x24>
 8002ef8:	4d0b      	ldr	r5, [pc, #44]	; (8002f28 <__libc_init_array+0x40>)
 8002efa:	4c0c      	ldr	r4, [pc, #48]	; (8002f2c <__libc_init_array+0x44>)
 8002efc:	f000 ff76 	bl	8003dec <_init>
 8002f00:	1b64      	subs	r4, r4, r5
 8002f02:	10a4      	asrs	r4, r4, #2
 8002f04:	2600      	movs	r6, #0
 8002f06:	42a6      	cmp	r6, r4
 8002f08:	d105      	bne.n	8002f16 <__libc_init_array+0x2e>
 8002f0a:	bd70      	pop	{r4, r5, r6, pc}
 8002f0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f10:	4798      	blx	r3
 8002f12:	3601      	adds	r6, #1
 8002f14:	e7ee      	b.n	8002ef4 <__libc_init_array+0xc>
 8002f16:	f855 3b04 	ldr.w	r3, [r5], #4
 8002f1a:	4798      	blx	r3
 8002f1c:	3601      	adds	r6, #1
 8002f1e:	e7f2      	b.n	8002f06 <__libc_init_array+0x1e>
 8002f20:	08003fc4 	.word	0x08003fc4
 8002f24:	08003fc4 	.word	0x08003fc4
 8002f28:	08003fc4 	.word	0x08003fc4
 8002f2c:	08003fc8 	.word	0x08003fc8

08002f30 <memset>:
 8002f30:	4402      	add	r2, r0
 8002f32:	4603      	mov	r3, r0
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d100      	bne.n	8002f3a <memset+0xa>
 8002f38:	4770      	bx	lr
 8002f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8002f3e:	e7f9      	b.n	8002f34 <memset+0x4>

08002f40 <iprintf>:
 8002f40:	b40f      	push	{r0, r1, r2, r3}
 8002f42:	4b0a      	ldr	r3, [pc, #40]	; (8002f6c <iprintf+0x2c>)
 8002f44:	b513      	push	{r0, r1, r4, lr}
 8002f46:	681c      	ldr	r4, [r3, #0]
 8002f48:	b124      	cbz	r4, 8002f54 <iprintf+0x14>
 8002f4a:	69a3      	ldr	r3, [r4, #24]
 8002f4c:	b913      	cbnz	r3, 8002f54 <iprintf+0x14>
 8002f4e:	4620      	mov	r0, r4
 8002f50:	f000 f9e8 	bl	8003324 <__sinit>
 8002f54:	ab05      	add	r3, sp, #20
 8002f56:	9a04      	ldr	r2, [sp, #16]
 8002f58:	68a1      	ldr	r1, [r4, #8]
 8002f5a:	9301      	str	r3, [sp, #4]
 8002f5c:	4620      	mov	r0, r4
 8002f5e:	f000 fbb9 	bl	80036d4 <_vfiprintf_r>
 8002f62:	b002      	add	sp, #8
 8002f64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f68:	b004      	add	sp, #16
 8002f6a:	4770      	bx	lr
 8002f6c:	2000000c 	.word	0x2000000c

08002f70 <__swbuf_r>:
 8002f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f72:	460e      	mov	r6, r1
 8002f74:	4614      	mov	r4, r2
 8002f76:	4605      	mov	r5, r0
 8002f78:	b118      	cbz	r0, 8002f82 <__swbuf_r+0x12>
 8002f7a:	6983      	ldr	r3, [r0, #24]
 8002f7c:	b90b      	cbnz	r3, 8002f82 <__swbuf_r+0x12>
 8002f7e:	f000 f9d1 	bl	8003324 <__sinit>
 8002f82:	4b21      	ldr	r3, [pc, #132]	; (8003008 <__swbuf_r+0x98>)
 8002f84:	429c      	cmp	r4, r3
 8002f86:	d12b      	bne.n	8002fe0 <__swbuf_r+0x70>
 8002f88:	686c      	ldr	r4, [r5, #4]
 8002f8a:	69a3      	ldr	r3, [r4, #24]
 8002f8c:	60a3      	str	r3, [r4, #8]
 8002f8e:	89a3      	ldrh	r3, [r4, #12]
 8002f90:	071a      	lsls	r2, r3, #28
 8002f92:	d52f      	bpl.n	8002ff4 <__swbuf_r+0x84>
 8002f94:	6923      	ldr	r3, [r4, #16]
 8002f96:	b36b      	cbz	r3, 8002ff4 <__swbuf_r+0x84>
 8002f98:	6923      	ldr	r3, [r4, #16]
 8002f9a:	6820      	ldr	r0, [r4, #0]
 8002f9c:	1ac0      	subs	r0, r0, r3
 8002f9e:	6963      	ldr	r3, [r4, #20]
 8002fa0:	b2f6      	uxtb	r6, r6
 8002fa2:	4283      	cmp	r3, r0
 8002fa4:	4637      	mov	r7, r6
 8002fa6:	dc04      	bgt.n	8002fb2 <__swbuf_r+0x42>
 8002fa8:	4621      	mov	r1, r4
 8002faa:	4628      	mov	r0, r5
 8002fac:	f000 f926 	bl	80031fc <_fflush_r>
 8002fb0:	bb30      	cbnz	r0, 8003000 <__swbuf_r+0x90>
 8002fb2:	68a3      	ldr	r3, [r4, #8]
 8002fb4:	3b01      	subs	r3, #1
 8002fb6:	60a3      	str	r3, [r4, #8]
 8002fb8:	6823      	ldr	r3, [r4, #0]
 8002fba:	1c5a      	adds	r2, r3, #1
 8002fbc:	6022      	str	r2, [r4, #0]
 8002fbe:	701e      	strb	r6, [r3, #0]
 8002fc0:	6963      	ldr	r3, [r4, #20]
 8002fc2:	3001      	adds	r0, #1
 8002fc4:	4283      	cmp	r3, r0
 8002fc6:	d004      	beq.n	8002fd2 <__swbuf_r+0x62>
 8002fc8:	89a3      	ldrh	r3, [r4, #12]
 8002fca:	07db      	lsls	r3, r3, #31
 8002fcc:	d506      	bpl.n	8002fdc <__swbuf_r+0x6c>
 8002fce:	2e0a      	cmp	r6, #10
 8002fd0:	d104      	bne.n	8002fdc <__swbuf_r+0x6c>
 8002fd2:	4621      	mov	r1, r4
 8002fd4:	4628      	mov	r0, r5
 8002fd6:	f000 f911 	bl	80031fc <_fflush_r>
 8002fda:	b988      	cbnz	r0, 8003000 <__swbuf_r+0x90>
 8002fdc:	4638      	mov	r0, r7
 8002fde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002fe0:	4b0a      	ldr	r3, [pc, #40]	; (800300c <__swbuf_r+0x9c>)
 8002fe2:	429c      	cmp	r4, r3
 8002fe4:	d101      	bne.n	8002fea <__swbuf_r+0x7a>
 8002fe6:	68ac      	ldr	r4, [r5, #8]
 8002fe8:	e7cf      	b.n	8002f8a <__swbuf_r+0x1a>
 8002fea:	4b09      	ldr	r3, [pc, #36]	; (8003010 <__swbuf_r+0xa0>)
 8002fec:	429c      	cmp	r4, r3
 8002fee:	bf08      	it	eq
 8002ff0:	68ec      	ldreq	r4, [r5, #12]
 8002ff2:	e7ca      	b.n	8002f8a <__swbuf_r+0x1a>
 8002ff4:	4621      	mov	r1, r4
 8002ff6:	4628      	mov	r0, r5
 8002ff8:	f000 f80c 	bl	8003014 <__swsetup_r>
 8002ffc:	2800      	cmp	r0, #0
 8002ffe:	d0cb      	beq.n	8002f98 <__swbuf_r+0x28>
 8003000:	f04f 37ff 	mov.w	r7, #4294967295
 8003004:	e7ea      	b.n	8002fdc <__swbuf_r+0x6c>
 8003006:	bf00      	nop
 8003008:	08003f48 	.word	0x08003f48
 800300c:	08003f68 	.word	0x08003f68
 8003010:	08003f28 	.word	0x08003f28

08003014 <__swsetup_r>:
 8003014:	4b32      	ldr	r3, [pc, #200]	; (80030e0 <__swsetup_r+0xcc>)
 8003016:	b570      	push	{r4, r5, r6, lr}
 8003018:	681d      	ldr	r5, [r3, #0]
 800301a:	4606      	mov	r6, r0
 800301c:	460c      	mov	r4, r1
 800301e:	b125      	cbz	r5, 800302a <__swsetup_r+0x16>
 8003020:	69ab      	ldr	r3, [r5, #24]
 8003022:	b913      	cbnz	r3, 800302a <__swsetup_r+0x16>
 8003024:	4628      	mov	r0, r5
 8003026:	f000 f97d 	bl	8003324 <__sinit>
 800302a:	4b2e      	ldr	r3, [pc, #184]	; (80030e4 <__swsetup_r+0xd0>)
 800302c:	429c      	cmp	r4, r3
 800302e:	d10f      	bne.n	8003050 <__swsetup_r+0x3c>
 8003030:	686c      	ldr	r4, [r5, #4]
 8003032:	89a3      	ldrh	r3, [r4, #12]
 8003034:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003038:	0719      	lsls	r1, r3, #28
 800303a:	d42c      	bmi.n	8003096 <__swsetup_r+0x82>
 800303c:	06dd      	lsls	r5, r3, #27
 800303e:	d411      	bmi.n	8003064 <__swsetup_r+0x50>
 8003040:	2309      	movs	r3, #9
 8003042:	6033      	str	r3, [r6, #0]
 8003044:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003048:	81a3      	strh	r3, [r4, #12]
 800304a:	f04f 30ff 	mov.w	r0, #4294967295
 800304e:	e03e      	b.n	80030ce <__swsetup_r+0xba>
 8003050:	4b25      	ldr	r3, [pc, #148]	; (80030e8 <__swsetup_r+0xd4>)
 8003052:	429c      	cmp	r4, r3
 8003054:	d101      	bne.n	800305a <__swsetup_r+0x46>
 8003056:	68ac      	ldr	r4, [r5, #8]
 8003058:	e7eb      	b.n	8003032 <__swsetup_r+0x1e>
 800305a:	4b24      	ldr	r3, [pc, #144]	; (80030ec <__swsetup_r+0xd8>)
 800305c:	429c      	cmp	r4, r3
 800305e:	bf08      	it	eq
 8003060:	68ec      	ldreq	r4, [r5, #12]
 8003062:	e7e6      	b.n	8003032 <__swsetup_r+0x1e>
 8003064:	0758      	lsls	r0, r3, #29
 8003066:	d512      	bpl.n	800308e <__swsetup_r+0x7a>
 8003068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800306a:	b141      	cbz	r1, 800307e <__swsetup_r+0x6a>
 800306c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003070:	4299      	cmp	r1, r3
 8003072:	d002      	beq.n	800307a <__swsetup_r+0x66>
 8003074:	4630      	mov	r0, r6
 8003076:	f000 fa59 	bl	800352c <_free_r>
 800307a:	2300      	movs	r3, #0
 800307c:	6363      	str	r3, [r4, #52]	; 0x34
 800307e:	89a3      	ldrh	r3, [r4, #12]
 8003080:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003084:	81a3      	strh	r3, [r4, #12]
 8003086:	2300      	movs	r3, #0
 8003088:	6063      	str	r3, [r4, #4]
 800308a:	6923      	ldr	r3, [r4, #16]
 800308c:	6023      	str	r3, [r4, #0]
 800308e:	89a3      	ldrh	r3, [r4, #12]
 8003090:	f043 0308 	orr.w	r3, r3, #8
 8003094:	81a3      	strh	r3, [r4, #12]
 8003096:	6923      	ldr	r3, [r4, #16]
 8003098:	b94b      	cbnz	r3, 80030ae <__swsetup_r+0x9a>
 800309a:	89a3      	ldrh	r3, [r4, #12]
 800309c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80030a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80030a4:	d003      	beq.n	80030ae <__swsetup_r+0x9a>
 80030a6:	4621      	mov	r1, r4
 80030a8:	4630      	mov	r0, r6
 80030aa:	f000 f9ff 	bl	80034ac <__smakebuf_r>
 80030ae:	89a0      	ldrh	r0, [r4, #12]
 80030b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030b4:	f010 0301 	ands.w	r3, r0, #1
 80030b8:	d00a      	beq.n	80030d0 <__swsetup_r+0xbc>
 80030ba:	2300      	movs	r3, #0
 80030bc:	60a3      	str	r3, [r4, #8]
 80030be:	6963      	ldr	r3, [r4, #20]
 80030c0:	425b      	negs	r3, r3
 80030c2:	61a3      	str	r3, [r4, #24]
 80030c4:	6923      	ldr	r3, [r4, #16]
 80030c6:	b943      	cbnz	r3, 80030da <__swsetup_r+0xc6>
 80030c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80030cc:	d1ba      	bne.n	8003044 <__swsetup_r+0x30>
 80030ce:	bd70      	pop	{r4, r5, r6, pc}
 80030d0:	0781      	lsls	r1, r0, #30
 80030d2:	bf58      	it	pl
 80030d4:	6963      	ldrpl	r3, [r4, #20]
 80030d6:	60a3      	str	r3, [r4, #8]
 80030d8:	e7f4      	b.n	80030c4 <__swsetup_r+0xb0>
 80030da:	2000      	movs	r0, #0
 80030dc:	e7f7      	b.n	80030ce <__swsetup_r+0xba>
 80030de:	bf00      	nop
 80030e0:	2000000c 	.word	0x2000000c
 80030e4:	08003f48 	.word	0x08003f48
 80030e8:	08003f68 	.word	0x08003f68
 80030ec:	08003f28 	.word	0x08003f28

080030f0 <__sflush_r>:
 80030f0:	898a      	ldrh	r2, [r1, #12]
 80030f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80030f6:	4605      	mov	r5, r0
 80030f8:	0710      	lsls	r0, r2, #28
 80030fa:	460c      	mov	r4, r1
 80030fc:	d458      	bmi.n	80031b0 <__sflush_r+0xc0>
 80030fe:	684b      	ldr	r3, [r1, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	dc05      	bgt.n	8003110 <__sflush_r+0x20>
 8003104:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003106:	2b00      	cmp	r3, #0
 8003108:	dc02      	bgt.n	8003110 <__sflush_r+0x20>
 800310a:	2000      	movs	r0, #0
 800310c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003110:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003112:	2e00      	cmp	r6, #0
 8003114:	d0f9      	beq.n	800310a <__sflush_r+0x1a>
 8003116:	2300      	movs	r3, #0
 8003118:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800311c:	682f      	ldr	r7, [r5, #0]
 800311e:	602b      	str	r3, [r5, #0]
 8003120:	d032      	beq.n	8003188 <__sflush_r+0x98>
 8003122:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003124:	89a3      	ldrh	r3, [r4, #12]
 8003126:	075a      	lsls	r2, r3, #29
 8003128:	d505      	bpl.n	8003136 <__sflush_r+0x46>
 800312a:	6863      	ldr	r3, [r4, #4]
 800312c:	1ac0      	subs	r0, r0, r3
 800312e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003130:	b10b      	cbz	r3, 8003136 <__sflush_r+0x46>
 8003132:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003134:	1ac0      	subs	r0, r0, r3
 8003136:	2300      	movs	r3, #0
 8003138:	4602      	mov	r2, r0
 800313a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800313c:	6a21      	ldr	r1, [r4, #32]
 800313e:	4628      	mov	r0, r5
 8003140:	47b0      	blx	r6
 8003142:	1c43      	adds	r3, r0, #1
 8003144:	89a3      	ldrh	r3, [r4, #12]
 8003146:	d106      	bne.n	8003156 <__sflush_r+0x66>
 8003148:	6829      	ldr	r1, [r5, #0]
 800314a:	291d      	cmp	r1, #29
 800314c:	d82c      	bhi.n	80031a8 <__sflush_r+0xb8>
 800314e:	4a2a      	ldr	r2, [pc, #168]	; (80031f8 <__sflush_r+0x108>)
 8003150:	40ca      	lsrs	r2, r1
 8003152:	07d6      	lsls	r6, r2, #31
 8003154:	d528      	bpl.n	80031a8 <__sflush_r+0xb8>
 8003156:	2200      	movs	r2, #0
 8003158:	6062      	str	r2, [r4, #4]
 800315a:	04d9      	lsls	r1, r3, #19
 800315c:	6922      	ldr	r2, [r4, #16]
 800315e:	6022      	str	r2, [r4, #0]
 8003160:	d504      	bpl.n	800316c <__sflush_r+0x7c>
 8003162:	1c42      	adds	r2, r0, #1
 8003164:	d101      	bne.n	800316a <__sflush_r+0x7a>
 8003166:	682b      	ldr	r3, [r5, #0]
 8003168:	b903      	cbnz	r3, 800316c <__sflush_r+0x7c>
 800316a:	6560      	str	r0, [r4, #84]	; 0x54
 800316c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800316e:	602f      	str	r7, [r5, #0]
 8003170:	2900      	cmp	r1, #0
 8003172:	d0ca      	beq.n	800310a <__sflush_r+0x1a>
 8003174:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003178:	4299      	cmp	r1, r3
 800317a:	d002      	beq.n	8003182 <__sflush_r+0x92>
 800317c:	4628      	mov	r0, r5
 800317e:	f000 f9d5 	bl	800352c <_free_r>
 8003182:	2000      	movs	r0, #0
 8003184:	6360      	str	r0, [r4, #52]	; 0x34
 8003186:	e7c1      	b.n	800310c <__sflush_r+0x1c>
 8003188:	6a21      	ldr	r1, [r4, #32]
 800318a:	2301      	movs	r3, #1
 800318c:	4628      	mov	r0, r5
 800318e:	47b0      	blx	r6
 8003190:	1c41      	adds	r1, r0, #1
 8003192:	d1c7      	bne.n	8003124 <__sflush_r+0x34>
 8003194:	682b      	ldr	r3, [r5, #0]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0c4      	beq.n	8003124 <__sflush_r+0x34>
 800319a:	2b1d      	cmp	r3, #29
 800319c:	d001      	beq.n	80031a2 <__sflush_r+0xb2>
 800319e:	2b16      	cmp	r3, #22
 80031a0:	d101      	bne.n	80031a6 <__sflush_r+0xb6>
 80031a2:	602f      	str	r7, [r5, #0]
 80031a4:	e7b1      	b.n	800310a <__sflush_r+0x1a>
 80031a6:	89a3      	ldrh	r3, [r4, #12]
 80031a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031ac:	81a3      	strh	r3, [r4, #12]
 80031ae:	e7ad      	b.n	800310c <__sflush_r+0x1c>
 80031b0:	690f      	ldr	r7, [r1, #16]
 80031b2:	2f00      	cmp	r7, #0
 80031b4:	d0a9      	beq.n	800310a <__sflush_r+0x1a>
 80031b6:	0793      	lsls	r3, r2, #30
 80031b8:	680e      	ldr	r6, [r1, #0]
 80031ba:	bf08      	it	eq
 80031bc:	694b      	ldreq	r3, [r1, #20]
 80031be:	600f      	str	r7, [r1, #0]
 80031c0:	bf18      	it	ne
 80031c2:	2300      	movne	r3, #0
 80031c4:	eba6 0807 	sub.w	r8, r6, r7
 80031c8:	608b      	str	r3, [r1, #8]
 80031ca:	f1b8 0f00 	cmp.w	r8, #0
 80031ce:	dd9c      	ble.n	800310a <__sflush_r+0x1a>
 80031d0:	6a21      	ldr	r1, [r4, #32]
 80031d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80031d4:	4643      	mov	r3, r8
 80031d6:	463a      	mov	r2, r7
 80031d8:	4628      	mov	r0, r5
 80031da:	47b0      	blx	r6
 80031dc:	2800      	cmp	r0, #0
 80031de:	dc06      	bgt.n	80031ee <__sflush_r+0xfe>
 80031e0:	89a3      	ldrh	r3, [r4, #12]
 80031e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031e6:	81a3      	strh	r3, [r4, #12]
 80031e8:	f04f 30ff 	mov.w	r0, #4294967295
 80031ec:	e78e      	b.n	800310c <__sflush_r+0x1c>
 80031ee:	4407      	add	r7, r0
 80031f0:	eba8 0800 	sub.w	r8, r8, r0
 80031f4:	e7e9      	b.n	80031ca <__sflush_r+0xda>
 80031f6:	bf00      	nop
 80031f8:	20400001 	.word	0x20400001

080031fc <_fflush_r>:
 80031fc:	b538      	push	{r3, r4, r5, lr}
 80031fe:	690b      	ldr	r3, [r1, #16]
 8003200:	4605      	mov	r5, r0
 8003202:	460c      	mov	r4, r1
 8003204:	b913      	cbnz	r3, 800320c <_fflush_r+0x10>
 8003206:	2500      	movs	r5, #0
 8003208:	4628      	mov	r0, r5
 800320a:	bd38      	pop	{r3, r4, r5, pc}
 800320c:	b118      	cbz	r0, 8003216 <_fflush_r+0x1a>
 800320e:	6983      	ldr	r3, [r0, #24]
 8003210:	b90b      	cbnz	r3, 8003216 <_fflush_r+0x1a>
 8003212:	f000 f887 	bl	8003324 <__sinit>
 8003216:	4b14      	ldr	r3, [pc, #80]	; (8003268 <_fflush_r+0x6c>)
 8003218:	429c      	cmp	r4, r3
 800321a:	d11b      	bne.n	8003254 <_fflush_r+0x58>
 800321c:	686c      	ldr	r4, [r5, #4]
 800321e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0ef      	beq.n	8003206 <_fflush_r+0xa>
 8003226:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003228:	07d0      	lsls	r0, r2, #31
 800322a:	d404      	bmi.n	8003236 <_fflush_r+0x3a>
 800322c:	0599      	lsls	r1, r3, #22
 800322e:	d402      	bmi.n	8003236 <_fflush_r+0x3a>
 8003230:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003232:	f000 f915 	bl	8003460 <__retarget_lock_acquire_recursive>
 8003236:	4628      	mov	r0, r5
 8003238:	4621      	mov	r1, r4
 800323a:	f7ff ff59 	bl	80030f0 <__sflush_r>
 800323e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003240:	07da      	lsls	r2, r3, #31
 8003242:	4605      	mov	r5, r0
 8003244:	d4e0      	bmi.n	8003208 <_fflush_r+0xc>
 8003246:	89a3      	ldrh	r3, [r4, #12]
 8003248:	059b      	lsls	r3, r3, #22
 800324a:	d4dd      	bmi.n	8003208 <_fflush_r+0xc>
 800324c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800324e:	f000 f908 	bl	8003462 <__retarget_lock_release_recursive>
 8003252:	e7d9      	b.n	8003208 <_fflush_r+0xc>
 8003254:	4b05      	ldr	r3, [pc, #20]	; (800326c <_fflush_r+0x70>)
 8003256:	429c      	cmp	r4, r3
 8003258:	d101      	bne.n	800325e <_fflush_r+0x62>
 800325a:	68ac      	ldr	r4, [r5, #8]
 800325c:	e7df      	b.n	800321e <_fflush_r+0x22>
 800325e:	4b04      	ldr	r3, [pc, #16]	; (8003270 <_fflush_r+0x74>)
 8003260:	429c      	cmp	r4, r3
 8003262:	bf08      	it	eq
 8003264:	68ec      	ldreq	r4, [r5, #12]
 8003266:	e7da      	b.n	800321e <_fflush_r+0x22>
 8003268:	08003f48 	.word	0x08003f48
 800326c:	08003f68 	.word	0x08003f68
 8003270:	08003f28 	.word	0x08003f28

08003274 <std>:
 8003274:	2300      	movs	r3, #0
 8003276:	b510      	push	{r4, lr}
 8003278:	4604      	mov	r4, r0
 800327a:	e9c0 3300 	strd	r3, r3, [r0]
 800327e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003282:	6083      	str	r3, [r0, #8]
 8003284:	8181      	strh	r1, [r0, #12]
 8003286:	6643      	str	r3, [r0, #100]	; 0x64
 8003288:	81c2      	strh	r2, [r0, #14]
 800328a:	6183      	str	r3, [r0, #24]
 800328c:	4619      	mov	r1, r3
 800328e:	2208      	movs	r2, #8
 8003290:	305c      	adds	r0, #92	; 0x5c
 8003292:	f7ff fe4d 	bl	8002f30 <memset>
 8003296:	4b05      	ldr	r3, [pc, #20]	; (80032ac <std+0x38>)
 8003298:	6263      	str	r3, [r4, #36]	; 0x24
 800329a:	4b05      	ldr	r3, [pc, #20]	; (80032b0 <std+0x3c>)
 800329c:	62a3      	str	r3, [r4, #40]	; 0x28
 800329e:	4b05      	ldr	r3, [pc, #20]	; (80032b4 <std+0x40>)
 80032a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80032a2:	4b05      	ldr	r3, [pc, #20]	; (80032b8 <std+0x44>)
 80032a4:	6224      	str	r4, [r4, #32]
 80032a6:	6323      	str	r3, [r4, #48]	; 0x30
 80032a8:	bd10      	pop	{r4, pc}
 80032aa:	bf00      	nop
 80032ac:	08003c7d 	.word	0x08003c7d
 80032b0:	08003c9f 	.word	0x08003c9f
 80032b4:	08003cd7 	.word	0x08003cd7
 80032b8:	08003cfb 	.word	0x08003cfb

080032bc <_cleanup_r>:
 80032bc:	4901      	ldr	r1, [pc, #4]	; (80032c4 <_cleanup_r+0x8>)
 80032be:	f000 b8af 	b.w	8003420 <_fwalk_reent>
 80032c2:	bf00      	nop
 80032c4:	080031fd 	.word	0x080031fd

080032c8 <__sfmoreglue>:
 80032c8:	b570      	push	{r4, r5, r6, lr}
 80032ca:	1e4a      	subs	r2, r1, #1
 80032cc:	2568      	movs	r5, #104	; 0x68
 80032ce:	4355      	muls	r5, r2
 80032d0:	460e      	mov	r6, r1
 80032d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80032d6:	f000 f979 	bl	80035cc <_malloc_r>
 80032da:	4604      	mov	r4, r0
 80032dc:	b140      	cbz	r0, 80032f0 <__sfmoreglue+0x28>
 80032de:	2100      	movs	r1, #0
 80032e0:	e9c0 1600 	strd	r1, r6, [r0]
 80032e4:	300c      	adds	r0, #12
 80032e6:	60a0      	str	r0, [r4, #8]
 80032e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80032ec:	f7ff fe20 	bl	8002f30 <memset>
 80032f0:	4620      	mov	r0, r4
 80032f2:	bd70      	pop	{r4, r5, r6, pc}

080032f4 <__sfp_lock_acquire>:
 80032f4:	4801      	ldr	r0, [pc, #4]	; (80032fc <__sfp_lock_acquire+0x8>)
 80032f6:	f000 b8b3 	b.w	8003460 <__retarget_lock_acquire_recursive>
 80032fa:	bf00      	nop
 80032fc:	20000134 	.word	0x20000134

08003300 <__sfp_lock_release>:
 8003300:	4801      	ldr	r0, [pc, #4]	; (8003308 <__sfp_lock_release+0x8>)
 8003302:	f000 b8ae 	b.w	8003462 <__retarget_lock_release_recursive>
 8003306:	bf00      	nop
 8003308:	20000134 	.word	0x20000134

0800330c <__sinit_lock_acquire>:
 800330c:	4801      	ldr	r0, [pc, #4]	; (8003314 <__sinit_lock_acquire+0x8>)
 800330e:	f000 b8a7 	b.w	8003460 <__retarget_lock_acquire_recursive>
 8003312:	bf00      	nop
 8003314:	2000012f 	.word	0x2000012f

08003318 <__sinit_lock_release>:
 8003318:	4801      	ldr	r0, [pc, #4]	; (8003320 <__sinit_lock_release+0x8>)
 800331a:	f000 b8a2 	b.w	8003462 <__retarget_lock_release_recursive>
 800331e:	bf00      	nop
 8003320:	2000012f 	.word	0x2000012f

08003324 <__sinit>:
 8003324:	b510      	push	{r4, lr}
 8003326:	4604      	mov	r4, r0
 8003328:	f7ff fff0 	bl	800330c <__sinit_lock_acquire>
 800332c:	69a3      	ldr	r3, [r4, #24]
 800332e:	b11b      	cbz	r3, 8003338 <__sinit+0x14>
 8003330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003334:	f7ff bff0 	b.w	8003318 <__sinit_lock_release>
 8003338:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800333c:	6523      	str	r3, [r4, #80]	; 0x50
 800333e:	4b13      	ldr	r3, [pc, #76]	; (800338c <__sinit+0x68>)
 8003340:	4a13      	ldr	r2, [pc, #76]	; (8003390 <__sinit+0x6c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	62a2      	str	r2, [r4, #40]	; 0x28
 8003346:	42a3      	cmp	r3, r4
 8003348:	bf04      	itt	eq
 800334a:	2301      	moveq	r3, #1
 800334c:	61a3      	streq	r3, [r4, #24]
 800334e:	4620      	mov	r0, r4
 8003350:	f000 f820 	bl	8003394 <__sfp>
 8003354:	6060      	str	r0, [r4, #4]
 8003356:	4620      	mov	r0, r4
 8003358:	f000 f81c 	bl	8003394 <__sfp>
 800335c:	60a0      	str	r0, [r4, #8]
 800335e:	4620      	mov	r0, r4
 8003360:	f000 f818 	bl	8003394 <__sfp>
 8003364:	2200      	movs	r2, #0
 8003366:	60e0      	str	r0, [r4, #12]
 8003368:	2104      	movs	r1, #4
 800336a:	6860      	ldr	r0, [r4, #4]
 800336c:	f7ff ff82 	bl	8003274 <std>
 8003370:	68a0      	ldr	r0, [r4, #8]
 8003372:	2201      	movs	r2, #1
 8003374:	2109      	movs	r1, #9
 8003376:	f7ff ff7d 	bl	8003274 <std>
 800337a:	68e0      	ldr	r0, [r4, #12]
 800337c:	2202      	movs	r2, #2
 800337e:	2112      	movs	r1, #18
 8003380:	f7ff ff78 	bl	8003274 <std>
 8003384:	2301      	movs	r3, #1
 8003386:	61a3      	str	r3, [r4, #24]
 8003388:	e7d2      	b.n	8003330 <__sinit+0xc>
 800338a:	bf00      	nop
 800338c:	08003f24 	.word	0x08003f24
 8003390:	080032bd 	.word	0x080032bd

08003394 <__sfp>:
 8003394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003396:	4607      	mov	r7, r0
 8003398:	f7ff ffac 	bl	80032f4 <__sfp_lock_acquire>
 800339c:	4b1e      	ldr	r3, [pc, #120]	; (8003418 <__sfp+0x84>)
 800339e:	681e      	ldr	r6, [r3, #0]
 80033a0:	69b3      	ldr	r3, [r6, #24]
 80033a2:	b913      	cbnz	r3, 80033aa <__sfp+0x16>
 80033a4:	4630      	mov	r0, r6
 80033a6:	f7ff ffbd 	bl	8003324 <__sinit>
 80033aa:	3648      	adds	r6, #72	; 0x48
 80033ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80033b0:	3b01      	subs	r3, #1
 80033b2:	d503      	bpl.n	80033bc <__sfp+0x28>
 80033b4:	6833      	ldr	r3, [r6, #0]
 80033b6:	b30b      	cbz	r3, 80033fc <__sfp+0x68>
 80033b8:	6836      	ldr	r6, [r6, #0]
 80033ba:	e7f7      	b.n	80033ac <__sfp+0x18>
 80033bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80033c0:	b9d5      	cbnz	r5, 80033f8 <__sfp+0x64>
 80033c2:	4b16      	ldr	r3, [pc, #88]	; (800341c <__sfp+0x88>)
 80033c4:	60e3      	str	r3, [r4, #12]
 80033c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80033ca:	6665      	str	r5, [r4, #100]	; 0x64
 80033cc:	f000 f847 	bl	800345e <__retarget_lock_init_recursive>
 80033d0:	f7ff ff96 	bl	8003300 <__sfp_lock_release>
 80033d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80033d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80033dc:	6025      	str	r5, [r4, #0]
 80033de:	61a5      	str	r5, [r4, #24]
 80033e0:	2208      	movs	r2, #8
 80033e2:	4629      	mov	r1, r5
 80033e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80033e8:	f7ff fda2 	bl	8002f30 <memset>
 80033ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80033f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80033f4:	4620      	mov	r0, r4
 80033f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80033f8:	3468      	adds	r4, #104	; 0x68
 80033fa:	e7d9      	b.n	80033b0 <__sfp+0x1c>
 80033fc:	2104      	movs	r1, #4
 80033fe:	4638      	mov	r0, r7
 8003400:	f7ff ff62 	bl	80032c8 <__sfmoreglue>
 8003404:	4604      	mov	r4, r0
 8003406:	6030      	str	r0, [r6, #0]
 8003408:	2800      	cmp	r0, #0
 800340a:	d1d5      	bne.n	80033b8 <__sfp+0x24>
 800340c:	f7ff ff78 	bl	8003300 <__sfp_lock_release>
 8003410:	230c      	movs	r3, #12
 8003412:	603b      	str	r3, [r7, #0]
 8003414:	e7ee      	b.n	80033f4 <__sfp+0x60>
 8003416:	bf00      	nop
 8003418:	08003f24 	.word	0x08003f24
 800341c:	ffff0001 	.word	0xffff0001

08003420 <_fwalk_reent>:
 8003420:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003424:	4606      	mov	r6, r0
 8003426:	4688      	mov	r8, r1
 8003428:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800342c:	2700      	movs	r7, #0
 800342e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003432:	f1b9 0901 	subs.w	r9, r9, #1
 8003436:	d505      	bpl.n	8003444 <_fwalk_reent+0x24>
 8003438:	6824      	ldr	r4, [r4, #0]
 800343a:	2c00      	cmp	r4, #0
 800343c:	d1f7      	bne.n	800342e <_fwalk_reent+0xe>
 800343e:	4638      	mov	r0, r7
 8003440:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003444:	89ab      	ldrh	r3, [r5, #12]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d907      	bls.n	800345a <_fwalk_reent+0x3a>
 800344a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800344e:	3301      	adds	r3, #1
 8003450:	d003      	beq.n	800345a <_fwalk_reent+0x3a>
 8003452:	4629      	mov	r1, r5
 8003454:	4630      	mov	r0, r6
 8003456:	47c0      	blx	r8
 8003458:	4307      	orrs	r7, r0
 800345a:	3568      	adds	r5, #104	; 0x68
 800345c:	e7e9      	b.n	8003432 <_fwalk_reent+0x12>

0800345e <__retarget_lock_init_recursive>:
 800345e:	4770      	bx	lr

08003460 <__retarget_lock_acquire_recursive>:
 8003460:	4770      	bx	lr

08003462 <__retarget_lock_release_recursive>:
 8003462:	4770      	bx	lr

08003464 <__swhatbuf_r>:
 8003464:	b570      	push	{r4, r5, r6, lr}
 8003466:	460e      	mov	r6, r1
 8003468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800346c:	2900      	cmp	r1, #0
 800346e:	b096      	sub	sp, #88	; 0x58
 8003470:	4614      	mov	r4, r2
 8003472:	461d      	mov	r5, r3
 8003474:	da07      	bge.n	8003486 <__swhatbuf_r+0x22>
 8003476:	2300      	movs	r3, #0
 8003478:	602b      	str	r3, [r5, #0]
 800347a:	89b3      	ldrh	r3, [r6, #12]
 800347c:	061a      	lsls	r2, r3, #24
 800347e:	d410      	bmi.n	80034a2 <__swhatbuf_r+0x3e>
 8003480:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003484:	e00e      	b.n	80034a4 <__swhatbuf_r+0x40>
 8003486:	466a      	mov	r2, sp
 8003488:	f000 fc5e 	bl	8003d48 <_fstat_r>
 800348c:	2800      	cmp	r0, #0
 800348e:	dbf2      	blt.n	8003476 <__swhatbuf_r+0x12>
 8003490:	9a01      	ldr	r2, [sp, #4]
 8003492:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003496:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800349a:	425a      	negs	r2, r3
 800349c:	415a      	adcs	r2, r3
 800349e:	602a      	str	r2, [r5, #0]
 80034a0:	e7ee      	b.n	8003480 <__swhatbuf_r+0x1c>
 80034a2:	2340      	movs	r3, #64	; 0x40
 80034a4:	2000      	movs	r0, #0
 80034a6:	6023      	str	r3, [r4, #0]
 80034a8:	b016      	add	sp, #88	; 0x58
 80034aa:	bd70      	pop	{r4, r5, r6, pc}

080034ac <__smakebuf_r>:
 80034ac:	898b      	ldrh	r3, [r1, #12]
 80034ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80034b0:	079d      	lsls	r5, r3, #30
 80034b2:	4606      	mov	r6, r0
 80034b4:	460c      	mov	r4, r1
 80034b6:	d507      	bpl.n	80034c8 <__smakebuf_r+0x1c>
 80034b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80034bc:	6023      	str	r3, [r4, #0]
 80034be:	6123      	str	r3, [r4, #16]
 80034c0:	2301      	movs	r3, #1
 80034c2:	6163      	str	r3, [r4, #20]
 80034c4:	b002      	add	sp, #8
 80034c6:	bd70      	pop	{r4, r5, r6, pc}
 80034c8:	ab01      	add	r3, sp, #4
 80034ca:	466a      	mov	r2, sp
 80034cc:	f7ff ffca 	bl	8003464 <__swhatbuf_r>
 80034d0:	9900      	ldr	r1, [sp, #0]
 80034d2:	4605      	mov	r5, r0
 80034d4:	4630      	mov	r0, r6
 80034d6:	f000 f879 	bl	80035cc <_malloc_r>
 80034da:	b948      	cbnz	r0, 80034f0 <__smakebuf_r+0x44>
 80034dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034e0:	059a      	lsls	r2, r3, #22
 80034e2:	d4ef      	bmi.n	80034c4 <__smakebuf_r+0x18>
 80034e4:	f023 0303 	bic.w	r3, r3, #3
 80034e8:	f043 0302 	orr.w	r3, r3, #2
 80034ec:	81a3      	strh	r3, [r4, #12]
 80034ee:	e7e3      	b.n	80034b8 <__smakebuf_r+0xc>
 80034f0:	4b0d      	ldr	r3, [pc, #52]	; (8003528 <__smakebuf_r+0x7c>)
 80034f2:	62b3      	str	r3, [r6, #40]	; 0x28
 80034f4:	89a3      	ldrh	r3, [r4, #12]
 80034f6:	6020      	str	r0, [r4, #0]
 80034f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034fc:	81a3      	strh	r3, [r4, #12]
 80034fe:	9b00      	ldr	r3, [sp, #0]
 8003500:	6163      	str	r3, [r4, #20]
 8003502:	9b01      	ldr	r3, [sp, #4]
 8003504:	6120      	str	r0, [r4, #16]
 8003506:	b15b      	cbz	r3, 8003520 <__smakebuf_r+0x74>
 8003508:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800350c:	4630      	mov	r0, r6
 800350e:	f000 fc2d 	bl	8003d6c <_isatty_r>
 8003512:	b128      	cbz	r0, 8003520 <__smakebuf_r+0x74>
 8003514:	89a3      	ldrh	r3, [r4, #12]
 8003516:	f023 0303 	bic.w	r3, r3, #3
 800351a:	f043 0301 	orr.w	r3, r3, #1
 800351e:	81a3      	strh	r3, [r4, #12]
 8003520:	89a0      	ldrh	r0, [r4, #12]
 8003522:	4305      	orrs	r5, r0
 8003524:	81a5      	strh	r5, [r4, #12]
 8003526:	e7cd      	b.n	80034c4 <__smakebuf_r+0x18>
 8003528:	080032bd 	.word	0x080032bd

0800352c <_free_r>:
 800352c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800352e:	2900      	cmp	r1, #0
 8003530:	d048      	beq.n	80035c4 <_free_r+0x98>
 8003532:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003536:	9001      	str	r0, [sp, #4]
 8003538:	2b00      	cmp	r3, #0
 800353a:	f1a1 0404 	sub.w	r4, r1, #4
 800353e:	bfb8      	it	lt
 8003540:	18e4      	addlt	r4, r4, r3
 8003542:	f000 fc35 	bl	8003db0 <__malloc_lock>
 8003546:	4a20      	ldr	r2, [pc, #128]	; (80035c8 <_free_r+0x9c>)
 8003548:	9801      	ldr	r0, [sp, #4]
 800354a:	6813      	ldr	r3, [r2, #0]
 800354c:	4615      	mov	r5, r2
 800354e:	b933      	cbnz	r3, 800355e <_free_r+0x32>
 8003550:	6063      	str	r3, [r4, #4]
 8003552:	6014      	str	r4, [r2, #0]
 8003554:	b003      	add	sp, #12
 8003556:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800355a:	f000 bc2f 	b.w	8003dbc <__malloc_unlock>
 800355e:	42a3      	cmp	r3, r4
 8003560:	d90b      	bls.n	800357a <_free_r+0x4e>
 8003562:	6821      	ldr	r1, [r4, #0]
 8003564:	1862      	adds	r2, r4, r1
 8003566:	4293      	cmp	r3, r2
 8003568:	bf04      	itt	eq
 800356a:	681a      	ldreq	r2, [r3, #0]
 800356c:	685b      	ldreq	r3, [r3, #4]
 800356e:	6063      	str	r3, [r4, #4]
 8003570:	bf04      	itt	eq
 8003572:	1852      	addeq	r2, r2, r1
 8003574:	6022      	streq	r2, [r4, #0]
 8003576:	602c      	str	r4, [r5, #0]
 8003578:	e7ec      	b.n	8003554 <_free_r+0x28>
 800357a:	461a      	mov	r2, r3
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	b10b      	cbz	r3, 8003584 <_free_r+0x58>
 8003580:	42a3      	cmp	r3, r4
 8003582:	d9fa      	bls.n	800357a <_free_r+0x4e>
 8003584:	6811      	ldr	r1, [r2, #0]
 8003586:	1855      	adds	r5, r2, r1
 8003588:	42a5      	cmp	r5, r4
 800358a:	d10b      	bne.n	80035a4 <_free_r+0x78>
 800358c:	6824      	ldr	r4, [r4, #0]
 800358e:	4421      	add	r1, r4
 8003590:	1854      	adds	r4, r2, r1
 8003592:	42a3      	cmp	r3, r4
 8003594:	6011      	str	r1, [r2, #0]
 8003596:	d1dd      	bne.n	8003554 <_free_r+0x28>
 8003598:	681c      	ldr	r4, [r3, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	6053      	str	r3, [r2, #4]
 800359e:	4421      	add	r1, r4
 80035a0:	6011      	str	r1, [r2, #0]
 80035a2:	e7d7      	b.n	8003554 <_free_r+0x28>
 80035a4:	d902      	bls.n	80035ac <_free_r+0x80>
 80035a6:	230c      	movs	r3, #12
 80035a8:	6003      	str	r3, [r0, #0]
 80035aa:	e7d3      	b.n	8003554 <_free_r+0x28>
 80035ac:	6825      	ldr	r5, [r4, #0]
 80035ae:	1961      	adds	r1, r4, r5
 80035b0:	428b      	cmp	r3, r1
 80035b2:	bf04      	itt	eq
 80035b4:	6819      	ldreq	r1, [r3, #0]
 80035b6:	685b      	ldreq	r3, [r3, #4]
 80035b8:	6063      	str	r3, [r4, #4]
 80035ba:	bf04      	itt	eq
 80035bc:	1949      	addeq	r1, r1, r5
 80035be:	6021      	streq	r1, [r4, #0]
 80035c0:	6054      	str	r4, [r2, #4]
 80035c2:	e7c7      	b.n	8003554 <_free_r+0x28>
 80035c4:	b003      	add	sp, #12
 80035c6:	bd30      	pop	{r4, r5, pc}
 80035c8:	20000090 	.word	0x20000090

080035cc <_malloc_r>:
 80035cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ce:	1ccd      	adds	r5, r1, #3
 80035d0:	f025 0503 	bic.w	r5, r5, #3
 80035d4:	3508      	adds	r5, #8
 80035d6:	2d0c      	cmp	r5, #12
 80035d8:	bf38      	it	cc
 80035da:	250c      	movcc	r5, #12
 80035dc:	2d00      	cmp	r5, #0
 80035de:	4606      	mov	r6, r0
 80035e0:	db01      	blt.n	80035e6 <_malloc_r+0x1a>
 80035e2:	42a9      	cmp	r1, r5
 80035e4:	d903      	bls.n	80035ee <_malloc_r+0x22>
 80035e6:	230c      	movs	r3, #12
 80035e8:	6033      	str	r3, [r6, #0]
 80035ea:	2000      	movs	r0, #0
 80035ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035ee:	f000 fbdf 	bl	8003db0 <__malloc_lock>
 80035f2:	4921      	ldr	r1, [pc, #132]	; (8003678 <_malloc_r+0xac>)
 80035f4:	680a      	ldr	r2, [r1, #0]
 80035f6:	4614      	mov	r4, r2
 80035f8:	b99c      	cbnz	r4, 8003622 <_malloc_r+0x56>
 80035fa:	4f20      	ldr	r7, [pc, #128]	; (800367c <_malloc_r+0xb0>)
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	b923      	cbnz	r3, 800360a <_malloc_r+0x3e>
 8003600:	4621      	mov	r1, r4
 8003602:	4630      	mov	r0, r6
 8003604:	f000 fb2a 	bl	8003c5c <_sbrk_r>
 8003608:	6038      	str	r0, [r7, #0]
 800360a:	4629      	mov	r1, r5
 800360c:	4630      	mov	r0, r6
 800360e:	f000 fb25 	bl	8003c5c <_sbrk_r>
 8003612:	1c43      	adds	r3, r0, #1
 8003614:	d123      	bne.n	800365e <_malloc_r+0x92>
 8003616:	230c      	movs	r3, #12
 8003618:	6033      	str	r3, [r6, #0]
 800361a:	4630      	mov	r0, r6
 800361c:	f000 fbce 	bl	8003dbc <__malloc_unlock>
 8003620:	e7e3      	b.n	80035ea <_malloc_r+0x1e>
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	1b5b      	subs	r3, r3, r5
 8003626:	d417      	bmi.n	8003658 <_malloc_r+0x8c>
 8003628:	2b0b      	cmp	r3, #11
 800362a:	d903      	bls.n	8003634 <_malloc_r+0x68>
 800362c:	6023      	str	r3, [r4, #0]
 800362e:	441c      	add	r4, r3
 8003630:	6025      	str	r5, [r4, #0]
 8003632:	e004      	b.n	800363e <_malloc_r+0x72>
 8003634:	6863      	ldr	r3, [r4, #4]
 8003636:	42a2      	cmp	r2, r4
 8003638:	bf0c      	ite	eq
 800363a:	600b      	streq	r3, [r1, #0]
 800363c:	6053      	strne	r3, [r2, #4]
 800363e:	4630      	mov	r0, r6
 8003640:	f000 fbbc 	bl	8003dbc <__malloc_unlock>
 8003644:	f104 000b 	add.w	r0, r4, #11
 8003648:	1d23      	adds	r3, r4, #4
 800364a:	f020 0007 	bic.w	r0, r0, #7
 800364e:	1ac2      	subs	r2, r0, r3
 8003650:	d0cc      	beq.n	80035ec <_malloc_r+0x20>
 8003652:	1a1b      	subs	r3, r3, r0
 8003654:	50a3      	str	r3, [r4, r2]
 8003656:	e7c9      	b.n	80035ec <_malloc_r+0x20>
 8003658:	4622      	mov	r2, r4
 800365a:	6864      	ldr	r4, [r4, #4]
 800365c:	e7cc      	b.n	80035f8 <_malloc_r+0x2c>
 800365e:	1cc4      	adds	r4, r0, #3
 8003660:	f024 0403 	bic.w	r4, r4, #3
 8003664:	42a0      	cmp	r0, r4
 8003666:	d0e3      	beq.n	8003630 <_malloc_r+0x64>
 8003668:	1a21      	subs	r1, r4, r0
 800366a:	4630      	mov	r0, r6
 800366c:	f000 faf6 	bl	8003c5c <_sbrk_r>
 8003670:	3001      	adds	r0, #1
 8003672:	d1dd      	bne.n	8003630 <_malloc_r+0x64>
 8003674:	e7cf      	b.n	8003616 <_malloc_r+0x4a>
 8003676:	bf00      	nop
 8003678:	20000090 	.word	0x20000090
 800367c:	20000094 	.word	0x20000094

08003680 <__sfputc_r>:
 8003680:	6893      	ldr	r3, [r2, #8]
 8003682:	3b01      	subs	r3, #1
 8003684:	2b00      	cmp	r3, #0
 8003686:	b410      	push	{r4}
 8003688:	6093      	str	r3, [r2, #8]
 800368a:	da08      	bge.n	800369e <__sfputc_r+0x1e>
 800368c:	6994      	ldr	r4, [r2, #24]
 800368e:	42a3      	cmp	r3, r4
 8003690:	db01      	blt.n	8003696 <__sfputc_r+0x16>
 8003692:	290a      	cmp	r1, #10
 8003694:	d103      	bne.n	800369e <__sfputc_r+0x1e>
 8003696:	f85d 4b04 	ldr.w	r4, [sp], #4
 800369a:	f7ff bc69 	b.w	8002f70 <__swbuf_r>
 800369e:	6813      	ldr	r3, [r2, #0]
 80036a0:	1c58      	adds	r0, r3, #1
 80036a2:	6010      	str	r0, [r2, #0]
 80036a4:	7019      	strb	r1, [r3, #0]
 80036a6:	4608      	mov	r0, r1
 80036a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <__sfputs_r>:
 80036ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036b0:	4606      	mov	r6, r0
 80036b2:	460f      	mov	r7, r1
 80036b4:	4614      	mov	r4, r2
 80036b6:	18d5      	adds	r5, r2, r3
 80036b8:	42ac      	cmp	r4, r5
 80036ba:	d101      	bne.n	80036c0 <__sfputs_r+0x12>
 80036bc:	2000      	movs	r0, #0
 80036be:	e007      	b.n	80036d0 <__sfputs_r+0x22>
 80036c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80036c4:	463a      	mov	r2, r7
 80036c6:	4630      	mov	r0, r6
 80036c8:	f7ff ffda 	bl	8003680 <__sfputc_r>
 80036cc:	1c43      	adds	r3, r0, #1
 80036ce:	d1f3      	bne.n	80036b8 <__sfputs_r+0xa>
 80036d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080036d4 <_vfiprintf_r>:
 80036d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036d8:	460d      	mov	r5, r1
 80036da:	b09d      	sub	sp, #116	; 0x74
 80036dc:	4614      	mov	r4, r2
 80036de:	4698      	mov	r8, r3
 80036e0:	4606      	mov	r6, r0
 80036e2:	b118      	cbz	r0, 80036ec <_vfiprintf_r+0x18>
 80036e4:	6983      	ldr	r3, [r0, #24]
 80036e6:	b90b      	cbnz	r3, 80036ec <_vfiprintf_r+0x18>
 80036e8:	f7ff fe1c 	bl	8003324 <__sinit>
 80036ec:	4b89      	ldr	r3, [pc, #548]	; (8003914 <_vfiprintf_r+0x240>)
 80036ee:	429d      	cmp	r5, r3
 80036f0:	d11b      	bne.n	800372a <_vfiprintf_r+0x56>
 80036f2:	6875      	ldr	r5, [r6, #4]
 80036f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80036f6:	07d9      	lsls	r1, r3, #31
 80036f8:	d405      	bmi.n	8003706 <_vfiprintf_r+0x32>
 80036fa:	89ab      	ldrh	r3, [r5, #12]
 80036fc:	059a      	lsls	r2, r3, #22
 80036fe:	d402      	bmi.n	8003706 <_vfiprintf_r+0x32>
 8003700:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003702:	f7ff fead 	bl	8003460 <__retarget_lock_acquire_recursive>
 8003706:	89ab      	ldrh	r3, [r5, #12]
 8003708:	071b      	lsls	r3, r3, #28
 800370a:	d501      	bpl.n	8003710 <_vfiprintf_r+0x3c>
 800370c:	692b      	ldr	r3, [r5, #16]
 800370e:	b9eb      	cbnz	r3, 800374c <_vfiprintf_r+0x78>
 8003710:	4629      	mov	r1, r5
 8003712:	4630      	mov	r0, r6
 8003714:	f7ff fc7e 	bl	8003014 <__swsetup_r>
 8003718:	b1c0      	cbz	r0, 800374c <_vfiprintf_r+0x78>
 800371a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800371c:	07dc      	lsls	r4, r3, #31
 800371e:	d50e      	bpl.n	800373e <_vfiprintf_r+0x6a>
 8003720:	f04f 30ff 	mov.w	r0, #4294967295
 8003724:	b01d      	add	sp, #116	; 0x74
 8003726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800372a:	4b7b      	ldr	r3, [pc, #492]	; (8003918 <_vfiprintf_r+0x244>)
 800372c:	429d      	cmp	r5, r3
 800372e:	d101      	bne.n	8003734 <_vfiprintf_r+0x60>
 8003730:	68b5      	ldr	r5, [r6, #8]
 8003732:	e7df      	b.n	80036f4 <_vfiprintf_r+0x20>
 8003734:	4b79      	ldr	r3, [pc, #484]	; (800391c <_vfiprintf_r+0x248>)
 8003736:	429d      	cmp	r5, r3
 8003738:	bf08      	it	eq
 800373a:	68f5      	ldreq	r5, [r6, #12]
 800373c:	e7da      	b.n	80036f4 <_vfiprintf_r+0x20>
 800373e:	89ab      	ldrh	r3, [r5, #12]
 8003740:	0598      	lsls	r0, r3, #22
 8003742:	d4ed      	bmi.n	8003720 <_vfiprintf_r+0x4c>
 8003744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003746:	f7ff fe8c 	bl	8003462 <__retarget_lock_release_recursive>
 800374a:	e7e9      	b.n	8003720 <_vfiprintf_r+0x4c>
 800374c:	2300      	movs	r3, #0
 800374e:	9309      	str	r3, [sp, #36]	; 0x24
 8003750:	2320      	movs	r3, #32
 8003752:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003756:	f8cd 800c 	str.w	r8, [sp, #12]
 800375a:	2330      	movs	r3, #48	; 0x30
 800375c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003920 <_vfiprintf_r+0x24c>
 8003760:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003764:	f04f 0901 	mov.w	r9, #1
 8003768:	4623      	mov	r3, r4
 800376a:	469a      	mov	sl, r3
 800376c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003770:	b10a      	cbz	r2, 8003776 <_vfiprintf_r+0xa2>
 8003772:	2a25      	cmp	r2, #37	; 0x25
 8003774:	d1f9      	bne.n	800376a <_vfiprintf_r+0x96>
 8003776:	ebba 0b04 	subs.w	fp, sl, r4
 800377a:	d00b      	beq.n	8003794 <_vfiprintf_r+0xc0>
 800377c:	465b      	mov	r3, fp
 800377e:	4622      	mov	r2, r4
 8003780:	4629      	mov	r1, r5
 8003782:	4630      	mov	r0, r6
 8003784:	f7ff ff93 	bl	80036ae <__sfputs_r>
 8003788:	3001      	adds	r0, #1
 800378a:	f000 80aa 	beq.w	80038e2 <_vfiprintf_r+0x20e>
 800378e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003790:	445a      	add	r2, fp
 8003792:	9209      	str	r2, [sp, #36]	; 0x24
 8003794:	f89a 3000 	ldrb.w	r3, [sl]
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 80a2 	beq.w	80038e2 <_vfiprintf_r+0x20e>
 800379e:	2300      	movs	r3, #0
 80037a0:	f04f 32ff 	mov.w	r2, #4294967295
 80037a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037a8:	f10a 0a01 	add.w	sl, sl, #1
 80037ac:	9304      	str	r3, [sp, #16]
 80037ae:	9307      	str	r3, [sp, #28]
 80037b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80037b4:	931a      	str	r3, [sp, #104]	; 0x68
 80037b6:	4654      	mov	r4, sl
 80037b8:	2205      	movs	r2, #5
 80037ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037be:	4858      	ldr	r0, [pc, #352]	; (8003920 <_vfiprintf_r+0x24c>)
 80037c0:	f7fc fd26 	bl	8000210 <memchr>
 80037c4:	9a04      	ldr	r2, [sp, #16]
 80037c6:	b9d8      	cbnz	r0, 8003800 <_vfiprintf_r+0x12c>
 80037c8:	06d1      	lsls	r1, r2, #27
 80037ca:	bf44      	itt	mi
 80037cc:	2320      	movmi	r3, #32
 80037ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80037d2:	0713      	lsls	r3, r2, #28
 80037d4:	bf44      	itt	mi
 80037d6:	232b      	movmi	r3, #43	; 0x2b
 80037d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80037dc:	f89a 3000 	ldrb.w	r3, [sl]
 80037e0:	2b2a      	cmp	r3, #42	; 0x2a
 80037e2:	d015      	beq.n	8003810 <_vfiprintf_r+0x13c>
 80037e4:	9a07      	ldr	r2, [sp, #28]
 80037e6:	4654      	mov	r4, sl
 80037e8:	2000      	movs	r0, #0
 80037ea:	f04f 0c0a 	mov.w	ip, #10
 80037ee:	4621      	mov	r1, r4
 80037f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80037f4:	3b30      	subs	r3, #48	; 0x30
 80037f6:	2b09      	cmp	r3, #9
 80037f8:	d94e      	bls.n	8003898 <_vfiprintf_r+0x1c4>
 80037fa:	b1b0      	cbz	r0, 800382a <_vfiprintf_r+0x156>
 80037fc:	9207      	str	r2, [sp, #28]
 80037fe:	e014      	b.n	800382a <_vfiprintf_r+0x156>
 8003800:	eba0 0308 	sub.w	r3, r0, r8
 8003804:	fa09 f303 	lsl.w	r3, r9, r3
 8003808:	4313      	orrs	r3, r2
 800380a:	9304      	str	r3, [sp, #16]
 800380c:	46a2      	mov	sl, r4
 800380e:	e7d2      	b.n	80037b6 <_vfiprintf_r+0xe2>
 8003810:	9b03      	ldr	r3, [sp, #12]
 8003812:	1d19      	adds	r1, r3, #4
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	9103      	str	r1, [sp, #12]
 8003818:	2b00      	cmp	r3, #0
 800381a:	bfbb      	ittet	lt
 800381c:	425b      	neglt	r3, r3
 800381e:	f042 0202 	orrlt.w	r2, r2, #2
 8003822:	9307      	strge	r3, [sp, #28]
 8003824:	9307      	strlt	r3, [sp, #28]
 8003826:	bfb8      	it	lt
 8003828:	9204      	strlt	r2, [sp, #16]
 800382a:	7823      	ldrb	r3, [r4, #0]
 800382c:	2b2e      	cmp	r3, #46	; 0x2e
 800382e:	d10c      	bne.n	800384a <_vfiprintf_r+0x176>
 8003830:	7863      	ldrb	r3, [r4, #1]
 8003832:	2b2a      	cmp	r3, #42	; 0x2a
 8003834:	d135      	bne.n	80038a2 <_vfiprintf_r+0x1ce>
 8003836:	9b03      	ldr	r3, [sp, #12]
 8003838:	1d1a      	adds	r2, r3, #4
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	9203      	str	r2, [sp, #12]
 800383e:	2b00      	cmp	r3, #0
 8003840:	bfb8      	it	lt
 8003842:	f04f 33ff 	movlt.w	r3, #4294967295
 8003846:	3402      	adds	r4, #2
 8003848:	9305      	str	r3, [sp, #20]
 800384a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003930 <_vfiprintf_r+0x25c>
 800384e:	7821      	ldrb	r1, [r4, #0]
 8003850:	2203      	movs	r2, #3
 8003852:	4650      	mov	r0, sl
 8003854:	f7fc fcdc 	bl	8000210 <memchr>
 8003858:	b140      	cbz	r0, 800386c <_vfiprintf_r+0x198>
 800385a:	2340      	movs	r3, #64	; 0x40
 800385c:	eba0 000a 	sub.w	r0, r0, sl
 8003860:	fa03 f000 	lsl.w	r0, r3, r0
 8003864:	9b04      	ldr	r3, [sp, #16]
 8003866:	4303      	orrs	r3, r0
 8003868:	3401      	adds	r4, #1
 800386a:	9304      	str	r3, [sp, #16]
 800386c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003870:	482c      	ldr	r0, [pc, #176]	; (8003924 <_vfiprintf_r+0x250>)
 8003872:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003876:	2206      	movs	r2, #6
 8003878:	f7fc fcca 	bl	8000210 <memchr>
 800387c:	2800      	cmp	r0, #0
 800387e:	d03f      	beq.n	8003900 <_vfiprintf_r+0x22c>
 8003880:	4b29      	ldr	r3, [pc, #164]	; (8003928 <_vfiprintf_r+0x254>)
 8003882:	bb1b      	cbnz	r3, 80038cc <_vfiprintf_r+0x1f8>
 8003884:	9b03      	ldr	r3, [sp, #12]
 8003886:	3307      	adds	r3, #7
 8003888:	f023 0307 	bic.w	r3, r3, #7
 800388c:	3308      	adds	r3, #8
 800388e:	9303      	str	r3, [sp, #12]
 8003890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003892:	443b      	add	r3, r7
 8003894:	9309      	str	r3, [sp, #36]	; 0x24
 8003896:	e767      	b.n	8003768 <_vfiprintf_r+0x94>
 8003898:	fb0c 3202 	mla	r2, ip, r2, r3
 800389c:	460c      	mov	r4, r1
 800389e:	2001      	movs	r0, #1
 80038a0:	e7a5      	b.n	80037ee <_vfiprintf_r+0x11a>
 80038a2:	2300      	movs	r3, #0
 80038a4:	3401      	adds	r4, #1
 80038a6:	9305      	str	r3, [sp, #20]
 80038a8:	4619      	mov	r1, r3
 80038aa:	f04f 0c0a 	mov.w	ip, #10
 80038ae:	4620      	mov	r0, r4
 80038b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038b4:	3a30      	subs	r2, #48	; 0x30
 80038b6:	2a09      	cmp	r2, #9
 80038b8:	d903      	bls.n	80038c2 <_vfiprintf_r+0x1ee>
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d0c5      	beq.n	800384a <_vfiprintf_r+0x176>
 80038be:	9105      	str	r1, [sp, #20]
 80038c0:	e7c3      	b.n	800384a <_vfiprintf_r+0x176>
 80038c2:	fb0c 2101 	mla	r1, ip, r1, r2
 80038c6:	4604      	mov	r4, r0
 80038c8:	2301      	movs	r3, #1
 80038ca:	e7f0      	b.n	80038ae <_vfiprintf_r+0x1da>
 80038cc:	ab03      	add	r3, sp, #12
 80038ce:	9300      	str	r3, [sp, #0]
 80038d0:	462a      	mov	r2, r5
 80038d2:	4b16      	ldr	r3, [pc, #88]	; (800392c <_vfiprintf_r+0x258>)
 80038d4:	a904      	add	r1, sp, #16
 80038d6:	4630      	mov	r0, r6
 80038d8:	f3af 8000 	nop.w
 80038dc:	4607      	mov	r7, r0
 80038de:	1c78      	adds	r0, r7, #1
 80038e0:	d1d6      	bne.n	8003890 <_vfiprintf_r+0x1bc>
 80038e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80038e4:	07d9      	lsls	r1, r3, #31
 80038e6:	d405      	bmi.n	80038f4 <_vfiprintf_r+0x220>
 80038e8:	89ab      	ldrh	r3, [r5, #12]
 80038ea:	059a      	lsls	r2, r3, #22
 80038ec:	d402      	bmi.n	80038f4 <_vfiprintf_r+0x220>
 80038ee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80038f0:	f7ff fdb7 	bl	8003462 <__retarget_lock_release_recursive>
 80038f4:	89ab      	ldrh	r3, [r5, #12]
 80038f6:	065b      	lsls	r3, r3, #25
 80038f8:	f53f af12 	bmi.w	8003720 <_vfiprintf_r+0x4c>
 80038fc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80038fe:	e711      	b.n	8003724 <_vfiprintf_r+0x50>
 8003900:	ab03      	add	r3, sp, #12
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	462a      	mov	r2, r5
 8003906:	4b09      	ldr	r3, [pc, #36]	; (800392c <_vfiprintf_r+0x258>)
 8003908:	a904      	add	r1, sp, #16
 800390a:	4630      	mov	r0, r6
 800390c:	f000 f880 	bl	8003a10 <_printf_i>
 8003910:	e7e4      	b.n	80038dc <_vfiprintf_r+0x208>
 8003912:	bf00      	nop
 8003914:	08003f48 	.word	0x08003f48
 8003918:	08003f68 	.word	0x08003f68
 800391c:	08003f28 	.word	0x08003f28
 8003920:	08003f88 	.word	0x08003f88
 8003924:	08003f92 	.word	0x08003f92
 8003928:	00000000 	.word	0x00000000
 800392c:	080036af 	.word	0x080036af
 8003930:	08003f8e 	.word	0x08003f8e

08003934 <_printf_common>:
 8003934:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003938:	4616      	mov	r6, r2
 800393a:	4699      	mov	r9, r3
 800393c:	688a      	ldr	r2, [r1, #8]
 800393e:	690b      	ldr	r3, [r1, #16]
 8003940:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003944:	4293      	cmp	r3, r2
 8003946:	bfb8      	it	lt
 8003948:	4613      	movlt	r3, r2
 800394a:	6033      	str	r3, [r6, #0]
 800394c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003950:	4607      	mov	r7, r0
 8003952:	460c      	mov	r4, r1
 8003954:	b10a      	cbz	r2, 800395a <_printf_common+0x26>
 8003956:	3301      	adds	r3, #1
 8003958:	6033      	str	r3, [r6, #0]
 800395a:	6823      	ldr	r3, [r4, #0]
 800395c:	0699      	lsls	r1, r3, #26
 800395e:	bf42      	ittt	mi
 8003960:	6833      	ldrmi	r3, [r6, #0]
 8003962:	3302      	addmi	r3, #2
 8003964:	6033      	strmi	r3, [r6, #0]
 8003966:	6825      	ldr	r5, [r4, #0]
 8003968:	f015 0506 	ands.w	r5, r5, #6
 800396c:	d106      	bne.n	800397c <_printf_common+0x48>
 800396e:	f104 0a19 	add.w	sl, r4, #25
 8003972:	68e3      	ldr	r3, [r4, #12]
 8003974:	6832      	ldr	r2, [r6, #0]
 8003976:	1a9b      	subs	r3, r3, r2
 8003978:	42ab      	cmp	r3, r5
 800397a:	dc26      	bgt.n	80039ca <_printf_common+0x96>
 800397c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003980:	1e13      	subs	r3, r2, #0
 8003982:	6822      	ldr	r2, [r4, #0]
 8003984:	bf18      	it	ne
 8003986:	2301      	movne	r3, #1
 8003988:	0692      	lsls	r2, r2, #26
 800398a:	d42b      	bmi.n	80039e4 <_printf_common+0xb0>
 800398c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003990:	4649      	mov	r1, r9
 8003992:	4638      	mov	r0, r7
 8003994:	47c0      	blx	r8
 8003996:	3001      	adds	r0, #1
 8003998:	d01e      	beq.n	80039d8 <_printf_common+0xa4>
 800399a:	6823      	ldr	r3, [r4, #0]
 800399c:	68e5      	ldr	r5, [r4, #12]
 800399e:	6832      	ldr	r2, [r6, #0]
 80039a0:	f003 0306 	and.w	r3, r3, #6
 80039a4:	2b04      	cmp	r3, #4
 80039a6:	bf08      	it	eq
 80039a8:	1aad      	subeq	r5, r5, r2
 80039aa:	68a3      	ldr	r3, [r4, #8]
 80039ac:	6922      	ldr	r2, [r4, #16]
 80039ae:	bf0c      	ite	eq
 80039b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039b4:	2500      	movne	r5, #0
 80039b6:	4293      	cmp	r3, r2
 80039b8:	bfc4      	itt	gt
 80039ba:	1a9b      	subgt	r3, r3, r2
 80039bc:	18ed      	addgt	r5, r5, r3
 80039be:	2600      	movs	r6, #0
 80039c0:	341a      	adds	r4, #26
 80039c2:	42b5      	cmp	r5, r6
 80039c4:	d11a      	bne.n	80039fc <_printf_common+0xc8>
 80039c6:	2000      	movs	r0, #0
 80039c8:	e008      	b.n	80039dc <_printf_common+0xa8>
 80039ca:	2301      	movs	r3, #1
 80039cc:	4652      	mov	r2, sl
 80039ce:	4649      	mov	r1, r9
 80039d0:	4638      	mov	r0, r7
 80039d2:	47c0      	blx	r8
 80039d4:	3001      	adds	r0, #1
 80039d6:	d103      	bne.n	80039e0 <_printf_common+0xac>
 80039d8:	f04f 30ff 	mov.w	r0, #4294967295
 80039dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039e0:	3501      	adds	r5, #1
 80039e2:	e7c6      	b.n	8003972 <_printf_common+0x3e>
 80039e4:	18e1      	adds	r1, r4, r3
 80039e6:	1c5a      	adds	r2, r3, #1
 80039e8:	2030      	movs	r0, #48	; 0x30
 80039ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80039ee:	4422      	add	r2, r4
 80039f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80039f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80039f8:	3302      	adds	r3, #2
 80039fa:	e7c7      	b.n	800398c <_printf_common+0x58>
 80039fc:	2301      	movs	r3, #1
 80039fe:	4622      	mov	r2, r4
 8003a00:	4649      	mov	r1, r9
 8003a02:	4638      	mov	r0, r7
 8003a04:	47c0      	blx	r8
 8003a06:	3001      	adds	r0, #1
 8003a08:	d0e6      	beq.n	80039d8 <_printf_common+0xa4>
 8003a0a:	3601      	adds	r6, #1
 8003a0c:	e7d9      	b.n	80039c2 <_printf_common+0x8e>
	...

08003a10 <_printf_i>:
 8003a10:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a14:	460c      	mov	r4, r1
 8003a16:	4691      	mov	r9, r2
 8003a18:	7e27      	ldrb	r7, [r4, #24]
 8003a1a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003a1c:	2f78      	cmp	r7, #120	; 0x78
 8003a1e:	4680      	mov	r8, r0
 8003a20:	469a      	mov	sl, r3
 8003a22:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a26:	d807      	bhi.n	8003a38 <_printf_i+0x28>
 8003a28:	2f62      	cmp	r7, #98	; 0x62
 8003a2a:	d80a      	bhi.n	8003a42 <_printf_i+0x32>
 8003a2c:	2f00      	cmp	r7, #0
 8003a2e:	f000 80d8 	beq.w	8003be2 <_printf_i+0x1d2>
 8003a32:	2f58      	cmp	r7, #88	; 0x58
 8003a34:	f000 80a3 	beq.w	8003b7e <_printf_i+0x16e>
 8003a38:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a3c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a40:	e03a      	b.n	8003ab8 <_printf_i+0xa8>
 8003a42:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a46:	2b15      	cmp	r3, #21
 8003a48:	d8f6      	bhi.n	8003a38 <_printf_i+0x28>
 8003a4a:	a001      	add	r0, pc, #4	; (adr r0, 8003a50 <_printf_i+0x40>)
 8003a4c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003a50:	08003aa9 	.word	0x08003aa9
 8003a54:	08003abd 	.word	0x08003abd
 8003a58:	08003a39 	.word	0x08003a39
 8003a5c:	08003a39 	.word	0x08003a39
 8003a60:	08003a39 	.word	0x08003a39
 8003a64:	08003a39 	.word	0x08003a39
 8003a68:	08003abd 	.word	0x08003abd
 8003a6c:	08003a39 	.word	0x08003a39
 8003a70:	08003a39 	.word	0x08003a39
 8003a74:	08003a39 	.word	0x08003a39
 8003a78:	08003a39 	.word	0x08003a39
 8003a7c:	08003bc9 	.word	0x08003bc9
 8003a80:	08003aed 	.word	0x08003aed
 8003a84:	08003bab 	.word	0x08003bab
 8003a88:	08003a39 	.word	0x08003a39
 8003a8c:	08003a39 	.word	0x08003a39
 8003a90:	08003beb 	.word	0x08003beb
 8003a94:	08003a39 	.word	0x08003a39
 8003a98:	08003aed 	.word	0x08003aed
 8003a9c:	08003a39 	.word	0x08003a39
 8003aa0:	08003a39 	.word	0x08003a39
 8003aa4:	08003bb3 	.word	0x08003bb3
 8003aa8:	680b      	ldr	r3, [r1, #0]
 8003aaa:	1d1a      	adds	r2, r3, #4
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	600a      	str	r2, [r1, #0]
 8003ab0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003ab4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ab8:	2301      	movs	r3, #1
 8003aba:	e0a3      	b.n	8003c04 <_printf_i+0x1f4>
 8003abc:	6825      	ldr	r5, [r4, #0]
 8003abe:	6808      	ldr	r0, [r1, #0]
 8003ac0:	062e      	lsls	r6, r5, #24
 8003ac2:	f100 0304 	add.w	r3, r0, #4
 8003ac6:	d50a      	bpl.n	8003ade <_printf_i+0xce>
 8003ac8:	6805      	ldr	r5, [r0, #0]
 8003aca:	600b      	str	r3, [r1, #0]
 8003acc:	2d00      	cmp	r5, #0
 8003ace:	da03      	bge.n	8003ad8 <_printf_i+0xc8>
 8003ad0:	232d      	movs	r3, #45	; 0x2d
 8003ad2:	426d      	negs	r5, r5
 8003ad4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ad8:	485e      	ldr	r0, [pc, #376]	; (8003c54 <_printf_i+0x244>)
 8003ada:	230a      	movs	r3, #10
 8003adc:	e019      	b.n	8003b12 <_printf_i+0x102>
 8003ade:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003ae2:	6805      	ldr	r5, [r0, #0]
 8003ae4:	600b      	str	r3, [r1, #0]
 8003ae6:	bf18      	it	ne
 8003ae8:	b22d      	sxthne	r5, r5
 8003aea:	e7ef      	b.n	8003acc <_printf_i+0xbc>
 8003aec:	680b      	ldr	r3, [r1, #0]
 8003aee:	6825      	ldr	r5, [r4, #0]
 8003af0:	1d18      	adds	r0, r3, #4
 8003af2:	6008      	str	r0, [r1, #0]
 8003af4:	0628      	lsls	r0, r5, #24
 8003af6:	d501      	bpl.n	8003afc <_printf_i+0xec>
 8003af8:	681d      	ldr	r5, [r3, #0]
 8003afa:	e002      	b.n	8003b02 <_printf_i+0xf2>
 8003afc:	0669      	lsls	r1, r5, #25
 8003afe:	d5fb      	bpl.n	8003af8 <_printf_i+0xe8>
 8003b00:	881d      	ldrh	r5, [r3, #0]
 8003b02:	4854      	ldr	r0, [pc, #336]	; (8003c54 <_printf_i+0x244>)
 8003b04:	2f6f      	cmp	r7, #111	; 0x6f
 8003b06:	bf0c      	ite	eq
 8003b08:	2308      	moveq	r3, #8
 8003b0a:	230a      	movne	r3, #10
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b12:	6866      	ldr	r6, [r4, #4]
 8003b14:	60a6      	str	r6, [r4, #8]
 8003b16:	2e00      	cmp	r6, #0
 8003b18:	bfa2      	ittt	ge
 8003b1a:	6821      	ldrge	r1, [r4, #0]
 8003b1c:	f021 0104 	bicge.w	r1, r1, #4
 8003b20:	6021      	strge	r1, [r4, #0]
 8003b22:	b90d      	cbnz	r5, 8003b28 <_printf_i+0x118>
 8003b24:	2e00      	cmp	r6, #0
 8003b26:	d04d      	beq.n	8003bc4 <_printf_i+0x1b4>
 8003b28:	4616      	mov	r6, r2
 8003b2a:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b2e:	fb03 5711 	mls	r7, r3, r1, r5
 8003b32:	5dc7      	ldrb	r7, [r0, r7]
 8003b34:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b38:	462f      	mov	r7, r5
 8003b3a:	42bb      	cmp	r3, r7
 8003b3c:	460d      	mov	r5, r1
 8003b3e:	d9f4      	bls.n	8003b2a <_printf_i+0x11a>
 8003b40:	2b08      	cmp	r3, #8
 8003b42:	d10b      	bne.n	8003b5c <_printf_i+0x14c>
 8003b44:	6823      	ldr	r3, [r4, #0]
 8003b46:	07df      	lsls	r7, r3, #31
 8003b48:	d508      	bpl.n	8003b5c <_printf_i+0x14c>
 8003b4a:	6923      	ldr	r3, [r4, #16]
 8003b4c:	6861      	ldr	r1, [r4, #4]
 8003b4e:	4299      	cmp	r1, r3
 8003b50:	bfde      	ittt	le
 8003b52:	2330      	movle	r3, #48	; 0x30
 8003b54:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b58:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b5c:	1b92      	subs	r2, r2, r6
 8003b5e:	6122      	str	r2, [r4, #16]
 8003b60:	f8cd a000 	str.w	sl, [sp]
 8003b64:	464b      	mov	r3, r9
 8003b66:	aa03      	add	r2, sp, #12
 8003b68:	4621      	mov	r1, r4
 8003b6a:	4640      	mov	r0, r8
 8003b6c:	f7ff fee2 	bl	8003934 <_printf_common>
 8003b70:	3001      	adds	r0, #1
 8003b72:	d14c      	bne.n	8003c0e <_printf_i+0x1fe>
 8003b74:	f04f 30ff 	mov.w	r0, #4294967295
 8003b78:	b004      	add	sp, #16
 8003b7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b7e:	4835      	ldr	r0, [pc, #212]	; (8003c54 <_printf_i+0x244>)
 8003b80:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	680e      	ldr	r6, [r1, #0]
 8003b88:	061f      	lsls	r7, r3, #24
 8003b8a:	f856 5b04 	ldr.w	r5, [r6], #4
 8003b8e:	600e      	str	r6, [r1, #0]
 8003b90:	d514      	bpl.n	8003bbc <_printf_i+0x1ac>
 8003b92:	07d9      	lsls	r1, r3, #31
 8003b94:	bf44      	itt	mi
 8003b96:	f043 0320 	orrmi.w	r3, r3, #32
 8003b9a:	6023      	strmi	r3, [r4, #0]
 8003b9c:	b91d      	cbnz	r5, 8003ba6 <_printf_i+0x196>
 8003b9e:	6823      	ldr	r3, [r4, #0]
 8003ba0:	f023 0320 	bic.w	r3, r3, #32
 8003ba4:	6023      	str	r3, [r4, #0]
 8003ba6:	2310      	movs	r3, #16
 8003ba8:	e7b0      	b.n	8003b0c <_printf_i+0xfc>
 8003baa:	6823      	ldr	r3, [r4, #0]
 8003bac:	f043 0320 	orr.w	r3, r3, #32
 8003bb0:	6023      	str	r3, [r4, #0]
 8003bb2:	2378      	movs	r3, #120	; 0x78
 8003bb4:	4828      	ldr	r0, [pc, #160]	; (8003c58 <_printf_i+0x248>)
 8003bb6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003bba:	e7e3      	b.n	8003b84 <_printf_i+0x174>
 8003bbc:	065e      	lsls	r6, r3, #25
 8003bbe:	bf48      	it	mi
 8003bc0:	b2ad      	uxthmi	r5, r5
 8003bc2:	e7e6      	b.n	8003b92 <_printf_i+0x182>
 8003bc4:	4616      	mov	r6, r2
 8003bc6:	e7bb      	b.n	8003b40 <_printf_i+0x130>
 8003bc8:	680b      	ldr	r3, [r1, #0]
 8003bca:	6826      	ldr	r6, [r4, #0]
 8003bcc:	6960      	ldr	r0, [r4, #20]
 8003bce:	1d1d      	adds	r5, r3, #4
 8003bd0:	600d      	str	r5, [r1, #0]
 8003bd2:	0635      	lsls	r5, r6, #24
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	d501      	bpl.n	8003bdc <_printf_i+0x1cc>
 8003bd8:	6018      	str	r0, [r3, #0]
 8003bda:	e002      	b.n	8003be2 <_printf_i+0x1d2>
 8003bdc:	0671      	lsls	r1, r6, #25
 8003bde:	d5fb      	bpl.n	8003bd8 <_printf_i+0x1c8>
 8003be0:	8018      	strh	r0, [r3, #0]
 8003be2:	2300      	movs	r3, #0
 8003be4:	6123      	str	r3, [r4, #16]
 8003be6:	4616      	mov	r6, r2
 8003be8:	e7ba      	b.n	8003b60 <_printf_i+0x150>
 8003bea:	680b      	ldr	r3, [r1, #0]
 8003bec:	1d1a      	adds	r2, r3, #4
 8003bee:	600a      	str	r2, [r1, #0]
 8003bf0:	681e      	ldr	r6, [r3, #0]
 8003bf2:	6862      	ldr	r2, [r4, #4]
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4630      	mov	r0, r6
 8003bf8:	f7fc fb0a 	bl	8000210 <memchr>
 8003bfc:	b108      	cbz	r0, 8003c02 <_printf_i+0x1f2>
 8003bfe:	1b80      	subs	r0, r0, r6
 8003c00:	6060      	str	r0, [r4, #4]
 8003c02:	6863      	ldr	r3, [r4, #4]
 8003c04:	6123      	str	r3, [r4, #16]
 8003c06:	2300      	movs	r3, #0
 8003c08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c0c:	e7a8      	b.n	8003b60 <_printf_i+0x150>
 8003c0e:	6923      	ldr	r3, [r4, #16]
 8003c10:	4632      	mov	r2, r6
 8003c12:	4649      	mov	r1, r9
 8003c14:	4640      	mov	r0, r8
 8003c16:	47d0      	blx	sl
 8003c18:	3001      	adds	r0, #1
 8003c1a:	d0ab      	beq.n	8003b74 <_printf_i+0x164>
 8003c1c:	6823      	ldr	r3, [r4, #0]
 8003c1e:	079b      	lsls	r3, r3, #30
 8003c20:	d413      	bmi.n	8003c4a <_printf_i+0x23a>
 8003c22:	68e0      	ldr	r0, [r4, #12]
 8003c24:	9b03      	ldr	r3, [sp, #12]
 8003c26:	4298      	cmp	r0, r3
 8003c28:	bfb8      	it	lt
 8003c2a:	4618      	movlt	r0, r3
 8003c2c:	e7a4      	b.n	8003b78 <_printf_i+0x168>
 8003c2e:	2301      	movs	r3, #1
 8003c30:	4632      	mov	r2, r6
 8003c32:	4649      	mov	r1, r9
 8003c34:	4640      	mov	r0, r8
 8003c36:	47d0      	blx	sl
 8003c38:	3001      	adds	r0, #1
 8003c3a:	d09b      	beq.n	8003b74 <_printf_i+0x164>
 8003c3c:	3501      	adds	r5, #1
 8003c3e:	68e3      	ldr	r3, [r4, #12]
 8003c40:	9903      	ldr	r1, [sp, #12]
 8003c42:	1a5b      	subs	r3, r3, r1
 8003c44:	42ab      	cmp	r3, r5
 8003c46:	dcf2      	bgt.n	8003c2e <_printf_i+0x21e>
 8003c48:	e7eb      	b.n	8003c22 <_printf_i+0x212>
 8003c4a:	2500      	movs	r5, #0
 8003c4c:	f104 0619 	add.w	r6, r4, #25
 8003c50:	e7f5      	b.n	8003c3e <_printf_i+0x22e>
 8003c52:	bf00      	nop
 8003c54:	08003f99 	.word	0x08003f99
 8003c58:	08003faa 	.word	0x08003faa

08003c5c <_sbrk_r>:
 8003c5c:	b538      	push	{r3, r4, r5, lr}
 8003c5e:	4d06      	ldr	r5, [pc, #24]	; (8003c78 <_sbrk_r+0x1c>)
 8003c60:	2300      	movs	r3, #0
 8003c62:	4604      	mov	r4, r0
 8003c64:	4608      	mov	r0, r1
 8003c66:	602b      	str	r3, [r5, #0]
 8003c68:	f7fd f862 	bl	8000d30 <_sbrk>
 8003c6c:	1c43      	adds	r3, r0, #1
 8003c6e:	d102      	bne.n	8003c76 <_sbrk_r+0x1a>
 8003c70:	682b      	ldr	r3, [r5, #0]
 8003c72:	b103      	cbz	r3, 8003c76 <_sbrk_r+0x1a>
 8003c74:	6023      	str	r3, [r4, #0]
 8003c76:	bd38      	pop	{r3, r4, r5, pc}
 8003c78:	20000138 	.word	0x20000138

08003c7c <__sread>:
 8003c7c:	b510      	push	{r4, lr}
 8003c7e:	460c      	mov	r4, r1
 8003c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c84:	f000 f8a0 	bl	8003dc8 <_read_r>
 8003c88:	2800      	cmp	r0, #0
 8003c8a:	bfab      	itete	ge
 8003c8c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003c8e:	89a3      	ldrhlt	r3, [r4, #12]
 8003c90:	181b      	addge	r3, r3, r0
 8003c92:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003c96:	bfac      	ite	ge
 8003c98:	6563      	strge	r3, [r4, #84]	; 0x54
 8003c9a:	81a3      	strhlt	r3, [r4, #12]
 8003c9c:	bd10      	pop	{r4, pc}

08003c9e <__swrite>:
 8003c9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ca2:	461f      	mov	r7, r3
 8003ca4:	898b      	ldrh	r3, [r1, #12]
 8003ca6:	05db      	lsls	r3, r3, #23
 8003ca8:	4605      	mov	r5, r0
 8003caa:	460c      	mov	r4, r1
 8003cac:	4616      	mov	r6, r2
 8003cae:	d505      	bpl.n	8003cbc <__swrite+0x1e>
 8003cb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cb4:	2302      	movs	r3, #2
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f000 f868 	bl	8003d8c <_lseek_r>
 8003cbc:	89a3      	ldrh	r3, [r4, #12]
 8003cbe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cc2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003cc6:	81a3      	strh	r3, [r4, #12]
 8003cc8:	4632      	mov	r2, r6
 8003cca:	463b      	mov	r3, r7
 8003ccc:	4628      	mov	r0, r5
 8003cce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cd2:	f000 b817 	b.w	8003d04 <_write_r>

08003cd6 <__sseek>:
 8003cd6:	b510      	push	{r4, lr}
 8003cd8:	460c      	mov	r4, r1
 8003cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cde:	f000 f855 	bl	8003d8c <_lseek_r>
 8003ce2:	1c43      	adds	r3, r0, #1
 8003ce4:	89a3      	ldrh	r3, [r4, #12]
 8003ce6:	bf15      	itete	ne
 8003ce8:	6560      	strne	r0, [r4, #84]	; 0x54
 8003cea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003cee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003cf2:	81a3      	strheq	r3, [r4, #12]
 8003cf4:	bf18      	it	ne
 8003cf6:	81a3      	strhne	r3, [r4, #12]
 8003cf8:	bd10      	pop	{r4, pc}

08003cfa <__sclose>:
 8003cfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cfe:	f000 b813 	b.w	8003d28 <_close_r>
	...

08003d04 <_write_r>:
 8003d04:	b538      	push	{r3, r4, r5, lr}
 8003d06:	4d07      	ldr	r5, [pc, #28]	; (8003d24 <_write_r+0x20>)
 8003d08:	4604      	mov	r4, r0
 8003d0a:	4608      	mov	r0, r1
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	2200      	movs	r2, #0
 8003d10:	602a      	str	r2, [r5, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	f7fc ffbb 	bl	8000c8e <_write>
 8003d18:	1c43      	adds	r3, r0, #1
 8003d1a:	d102      	bne.n	8003d22 <_write_r+0x1e>
 8003d1c:	682b      	ldr	r3, [r5, #0]
 8003d1e:	b103      	cbz	r3, 8003d22 <_write_r+0x1e>
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	bd38      	pop	{r3, r4, r5, pc}
 8003d24:	20000138 	.word	0x20000138

08003d28 <_close_r>:
 8003d28:	b538      	push	{r3, r4, r5, lr}
 8003d2a:	4d06      	ldr	r5, [pc, #24]	; (8003d44 <_close_r+0x1c>)
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	4604      	mov	r4, r0
 8003d30:	4608      	mov	r0, r1
 8003d32:	602b      	str	r3, [r5, #0]
 8003d34:	f7fc ffc7 	bl	8000cc6 <_close>
 8003d38:	1c43      	adds	r3, r0, #1
 8003d3a:	d102      	bne.n	8003d42 <_close_r+0x1a>
 8003d3c:	682b      	ldr	r3, [r5, #0]
 8003d3e:	b103      	cbz	r3, 8003d42 <_close_r+0x1a>
 8003d40:	6023      	str	r3, [r4, #0]
 8003d42:	bd38      	pop	{r3, r4, r5, pc}
 8003d44:	20000138 	.word	0x20000138

08003d48 <_fstat_r>:
 8003d48:	b538      	push	{r3, r4, r5, lr}
 8003d4a:	4d07      	ldr	r5, [pc, #28]	; (8003d68 <_fstat_r+0x20>)
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	4604      	mov	r4, r0
 8003d50:	4608      	mov	r0, r1
 8003d52:	4611      	mov	r1, r2
 8003d54:	602b      	str	r3, [r5, #0]
 8003d56:	f7fc ffc2 	bl	8000cde <_fstat>
 8003d5a:	1c43      	adds	r3, r0, #1
 8003d5c:	d102      	bne.n	8003d64 <_fstat_r+0x1c>
 8003d5e:	682b      	ldr	r3, [r5, #0]
 8003d60:	b103      	cbz	r3, 8003d64 <_fstat_r+0x1c>
 8003d62:	6023      	str	r3, [r4, #0]
 8003d64:	bd38      	pop	{r3, r4, r5, pc}
 8003d66:	bf00      	nop
 8003d68:	20000138 	.word	0x20000138

08003d6c <_isatty_r>:
 8003d6c:	b538      	push	{r3, r4, r5, lr}
 8003d6e:	4d06      	ldr	r5, [pc, #24]	; (8003d88 <_isatty_r+0x1c>)
 8003d70:	2300      	movs	r3, #0
 8003d72:	4604      	mov	r4, r0
 8003d74:	4608      	mov	r0, r1
 8003d76:	602b      	str	r3, [r5, #0]
 8003d78:	f7fc ffc1 	bl	8000cfe <_isatty>
 8003d7c:	1c43      	adds	r3, r0, #1
 8003d7e:	d102      	bne.n	8003d86 <_isatty_r+0x1a>
 8003d80:	682b      	ldr	r3, [r5, #0]
 8003d82:	b103      	cbz	r3, 8003d86 <_isatty_r+0x1a>
 8003d84:	6023      	str	r3, [r4, #0]
 8003d86:	bd38      	pop	{r3, r4, r5, pc}
 8003d88:	20000138 	.word	0x20000138

08003d8c <_lseek_r>:
 8003d8c:	b538      	push	{r3, r4, r5, lr}
 8003d8e:	4d07      	ldr	r5, [pc, #28]	; (8003dac <_lseek_r+0x20>)
 8003d90:	4604      	mov	r4, r0
 8003d92:	4608      	mov	r0, r1
 8003d94:	4611      	mov	r1, r2
 8003d96:	2200      	movs	r2, #0
 8003d98:	602a      	str	r2, [r5, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	f7fc ffba 	bl	8000d14 <_lseek>
 8003da0:	1c43      	adds	r3, r0, #1
 8003da2:	d102      	bne.n	8003daa <_lseek_r+0x1e>
 8003da4:	682b      	ldr	r3, [r5, #0]
 8003da6:	b103      	cbz	r3, 8003daa <_lseek_r+0x1e>
 8003da8:	6023      	str	r3, [r4, #0]
 8003daa:	bd38      	pop	{r3, r4, r5, pc}
 8003dac:	20000138 	.word	0x20000138

08003db0 <__malloc_lock>:
 8003db0:	4801      	ldr	r0, [pc, #4]	; (8003db8 <__malloc_lock+0x8>)
 8003db2:	f7ff bb55 	b.w	8003460 <__retarget_lock_acquire_recursive>
 8003db6:	bf00      	nop
 8003db8:	20000130 	.word	0x20000130

08003dbc <__malloc_unlock>:
 8003dbc:	4801      	ldr	r0, [pc, #4]	; (8003dc4 <__malloc_unlock+0x8>)
 8003dbe:	f7ff bb50 	b.w	8003462 <__retarget_lock_release_recursive>
 8003dc2:	bf00      	nop
 8003dc4:	20000130 	.word	0x20000130

08003dc8 <_read_r>:
 8003dc8:	b538      	push	{r3, r4, r5, lr}
 8003dca:	4d07      	ldr	r5, [pc, #28]	; (8003de8 <_read_r+0x20>)
 8003dcc:	4604      	mov	r4, r0
 8003dce:	4608      	mov	r0, r1
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	602a      	str	r2, [r5, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	f7fc ff3c 	bl	8000c54 <_read>
 8003ddc:	1c43      	adds	r3, r0, #1
 8003dde:	d102      	bne.n	8003de6 <_read_r+0x1e>
 8003de0:	682b      	ldr	r3, [r5, #0]
 8003de2:	b103      	cbz	r3, 8003de6 <_read_r+0x1e>
 8003de4:	6023      	str	r3, [r4, #0]
 8003de6:	bd38      	pop	{r3, r4, r5, pc}
 8003de8:	20000138 	.word	0x20000138

08003dec <_init>:
 8003dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dee:	bf00      	nop
 8003df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003df2:	bc08      	pop	{r3}
 8003df4:	469e      	mov	lr, r3
 8003df6:	4770      	bx	lr

08003df8 <_fini>:
 8003df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003dfa:	bf00      	nop
 8003dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003dfe:	bc08      	pop	{r3}
 8003e00:	469e      	mov	lr, r3
 8003e02:	4770      	bx	lr
