add r0, r0, r1 
and r1, r0, r2, ror #14 
mvn r3, r1 
bic r2, r1, r3 
