
std::unordered_map<std::string, std::string> verilog_dsp_int_names = {
    {"RS_DSP_MULT", "DSP38 #(\n        .DSP_MODE(\"MULTIPY\"),\n        .OUTPUT_REG_EN(\"FALSE\"),\n         .INPUT_REG_EN(\"FALSE\")"},
{"RS_DSP_MULT_REGIN", "DSP38 #(\n        .DSP_MODE(\"MULTIPY\"),\n        .OUTPUT_REG_EN(\"FALSE\"),\n         .INPUT_REG_EN(\"TRUE\")"},
{"RS_DSP_MULT_REGOUT", "DSP38 #(\n        .DSP_MODE(\"MULTIPY\"),\n        .OUTPUT_REG_EN(\"TRUE\"),\n         .INPUT_REG_EN(\"FALSE\")"},
{"RS_DSP_MULT_REGIN_REGOUT", "DSP38 #(\n        .DSP_MODE(\"MULTIPY\"),\n        .OUTPUT_REG_EN(\"TRUE\"),\n         .INPUT_REG_EN(\"TRUE\")"},
{"RS_DSP_MULTADD", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ADD_SUB\"),\n        .OUTPUT_REG_EN(\"FALSE\"),\n         .INPUT_REG_EN(\"FALSE\")"},
{"RS_DSP_MULTADD_REGIN", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ADD_SUB\"),\n        .OUTPUT_REG_EN(\"FALSE\"),\n         .INPUT_REG_EN(\"TRUE\")"},
{"RS_DSP_MULTADD_REGOUT", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ADD_SUB\"),\n        .OUTPUT_REG_EN(\"TRUE\"),\n         .INPUT_REG_EN(\"FALSE\")"},
{"RS_DSP_MULTADD_REGIN_REGOUT", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ADD_SUB\"),\n        .OUTPUT_REG_EN(\"TRUE\"),\n         .INPUT_REG_EN(\"TRUE\")"},
{"RS_DSP_MULTACC", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ACCUMULATE\"),\n        .OUTPUT_REG_EN(\"FALSE\"),\n         .INPUT_REG_EN(\"FALSE\")"},
{"RS_DSP_MULTACC_REGIN", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ACCUMULATE\"),\n        .OUTPUT_REG_EN(\"FALSE\"),\n         .INPUT_REG_EN(\"TRUE\")"},
{"RS_DSP_MULTACC_REGOUT", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ACCUMULATE\"),\n        .OUTPUT_REG_EN(\"TRUE\"),\n         .INPUT_REG_EN(\"FALSE\")"},
{"RS_DSP_MULTACC_REGIN_REGOUT", "DSP38 #(\n        .DSP_MODE(\"MULTIPLY_ACCUMULATE\"),\n        .OUTPUT_REG_EN(\"TRUE\"),\n         .INPUT_REG_EN(\"TRUE\")"}};



