Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Xilinx/period_cul/topDesign_isim_beh.exe -prj D:/Xilinx/period_cul/topDesign_beh.prj work.topDesign 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Xilinx/period_cul/ipcore_dir/clk_10Mc.vhd" into library work
Parsing VHDL file "D:/Xilinx/period_cul/ipcore_dir/clk_10Mc/example_design/clk_10Mc_exdes.vhd" into library work
Parsing VHDL file "D:/Xilinx/period_cul/roModule.vhd" into library work
Parsing VHDL file "D:/Xilinx/period_cul/roDriver.vhd" into library work
Parsing VHDL file "D:/Xilinx/period_cul/roCounter.vhd" into library work
Parsing VHDL file "D:/Xilinx/period_cul/counterOutPut.vhd" into library work
Parsing VHDL file "D:/Xilinx/period_cul/topDesign.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "D:/Xilinx/period_cul/roModule.vhd" Line 50: <hm_ro> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "D:/Xilinx/period_cul/roModule.vhd" Line 50. Instance hm_ro is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vcomponents
Compiling package std_logic_signed
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture mmcme2_adv_v of entity MMCME2_ADV [\MMCME2_ADV:topdesign:clock_inst...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity clk_10Mc [\clk_10Mc:topdesign:clock_inst:\]
Compiling architecture behavioral of entity roDriver [rodriver_default]
Compiling architecture behavioral of entity roModule [romodule_default]
Compiling architecture behavioral of entity roCounter [rocounter_default]
Compiling architecture behavioral of entity counterOutPut [counteroutput_default]
Compiling architecture behavioral of entity topdesign
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 28 VHDL Units
Built simulation executable D:/Xilinx/period_cul/topDesign_isim_beh.exe
Fuse Memory Usage: 60556 KB
Fuse CPU Usage: 1684 ms
