<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_common_phases.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="UVM_Common_Phases"></a><a name="Topic1746"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">UVM Common Phases</div>
 <div class="CBody"><p>The common phases are the set of function and task phases that all <a href="../index.html#File12:uvm_component.svh:uvm_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component</a>s execute together.&nbsp; All <a href="../index.html#File12:uvm_component.svh:uvm_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component</a>s are always synchronized with respect to the common phases.</p><p>The common phases are executed in the sequence they are specified below.</p></div>
</div>

<a name="uvm_build_phase"></a><a name="Topic1747"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_build_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1747"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_topdown_phase.svh:uvm_topdown_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1732);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_topdown_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_build_phase</div></div></div>
 <div class="CBody"><p>Create and configure of testbench structure</p><p><a href="../index.html#File5:uvm_topdown_phase.svh:uvm_topdown_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1732);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_topdown_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.build_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1575);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::build_phase</a> method.</p><p>Upon entry: - The top-level components have been instantiated under <a href="../index.html#File2:uvm_root.svh:uvm_root" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1982);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_root</a>.&nbsp; - Current simulation time is still equal to 0 but some &quot;delta cycles&quot; may have occurred</p><div class="CHeading">Typical Uses</div><ul><li><p>Instantiate sub-components.</p></li><li><p>Instantiate register model.</p></li><li><p>Get configuration values for the component being built.</p></li><li><p>Set configuration values for sub-components.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>All <a href="../index.html#File12:uvm_component.svh:uvm_component" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component</a>s have been instantiated.</p></li></ul></div>
</div>

<a name="uvm_connect_phase"></a><a name="Topic1748"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_connect_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1748"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_bottomup_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_connect_phase</div></div></div>
 <div class="CBody"><p>Establish cross-component connections.</p><p><a href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_bottomup_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.connect_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1576);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::connect_phase</a> method.</p><div class="CHeading">Upon Entry</div><ul><li><p>All components have been instantiated.</p></li><li><p>Current simulation time is still equal to 0 but some &quot;delta cycles&quot; may have occurred.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Connect TLM ports and exports.</p></li><li><p>Connect TLM initiator sockets and target sockets.</p></li><li><p>Connect register model to adapter components.</p></li><li><p>Setup explicit phase domains.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>All cross-component connections have been established.</p></li><li><p>All independent phase domains are set.</p></li></ul></div>
</div>

<a name="uvm_end_of_elaboration_phase"></a><a name="Topic1749"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_end_of_elaboration_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1749"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_bottomup_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_end_of_elaboration_phase</div></div></div>
 <div class="CBody"><p>Fine-tune the testbench.</p><p><a href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_bottomup_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.end_of_elaboration_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1577);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::end_of_elaboration_phase</a> method.</p><div class="CHeading">Upon Entry</div><ul><li><p>The verification environment has been completely assembled.</p></li><li><p>Current simulation time is still equal to 0 but some &quot;delta cycles&quot; may have occurred.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Display environment topology.</p></li><li><p>Open files.</p></li><li><p>Define additional configuration settings for components.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>None.</p></li></ul></div>
</div>

<a name="uvm_start_of_simulation_phase"></a><a name="Topic1750"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_start_of_simulation_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1750"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_bottomup_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_start_of_simulation_phase</div></div></div>
 <div class="CBody"><p>Get ready for DUT to be simulated.</p><p><a href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_bottomup_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.start_of_simulation_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1578);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::start_of_simulation_phase</a> method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Other simulation engines, debuggers, hardware assisted platforms and all other run-time tools have been started and synchronized.</p></li><li><p>The verification environment has been completely configured and is ready to start.</p></li><li><p>Current simulation time is still equal to 0 but some &quot;delta cycles&quot; may have occurred.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Display environment topology</p></li><li><p>Set debugger breakpoint</p></li><li><p>Set initial run-time configuration values.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>None.</p></li></ul></div>
</div>

<a name="uvm_run_phase"></a><a name="Topic1751"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_run_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1751"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_task_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_run_phase</div></div></div>
 <div class="CBody"><p>Stimulate the DUT.</p><p>This <a href="../index.html#File5:uvm_task_phase.svh:uvm_task_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1880);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_task_phase</a> calls the &lt;uvm_component::run_phase&gt; virtual method. This phase runs in parallel to the runtime phases, <a href="../index.html#File5:uvm_runtime_phases.svh:uvm_pre_reset_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1865);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_pre_reset_phase</a> through <a href="../index.html#File5:uvm_runtime_phases.svh:uvm_post_shutdown_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1876);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_post_shutdown_phase</a>. All components in the testbench are synchronized with respect to the run phase regardles of the phase domain they belong to.</p><div class="CHeading">Upon Entry</div><ul><li><p>Indicates that power has been applied.</p></li><li><p>There should not have been any active clock edges before entry into this phase (e.g. x-&gt;1 transitions via initial blocks).</p></li><li><p>Current simulation time is still equal to 0 but some &quot;delta cycles&quot; may have occurred.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Components implement behavior that is exhibited for the entire run-time, across the various run-time phases.</p></li><li><p>Backward compatibility with OVM.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>The DUT no longer needs to be simulated, and</p></li><li><p>The &lt;uvm_post_shutdown_ph&gt; is ready to end</p></li></ul><p>The run phase terminates in one of two ways.</p><p>1. All run_phase objections are dropped:</p><p>When all objections on the run_phase objection have been dropped, the phase ends and all of its threads are killed.&nbsp; If no component raises a run_phase objection immediately upon entering the phase, the phase ends immediately.</p><div class="CHeading">2. Timeout</div><p>The phase ends if the timeout expires before all objections are dropped.&nbsp; By default, the timeout is set to 9200 seconds.&nbsp; You may override this via &lt;set_global_timeout&gt;.</p><p>If a timeout occurs in your simulation, or if simulation never ends despite completion of your test stimulus, then it usually indicates that a component continues to object to the end of a phase.</p></div>
</div>

<a name="uvm_extract_phase"></a><a name="Topic1752"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_extract_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1752"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_bottomup_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_extract_phase</div></div></div>
 <div class="CBody"><p>Extract data from different points of the verficiation environment.</p><p><a href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_bottomup_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.extract_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1579);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::extract_phase</a> method.</p><div class="CHeading">Upon Entry</div><ul><li><p>The DUT no longer needs to be simulated.</p></li><li><p>Simulation time will no longer advance.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Extract any remaining data and final state information from scoreboard and testbench components</p></li><li><p>Probe the DUT (via zero-time hierarchical references and/or backdoor accesses) for final state information.</p></li><li><p>Compute statistics and summaries.</p></li><li><p>Display final state information</p></li><li><p>Close files.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>All data has been collected and summarized.</p></li></ul></div>
</div>

<a name="uvm_check_phase"></a><a name="Topic1753"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_check_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1753"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_bottomup_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_check_phase</div></div></div>
 <div class="CBody"><p>Check for any unexpected conditions in the verification environment.</p><p><a href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_bottomup_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.check_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1580);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::check_phase</a> method.</p><div class="CHeading">Upon Entry</div><ul><li><p>All data has been collected.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Check that no unaccounted-for data remain.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>Test is known to have passed or failed.</p></li></ul></div>
</div>

<a name="uvm_report_phase"></a><a name="Topic1754"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_report_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1754"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_bottomup_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_report_phase</div></div></div>
 <div class="CBody"><p>Report results of the test.</p><p><a href="../index.html#File5:uvm_bottomup_phase.svh:uvm_bottomup_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1904);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_bottomup_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.report_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1581);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::report_phase</a> method.</p><div class="CHeading">Upon Entry</div><ul><li><p>Test is known to have passed or failed.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Report test results.</p></li><li><p>Write results to file.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>End of test.</p></li></ul></div>
</div>

<a name="uvm_final_phase"></a><a name="Topic1755"></a><div class="CTopic TClass LSystemVerilog last">
 <div class="CTitle">uvm_final_phase</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype1755"><a class="CPEntry Parent TClass" href="../index.html#File5:uvm_topdown_phase.svh:uvm_topdown_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1732);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_topdown_phase</div></a><div class="CPEntry TClass Current"><div class="CPName">uvm_final_phase</div></div></div>
 <div class="CBody"><p>Tie up loose ends.</p><p><a href="../index.html#File5:uvm_topdown_phase.svh:uvm_topdown_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1732);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_topdown_phase</a> that calls the <a href="../index.html#File12:uvm_component.svh:uvm_component.final_phase" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,1582);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_component::final_phase</a> method.</p><div class="CHeading">Upon Entry</div><ul><li><p>All test-related activity has completed.</p></li></ul><div class="CHeading">Typical Uses</div><ul><li><p>Close files.</p></li><li><p>Terminate co-simulation engines.</p></li></ul><div class="CHeading">Exit Criteria</div><ul><li><p>Ready to exit simulator.</p></li></ul></div>
</div>

</body></html>