# Generated by vmake version 10.5b

# Define path to each library
LIB_STD = C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../std
LIB_IEEE = C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../ieee
LIB_WORK = work

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/_lib.qdb
STD__textio = $(LIB_STD)/_lib.qdb
IEEE__numeric_std = $(LIB_IEEE)/_lib.qdb
IEEE__math_real = $(LIB_IEEE)/_lib.qdb
WORK__top_level_processor__bhv = $(LIB_WORK)/_lib.qdb
WORK__top_level_processor = $(LIB_WORK)/_lib.qdb
WORK__registers__bhv = $(LIB_WORK)/_lib.qdb
WORK__registers = $(LIB_WORK)/_lib.qdb
WORK__processor_testbench__bhv = $(LIB_WORK)/_lib.qdb
WORK__processor_testbench = $(LIB_WORK)/_lib.qdb
WORK__memory_controller__bhv = $(LIB_WORK)/_lib.qdb
WORK__memory_controller = $(LIB_WORK)/_lib.qdb
WORK__control_unit__bhv = $(LIB_WORK)/_lib.qdb
WORK__control_unit = $(LIB_WORK)/_lib.qdb
WORK__control_package__body = $(LIB_WORK)/_lib.qdb
WORK__control_package = $(LIB_WORK)/_lib.qdb
WORK__alu_package__body = $(LIB_WORK)/_lib.qdb
WORK__alu_package = $(LIB_WORK)/_lib.qdb
WORK__alu__bhv = $(LIB_WORK)/_lib.qdb
WORK__alu = $(LIB_WORK)/_lib.qdb
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library : $(LIB_WORK)/_lib.qdb

$(LIB_WORK)/_lib.qdb : C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/alu.vhd \
		$(IEEE__numeric_std) \
		$(IEEE__math_real) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) \
		 C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/alu_package.vhd \
		 C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/control_package.vhd \
		$(STD__textio) \
		$(IEEE__std_logic_1164) C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/control_unit.vhd \
		 \
		 \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/memory_controller.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/processor_testbench.vhd \
		\
		 \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/registers.vhd \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164) C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/top_level_processor.vhd \
		 \
		$(IEEE__math_real) \
		 \
		$(IEEE__numeric_std) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/alu.vhd
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/alu_package.vhd
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/control_package.vhd
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/control_unit.vhd
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/memory_controller.vhd
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/processor_testbench.vhd
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/registers.vhd
	$(VCOM) -work work -2002 -explicit C:/Users/Daan/Documents/Programming/fpga/Modelsim/project_modelsim/processor/top_level_processor.vhd

