

================================================================
== Vitis HLS Report for 'consumer'
================================================================
* Date:           Fri May  3 00:34:56 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.825 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65538|    65538|  0.328 ms|  0.328 ms|  65538|  65538|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_26_1  |    65536|    65536|         2|          1|          1|  65536|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %channel1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%store_ln26 = store i17 0, i17 %i" [example-5/kernel.cpp:26]   --->   Operation 7 'store' 'store_ln26' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln26 = br void" [example-5/kernel.cpp:26]   --->   Operation 8 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i17 %i"   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.09ns)   --->   "%icmp_ln26 = icmp_eq  i17 %i_3, i17 65536" [example-5/kernel.cpp:26]   --->   Operation 11 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.86ns)   --->   "%i_4 = add i17 %i_3, i17 1" [example-5/kernel.cpp:26]   --->   Operation 13 'add' 'i_4' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void" [example-5/kernel.cpp:26]   --->   Operation 14 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_10 = trunc i17 %i_3"   --->   Operation 15 'trunc' 'empty_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [example-5/kernel.cpp:26]   --->   Operation 16 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.44ns)   --->   "%icmp_ln29 = icmp_eq  i2 %empty_10, i2 0" [example-5/kernel.cpp:29]   --->   Operation 17 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split._crit_edge, void" [example-5/kernel.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln26 = store i17 %i_4, i17 %i" [example-5/kernel.cpp:26]   --->   Operation 19 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [example-5/kernel.cpp:36]   --->   Operation 25 'ret' 'ret_ln36' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%current_V = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %channel1" [/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'current_V' <Predicate = (icmp_ln29)> <Delay = 1.82> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln584 = trunc i256 %current_V"   --->   Operation 22 'trunc' 'trunc_ln584' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %trunc_ln584" [example-5/kernel.cpp:33]   --->   Operation 23 'write' 'write_ln33' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln34 = br void %.split._crit_edge" [example-5/kernel.cpp:34]   --->   Operation 24 'br' 'br_ln34' <Predicate = (icmp_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.52ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i') on local variable 'i' [8]  (0 ns)
	'add' operation ('i', example-5/kernel.cpp:26) [12]  (0.863 ns)
	'store' operation ('store_ln26', example-5/kernel.cpp:26) of variable 'i', example-5/kernel.cpp:26 on local variable 'i' [25]  (0.427 ns)
	blocking operation 0.232 ns on control path)

 <State 2>: 1.83ns
The critical path consists of the following:
	fifo read operation ('current.V', /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'channel1' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [20]  (1.83 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
