{"position": "Staff Design Engineer", "company": "Intel Corporation", "profiles": ["Summary Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Summary Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Qualification highlights: \n \n\u2022\tChip Design Expert and Key Contributor on numerous Intel Microprocessor  \nDesigns on leading-edge process technologies (0.25\uf06dm to 22nm process nodes) \n\u2022\tManager and Technical Lead for Clock Generation, Distribution, and Methodology \n\u2022\tExperienced Technologist \u2013 Power Delivery, Packaging, Low Power, and Thermal Design \n\u2022\tManager of Electrical and Mechanical Test Hardware Modeling Group. \n\u2022\t20-years of Semiconductor Experience spanning Design, Manufacturing, and Process  \nDevelopment \n\u2022\tStrong Experience with highly complex, multi-GHz microprocessor design efforts providing both  \nTechnical and Managerial Leadership. Experience Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Design Manager Intel Corporation November 2010  \u2013  September 2012  (1 year 11 months) Santa Clara Processor Division \n* Clock Design Manager \u2013 managed and led extended team of 10-12 team members. Led team in all aspects of clocking including clock architecture, floorplanning, clock tools and methodology development, timing, design convergence, clocking audits, and tapeout signoff. \n\u2022 Clock Technical Leader - Technical owner of all Clock design aspects of leading edge 22nm Intel server CPU. Developed global skew and jitter methodologies and budgets encompassing within domain and cross-frequency skew budgets.  \n\u2022 Collaborated with corporate clock design experts on assessing and evaluating clock design trends in areas of Clock Tools and Clock Methodology. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Technical Lead Intel Corporation January 2009  \u2013  October 2010  (1 year 10 months) Microprocessor Division \n* Clock distribution architect for deep-submicron SOC graphics-subsystem.  \n* Developed a modular, low-power, multi-frequency, multi-power plane clock distribution implemented with a new clock spine design tool.  \n* Clock methodology owner responsible for clock crossings, clocking design rules, clocking interfaces, clocking coordination acrosst a multi-site design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2006  \u2013  December 2008  (3 years) Enterprise Microprocessor Division - 45nm CPU design \n* Clock distribution owner for first x86-based 8-core Xeon server CPU family (Xeon 7500 series) \n* Developed a novel, low-power, clock spine design to drive an ultra-low skew clock across a 24MB modular cache.  \n* Custom designed and verified a global deskew spine alignment mechanism to enable post-Si skew adjustment. \n* Provided technical mentorship and design feedback to India-based CPU design team. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Senior Staff Design Engineer Intel Corporation January 2004  \u2013  December 2005  (2 years) Enterprise Microprocessor Division - 65nm design \n* Clock distribution design for first x86-based monolithic dual-core server CPU family (Xeon 7100 series). \n* Led floorplan and layout implementation of global clock network featuring dual frequency global clock scheme to optimize core and cache power consumption.  \n* Debugged and characterized clocking issues and performance through tapeout and multiple steppings. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Staff Design Engineer Intel Corporation June 2000  \u2013  December 2003  (3 years 7 months) Enterprise Microprocesso Division - 130nm designs \n* Technology and special circuits design on two 130nm enterprise server CPU chip designs. \n* Packaging: silicon-package design interface, C4 bump pattern designer \n* Circuits: Owned power-up sensor, thermal sensors, and thermal diode designs \n* Thermals: Owned pre-Si power/thermal model development and post-Si thermals characterization \n* Power Delivery: Power grid modelling, decap methodology, power delivery audits. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Modeling Group Manager Intel Corporation February 1999  \u2013  August 1999  (7 months) Managed team of senior engineers providing advanced electrical and mechanical modeling for test hardware development. Led pathfinding team which constructed a 5-generation Sort/Probing pathfinding roadmap. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Program Leader Intel Corporation June 1998  \u2013  February 1999  (9 months) Intel Test Tooling Operation \n* Led 0.18um buckling beam sort probing development team addressing HVM lifetime improvements and second source strategy. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Senior Development Engineer Intel Corporation January 1997  \u2013  May 1998  (1 year 5 months) Intel Test Tooling Operation \n* Lead development engineer on discovery and development of Cobra C4 probe wafer sort hardware technology.  \n* Cobra technology developed and deployed into 0.25um HVM production one quarter ahead of original schedule.  \n* Managed successful first article deliveries from emgerging C4 probecard supplies and performed electrical and mechanical characterization studies. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. Graduate Research Assistant - Center for Integrated Systems Stanford University September 1992  \u2013  December 1996  (4 years 4 months) * Developed an active substrate membrane probe card technology \n* First demonstration of the monolithic integration of BiCMOS test circuitry with a silicon-based probecard. SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology SRC Graduate Intern - Known Good Die Group Motorola June 1993  \u2013  September 1993  (4 months) Tempe, AZ * Performed experimental evaluation of known good die burn-in technology Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Graduate Intern - Multi-level Interconnect Group Texas Instruments June 1992  \u2013  September 1992  (4 months) Dallas/Fort Worth Area * Evaluated pattern resist etch-back as a wafer processing global planarization technique. Skills SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less Skills  SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less SoC Microprocessors Semiconductors ASIC VLSI Static Timing Analysis Low-power Design PLL Signal Integrity Analog Circuit Design Floorplanning Debugging Hardware Architecture TCL Clock Distribution Clocking Power Delivery Formal Verification Team Management Processors Physical Design CMOS SystemVerilog RTL Design Digital Circuit Design Layout Electronics Packaging Reliability Thermal Analysis RTL Python Project Planning System Verilog IC Hardware R See 21+ \u00a0 \u00a0 See less Education Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University Ph.D.,  Electrical Engineering 1993  \u2013 1997 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 Stanford University M.S.,  Electrical Engineering 1991  \u2013 1993 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 University of California, Berkeley B.S.,  Electrical Engineering 1986  \u2013 1990 ", "Experience Staff Design Engineer Intel Corporation October 2001  \u2013 Present (13 years 11 months) Staff Design Engineer Intel Corporation October 2001  \u2013 Present (13 years 11 months) Staff Design Engineer Intel Corporation October 2001  \u2013 Present (13 years 11 months) Skills SoC ASIC Static Timing Analysis Verilog IC Physical Design VLSI Semiconductors Skills  SoC ASIC Static Timing Analysis Verilog IC Physical Design VLSI Semiconductors SoC ASIC Static Timing Analysis Verilog IC Physical Design VLSI Semiconductors SoC ASIC Static Timing Analysis Verilog IC Physical Design VLSI Semiconductors ", "Experience Senior Staff Design Engineer Intel Corporation Senior Staff Design Engineer Intel Corporation Senior Staff Design Engineer Intel Corporation ", "Skills IEEE 802.11 Verilog Wireless Networking WiFi SoC ASIC VLSI WiMAX Skills  IEEE 802.11 Verilog Wireless Networking WiFi SoC ASIC VLSI WiMAX IEEE 802.11 Verilog Wireless Networking WiFi SoC ASIC VLSI WiMAX IEEE 802.11 Verilog Wireless Networking WiFi SoC ASIC VLSI WiMAX ", "Experience Staff Design Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Member Technical CARE Pvt Ltd July 2007  \u2013  April 2010  (2 years 10 months) While involved with FPGA design, I developed following along with my team on Xilinx FPGAs \n1. Security Monitoring EndPoint -- it collects network data at 1Gbps/2Gbps, performs protocol analysis, and streams the filtered data to the Host PC memory over PCIE interface. Data Collectable Engines (Built in software) performs further analysis and build hierarchical relationships for immediate detection of security breach. As a team lead, I was responsible for the development of all data flows for the hardware as well as the software design. I specially worked on protocol analysis and data filtering part of the system. \n2. 10G Network Monitoring System -- It collects data from multiple 10G links on Cx4 interface, performs deep packet protocol analysis, separates and sends customized streams to the data monitoring tools over multiple fibre/copper Ethernet interfaces. I was involved in the design and development of deep packet inspection core and traffic demux unit in verilog HDL. I also synthesized the design for Xilinx virtex5 FPGAs. \n3. 10G Ethernet MAC -- I designed and developed of 10G Ethernet MAC core in verilog HDL for network applications \n4. Pattern Matching Core -- I designed and developed a core in verilog HDL to perform exact pattern matching for network threat detection on live data using distributed matching engines. The core is implemented using Amirix Virtex2P Boards and it is being used in 1G Ethernet Metropolitan Network of PTCL Pakistan \n5. 1G Ethernet MAC -- I designed and developed of 1G Ethernet MAC core in verilog HDL for network applications Technical Manager Digitek Engineering May 2006  \u2013  June 2007  (1 year 2 months) Leading the FPGA group, I supervised the design and verification of TFO processor on Altera Stratix II FPGA for Catapult, USA. I worked on the controller part of the processor. My tasks involved design and development the controller unit, its integration with datapath cores, design synthesis and communication with software team to bring up the whole system. My other projects include design and development of the IP core in verilog HDL for Utopia 2.0 bus (Master/Slave) and IMA (Inverse Multiplexing ATM) protocol in verilog HDL. Design Engineer Intel Corporation -- Copenhagen Denmark September 2005  \u2013  April 2006  (8 months) I designed and developed Delay Cells using active loads in CMOS and BJT technologies with variable propagation delays and bandwidth. These cells are used as a part of the equalizers for digital signal reconstruction in optical receivers at the data rate of 10Gbps. The loads cells are implemented using Cadence Analog Design Environment with Spectre circuit simulator and layout as Standard Cell to estimate the effect of parasitics on delays and bandwidth in Cadence using 0.25um BiCMOS 7 ST process. Senior Design Engineer Uffaq Technologies January 2003  \u2013  August 2003  (8 months) Leading the VOIP Solution Group, I was involved with design, testing and deployment team of Uffaq SIP Phone. Uffaq SIP Phone is Web-to-PSTN IP phone solution. It is a low cost alternative solution for long distance trunk calling system. This system is a simple client-server model with its gateway hosted by Oratel Networks, USA. Uffaq Sip Phone \u2013 Embedded Solution is hardware solution of IP Phone for broadband network as well as dial-up network. The design involves C54X DSP processors, ARM RISC Processor, Ethernet Controller and V.90 soft modem. SIP and RTP stack codes, soft modem are ported on RISC processor and Voice codec algorithm on C5471. Design Engineer www.a July 2001  \u2013  December 2002  (1 year 6 months) I worked as a Design Engineer for Avaz, a company specializing in signal processing hardware and software for telecom systems (gateways, routers and modem-banks). I was primarily involved in micro-architecture design, RTL coding, verification and synthesis. I had also been developing software frameworks for design exploration, simulation and system\u2013level verification. I worked on Following projects \n1. CCVP2: Architecture team member and designer of controlpath of the Speech Engine \n2. Design of Cryptographic Engine for AVAZ IP Security Processor Staff Design Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Staff Design Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Member Technical CARE Pvt Ltd July 2007  \u2013  April 2010  (2 years 10 months) While involved with FPGA design, I developed following along with my team on Xilinx FPGAs \n1. Security Monitoring EndPoint -- it collects network data at 1Gbps/2Gbps, performs protocol analysis, and streams the filtered data to the Host PC memory over PCIE interface. Data Collectable Engines (Built in software) performs further analysis and build hierarchical relationships for immediate detection of security breach. As a team lead, I was responsible for the development of all data flows for the hardware as well as the software design. I specially worked on protocol analysis and data filtering part of the system. \n2. 10G Network Monitoring System -- It collects data from multiple 10G links on Cx4 interface, performs deep packet protocol analysis, separates and sends customized streams to the data monitoring tools over multiple fibre/copper Ethernet interfaces. I was involved in the design and development of deep packet inspection core and traffic demux unit in verilog HDL. I also synthesized the design for Xilinx virtex5 FPGAs. \n3. 10G Ethernet MAC -- I designed and developed of 10G Ethernet MAC core in verilog HDL for network applications \n4. Pattern Matching Core -- I designed and developed a core in verilog HDL to perform exact pattern matching for network threat detection on live data using distributed matching engines. The core is implemented using Amirix Virtex2P Boards and it is being used in 1G Ethernet Metropolitan Network of PTCL Pakistan \n5. 1G Ethernet MAC -- I designed and developed of 1G Ethernet MAC core in verilog HDL for network applications Member Technical CARE Pvt Ltd July 2007  \u2013  April 2010  (2 years 10 months) While involved with FPGA design, I developed following along with my team on Xilinx FPGAs \n1. Security Monitoring EndPoint -- it collects network data at 1Gbps/2Gbps, performs protocol analysis, and streams the filtered data to the Host PC memory over PCIE interface. Data Collectable Engines (Built in software) performs further analysis and build hierarchical relationships for immediate detection of security breach. As a team lead, I was responsible for the development of all data flows for the hardware as well as the software design. I specially worked on protocol analysis and data filtering part of the system. \n2. 10G Network Monitoring System -- It collects data from multiple 10G links on Cx4 interface, performs deep packet protocol analysis, separates and sends customized streams to the data monitoring tools over multiple fibre/copper Ethernet interfaces. I was involved in the design and development of deep packet inspection core and traffic demux unit in verilog HDL. I also synthesized the design for Xilinx virtex5 FPGAs. \n3. 10G Ethernet MAC -- I designed and developed of 10G Ethernet MAC core in verilog HDL for network applications \n4. Pattern Matching Core -- I designed and developed a core in verilog HDL to perform exact pattern matching for network threat detection on live data using distributed matching engines. The core is implemented using Amirix Virtex2P Boards and it is being used in 1G Ethernet Metropolitan Network of PTCL Pakistan \n5. 1G Ethernet MAC -- I designed and developed of 1G Ethernet MAC core in verilog HDL for network applications Technical Manager Digitek Engineering May 2006  \u2013  June 2007  (1 year 2 months) Leading the FPGA group, I supervised the design and verification of TFO processor on Altera Stratix II FPGA for Catapult, USA. I worked on the controller part of the processor. My tasks involved design and development the controller unit, its integration with datapath cores, design synthesis and communication with software team to bring up the whole system. My other projects include design and development of the IP core in verilog HDL for Utopia 2.0 bus (Master/Slave) and IMA (Inverse Multiplexing ATM) protocol in verilog HDL. Technical Manager Digitek Engineering May 2006  \u2013  June 2007  (1 year 2 months) Leading the FPGA group, I supervised the design and verification of TFO processor on Altera Stratix II FPGA for Catapult, USA. I worked on the controller part of the processor. My tasks involved design and development the controller unit, its integration with datapath cores, design synthesis and communication with software team to bring up the whole system. My other projects include design and development of the IP core in verilog HDL for Utopia 2.0 bus (Master/Slave) and IMA (Inverse Multiplexing ATM) protocol in verilog HDL. Design Engineer Intel Corporation -- Copenhagen Denmark September 2005  \u2013  April 2006  (8 months) I designed and developed Delay Cells using active loads in CMOS and BJT technologies with variable propagation delays and bandwidth. These cells are used as a part of the equalizers for digital signal reconstruction in optical receivers at the data rate of 10Gbps. The loads cells are implemented using Cadence Analog Design Environment with Spectre circuit simulator and layout as Standard Cell to estimate the effect of parasitics on delays and bandwidth in Cadence using 0.25um BiCMOS 7 ST process. Design Engineer Intel Corporation -- Copenhagen Denmark September 2005  \u2013  April 2006  (8 months) I designed and developed Delay Cells using active loads in CMOS and BJT technologies with variable propagation delays and bandwidth. These cells are used as a part of the equalizers for digital signal reconstruction in optical receivers at the data rate of 10Gbps. The loads cells are implemented using Cadence Analog Design Environment with Spectre circuit simulator and layout as Standard Cell to estimate the effect of parasitics on delays and bandwidth in Cadence using 0.25um BiCMOS 7 ST process. Senior Design Engineer Uffaq Technologies January 2003  \u2013  August 2003  (8 months) Leading the VOIP Solution Group, I was involved with design, testing and deployment team of Uffaq SIP Phone. Uffaq SIP Phone is Web-to-PSTN IP phone solution. It is a low cost alternative solution for long distance trunk calling system. This system is a simple client-server model with its gateway hosted by Oratel Networks, USA. Uffaq Sip Phone \u2013 Embedded Solution is hardware solution of IP Phone for broadband network as well as dial-up network. The design involves C54X DSP processors, ARM RISC Processor, Ethernet Controller and V.90 soft modem. SIP and RTP stack codes, soft modem are ported on RISC processor and Voice codec algorithm on C5471. Senior Design Engineer Uffaq Technologies January 2003  \u2013  August 2003  (8 months) Leading the VOIP Solution Group, I was involved with design, testing and deployment team of Uffaq SIP Phone. Uffaq SIP Phone is Web-to-PSTN IP phone solution. It is a low cost alternative solution for long distance trunk calling system. This system is a simple client-server model with its gateway hosted by Oratel Networks, USA. Uffaq Sip Phone \u2013 Embedded Solution is hardware solution of IP Phone for broadband network as well as dial-up network. The design involves C54X DSP processors, ARM RISC Processor, Ethernet Controller and V.90 soft modem. SIP and RTP stack codes, soft modem are ported on RISC processor and Voice codec algorithm on C5471. Design Engineer www.a July 2001  \u2013  December 2002  (1 year 6 months) I worked as a Design Engineer for Avaz, a company specializing in signal processing hardware and software for telecom systems (gateways, routers and modem-banks). I was primarily involved in micro-architecture design, RTL coding, verification and synthesis. I had also been developing software frameworks for design exploration, simulation and system\u2013level verification. I worked on Following projects \n1. CCVP2: Architecture team member and designer of controlpath of the Speech Engine \n2. Design of Cryptographic Engine for AVAZ IP Security Processor Design Engineer www.a July 2001  \u2013  December 2002  (1 year 6 months) I worked as a Design Engineer for Avaz, a company specializing in signal processing hardware and software for telecom systems (gateways, routers and modem-banks). I was primarily involved in micro-architecture design, RTL coding, verification and synthesis. I had also been developing software frameworks for design exploration, simulation and system\u2013level verification. I worked on Following projects \n1. CCVP2: Architecture team member and designer of controlpath of the Speech Engine \n2. Design of Cryptographic Engine for AVAZ IP Security Processor Skills Verilog FPGA ModelSim Embedded Systems Xilinx ARM PCIe Signal Processing Telecommunications SIP Digital Signal... Simulations RF Altera VoIP Algorithms C++ C Integration CMOS IP See 6+ \u00a0 \u00a0 See less Skills  Verilog FPGA ModelSim Embedded Systems Xilinx ARM PCIe Signal Processing Telecommunications SIP Digital Signal... Simulations RF Altera VoIP Algorithms C++ C Integration CMOS IP See 6+ \u00a0 \u00a0 See less Verilog FPGA ModelSim Embedded Systems Xilinx ARM PCIe Signal Processing Telecommunications SIP Digital Signal... Simulations RF Altera VoIP Algorithms C++ C Integration CMOS IP See 6+ \u00a0 \u00a0 See less Verilog FPGA ModelSim Embedded Systems Xilinx ARM PCIe Signal Processing Telecommunications SIP Digital Signal... Simulations RF Altera VoIP Algorithms C++ C Integration CMOS IP See 6+ \u00a0 \u00a0 See less Education Danmarks Tekniske Universitet MSc,  RFIC/MMIC Design -- Electronics 2003  \u2013 2006 I worked on following research projects in the Oersted Department DTU \n1. 2.5 GHz Full-Rate Clock Data Recovery Circuit for Optical Communication (Sonnet \u2013 OC-48) in 90nm CMOS technology. \n2. DC-to-40GHz Distributed Mixer using SiGe HBT \n3. Digital Video Broadcast (DVB) Receiver working at operating frequency of at 11.7 GHz.  \n4. Statistical analysis for uncertainty estimation in SiGe HBT small-signal modeling. \n5. Low Noise Amplifier for RF Receiver at 5.4 GHz using AMS SiGe HBT 0.35-micron technology Activities and Societies:\u00a0 IEEE Communication Society ,  Research team member of Oersted Department NED University of Engineering and Technology B.E.,  Computer Systems Engineering 1997  \u2013 2001 Activities and Societies:\u00a0 IEEE Computer Society Danmarks Tekniske Universitet MSc,  RFIC/MMIC Design -- Electronics 2003  \u2013 2006 I worked on following research projects in the Oersted Department DTU \n1. 2.5 GHz Full-Rate Clock Data Recovery Circuit for Optical Communication (Sonnet \u2013 OC-48) in 90nm CMOS technology. \n2. DC-to-40GHz Distributed Mixer using SiGe HBT \n3. Digital Video Broadcast (DVB) Receiver working at operating frequency of at 11.7 GHz.  \n4. Statistical analysis for uncertainty estimation in SiGe HBT small-signal modeling. \n5. Low Noise Amplifier for RF Receiver at 5.4 GHz using AMS SiGe HBT 0.35-micron technology Activities and Societies:\u00a0 IEEE Communication Society ,  Research team member of Oersted Department Danmarks Tekniske Universitet MSc,  RFIC/MMIC Design -- Electronics 2003  \u2013 2006 I worked on following research projects in the Oersted Department DTU \n1. 2.5 GHz Full-Rate Clock Data Recovery Circuit for Optical Communication (Sonnet \u2013 OC-48) in 90nm CMOS technology. \n2. DC-to-40GHz Distributed Mixer using SiGe HBT \n3. Digital Video Broadcast (DVB) Receiver working at operating frequency of at 11.7 GHz.  \n4. Statistical analysis for uncertainty estimation in SiGe HBT small-signal modeling. \n5. Low Noise Amplifier for RF Receiver at 5.4 GHz using AMS SiGe HBT 0.35-micron technology Activities and Societies:\u00a0 IEEE Communication Society ,  Research team member of Oersted Department Danmarks Tekniske Universitet MSc,  RFIC/MMIC Design -- Electronics 2003  \u2013 2006 I worked on following research projects in the Oersted Department DTU \n1. 2.5 GHz Full-Rate Clock Data Recovery Circuit for Optical Communication (Sonnet \u2013 OC-48) in 90nm CMOS technology. \n2. DC-to-40GHz Distributed Mixer using SiGe HBT \n3. Digital Video Broadcast (DVB) Receiver working at operating frequency of at 11.7 GHz.  \n4. Statistical analysis for uncertainty estimation in SiGe HBT small-signal modeling. \n5. Low Noise Amplifier for RF Receiver at 5.4 GHz using AMS SiGe HBT 0.35-micron technology Activities and Societies:\u00a0 IEEE Communication Society ,  Research team member of Oersted Department NED University of Engineering and Technology B.E.,  Computer Systems Engineering 1997  \u2013 2001 Activities and Societies:\u00a0 IEEE Computer Society NED University of Engineering and Technology B.E.,  Computer Systems Engineering 1997  \u2013 2001 Activities and Societies:\u00a0 IEEE Computer Society NED University of Engineering and Technology B.E.,  Computer Systems Engineering 1997  \u2013 2001 Activities and Societies:\u00a0 IEEE Computer Society ", "Summary More than 25 years of experiences in the product development including engineering management. Broad working experiences of the product development life cycle from definition, implementation, system validation, silicon testing/debug, manufacture and direct customer support. Lead architect of several generations of microprocessors in performance analysis, design automation, design validation, logic implementation and pre and post silicon validation. Summary More than 25 years of experiences in the product development including engineering management. Broad working experiences of the product development life cycle from definition, implementation, system validation, silicon testing/debug, manufacture and direct customer support. Lead architect of several generations of microprocessors in performance analysis, design automation, design validation, logic implementation and pre and post silicon validation. More than 25 years of experiences in the product development including engineering management. Broad working experiences of the product development life cycle from definition, implementation, system validation, silicon testing/debug, manufacture and direct customer support. Lead architect of several generations of microprocessors in performance analysis, design automation, design validation, logic implementation and pre and post silicon validation. More than 25 years of experiences in the product development including engineering management. Broad working experiences of the product development life cycle from definition, implementation, system validation, silicon testing/debug, manufacture and direct customer support. Lead architect of several generations of microprocessors in performance analysis, design automation, design validation, logic implementation and pre and post silicon validation. Experience Silicon Architecture Methodologist Intel Corporation January 2014  \u2013  September 2014  (9 months) Hillsboro, Oregon Methodology owner of SystemRDL, defined and implemented Power-Performance Recipe development flows for platform level recipe tuning. Partnered with MCG, SVE and Design group to further similar flows in CherryView to better support Base-Plus-Derivatives development model. Working with Application Engineer among business groups (MCG, PCCG, IOTG) and the BIOS team to deploy a Control Register release flow using Secure GIT/Gerrit Code Review to enable on-time customer engagements. Sr. Architecture Manager Intel July 2009  \u2013  January 2014  (4 years 7 months) Hillsboro, Oregon Defined and drove efficiency initiative of h/w & s/w co-design to drive the \u201cleft-hand turn\u201d using FPGA emulator including early enabling of production readiness before tape-in to provide early feedback to Software Solution Group. Lead architect of emulation model build to enable HPC application running end-to-end for performance debug and identify bottlenecks.  \n \nLed a team of researchers that drives the product feature definition of Many-Integrated Core using ATOM microprocessor including performance projection and validation in pre-and-post silicon. Architect system level simulation and validation methodology from the ground-up to drive correlation for micro-architecture/power study and projection. Lead the team to develop software benchmark tools to identify code inefficiencies for multi-thread and multi-core implementation. The solution involved the entire application eco-system including customer application, software libraries, compiler and very low level code compaction to best utilize the system resources. Director - Product Development Engineering Intel Corporation June 2007  \u2013  June 2009  (2 years 1 month) Chandler, AZ Department director of the Product Development Engineering group that charted to validate a family of SoC processors meet the HVM requirements and Q&R standard. Partnered with offshore manufacturing entities in managing Product Health Indicator (PHI), factory capacity/ramp, and cost of sale. Designed and implemented an inventory strategy to address customized SKU requirement for unique content encryption. As Division owner of customer Failure Analysis and Correlation Request (FACR), built Corporate Quality Engineering (CQE) network and established regional support for quick customer response. Proposed directly connect with customers to enable rapid product launch. Sr. Validation Architect Intel Corporation June 2005  \u2013  June 2007  (2 years 1 month) Hillsboro, Oregon Lead architect of Westmere Pre-silicon Validation. Partnered with Post-si Validation Engineering group to architect a silicon validation vehicle to meet the high speed interconnect debug requirements. Architect multi-site design environment across several offshore geos to ensure the design database stays in-sync. Lead architect of logic design and RTL simulation methodology. The methodology solved the limitations of simulating many-core design by dynamically and randomly self-configured to provide the necessary performance and coverage. It provided the capability of validating many-core design, functional debug and the analysis of performance bottleneck. Engineer Manager Intel Corporation April 2002  \u2013  June 2005  (3 years 3 months) Hillsboro, Oregon Managed an extended team of 56 engineers across 4 geography locations (Penang, Folsom, Santa Clara and Oregon) for logic Front-End design, logic design tools/methodology, and silicon manufacturing supports. Owned several critical design deliverable, such as RTL modeling, validation, DFT definition, coverage roll up, structure test-writing, HVM support (FA/FI, test program debug, yield analysis), and Test-Time Reduction (TTR.) Sr. Staff Design Engineer Intel Corporation April 1998  \u2013  March 2002  (4 years) Hillsboro, Oregon Managed an extended team of 32 engineers assembled from three organizations for Prescott project Architecture Validation (AV) and Feature Architecture Validation (FAV). Led the team thru technical ramp-up, test plan development and sustaining. Also led the team to validate the evolving Virtualization feature enhancement during Prescott and helped guide design progress. Managed and owned the RTL full chip validation, Logic Verification, Co-simulation, Fault-Grade, STW (Structure Test Writing) for including system debug. Staff Design Engineer Intel Corporation October 1995  \u2013  March 1998  (2 years 6 months) Hillsboro, Oregon Technical lead of logic design, HDL modeling, and Logic Verification (LVR). Responsibilities include Architecture Validation and Design Verification related tools development, RTL model logistics, LVR full chip model, silicon debug lab tools, infrastructure, and training. Defined, prioritized and directed Protocol Validation and Formal validation activities. Led a team of cluster managers and senior engineers to redefine Design Change Control methodology for Coppermine. Co-developed project schedule model to better track logic design with circuit design milestones. Sr. CAD Engineer Intel Corporation February 1989  \u2013  September 1995  (6 years 8 months) Chandler, AZ Developed 80196 embedded microprocessor Verilog models. Led three engineers in evaluating VHDL hardware accelerators including Specification Based HDL, and simulator. Project required in-depth knowledge of logic design, AV/DV tools and environment. Also responsible for researching, evaluating and proposing a new RTL model design methodology to the design team on modeling to improve the simulation performance and design validation regression test capabilities. \n \nDefined the design methodology and writing of design handbook. Converted a key design modeling tool from Intel-HDL to VHDL. Responsible for design automation, integration, resource planning, allocation, budgeting and address/resolve all design tools related issues with Corporate Design Technology and local CAD group. One of the key members to transition i960 project from Oregon to Arizona including re-establishing the design infrastructure and database. Silicon Architecture Methodologist Intel Corporation January 2014  \u2013  September 2014  (9 months) Hillsboro, Oregon Methodology owner of SystemRDL, defined and implemented Power-Performance Recipe development flows for platform level recipe tuning. Partnered with MCG, SVE and Design group to further similar flows in CherryView to better support Base-Plus-Derivatives development model. Working with Application Engineer among business groups (MCG, PCCG, IOTG) and the BIOS team to deploy a Control Register release flow using Secure GIT/Gerrit Code Review to enable on-time customer engagements. Silicon Architecture Methodologist Intel Corporation January 2014  \u2013  September 2014  (9 months) Hillsboro, Oregon Methodology owner of SystemRDL, defined and implemented Power-Performance Recipe development flows for platform level recipe tuning. Partnered with MCG, SVE and Design group to further similar flows in CherryView to better support Base-Plus-Derivatives development model. Working with Application Engineer among business groups (MCG, PCCG, IOTG) and the BIOS team to deploy a Control Register release flow using Secure GIT/Gerrit Code Review to enable on-time customer engagements. Sr. Architecture Manager Intel July 2009  \u2013  January 2014  (4 years 7 months) Hillsboro, Oregon Defined and drove efficiency initiative of h/w & s/w co-design to drive the \u201cleft-hand turn\u201d using FPGA emulator including early enabling of production readiness before tape-in to provide early feedback to Software Solution Group. Lead architect of emulation model build to enable HPC application running end-to-end for performance debug and identify bottlenecks.  \n \nLed a team of researchers that drives the product feature definition of Many-Integrated Core using ATOM microprocessor including performance projection and validation in pre-and-post silicon. Architect system level simulation and validation methodology from the ground-up to drive correlation for micro-architecture/power study and projection. Lead the team to develop software benchmark tools to identify code inefficiencies for multi-thread and multi-core implementation. The solution involved the entire application eco-system including customer application, software libraries, compiler and very low level code compaction to best utilize the system resources. Sr. Architecture Manager Intel July 2009  \u2013  January 2014  (4 years 7 months) Hillsboro, Oregon Defined and drove efficiency initiative of h/w & s/w co-design to drive the \u201cleft-hand turn\u201d using FPGA emulator including early enabling of production readiness before tape-in to provide early feedback to Software Solution Group. Lead architect of emulation model build to enable HPC application running end-to-end for performance debug and identify bottlenecks.  \n \nLed a team of researchers that drives the product feature definition of Many-Integrated Core using ATOM microprocessor including performance projection and validation in pre-and-post silicon. Architect system level simulation and validation methodology from the ground-up to drive correlation for micro-architecture/power study and projection. Lead the team to develop software benchmark tools to identify code inefficiencies for multi-thread and multi-core implementation. The solution involved the entire application eco-system including customer application, software libraries, compiler and very low level code compaction to best utilize the system resources. Director - Product Development Engineering Intel Corporation June 2007  \u2013  June 2009  (2 years 1 month) Chandler, AZ Department director of the Product Development Engineering group that charted to validate a family of SoC processors meet the HVM requirements and Q&R standard. Partnered with offshore manufacturing entities in managing Product Health Indicator (PHI), factory capacity/ramp, and cost of sale. Designed and implemented an inventory strategy to address customized SKU requirement for unique content encryption. As Division owner of customer Failure Analysis and Correlation Request (FACR), built Corporate Quality Engineering (CQE) network and established regional support for quick customer response. Proposed directly connect with customers to enable rapid product launch. Director - Product Development Engineering Intel Corporation June 2007  \u2013  June 2009  (2 years 1 month) Chandler, AZ Department director of the Product Development Engineering group that charted to validate a family of SoC processors meet the HVM requirements and Q&R standard. Partnered with offshore manufacturing entities in managing Product Health Indicator (PHI), factory capacity/ramp, and cost of sale. Designed and implemented an inventory strategy to address customized SKU requirement for unique content encryption. As Division owner of customer Failure Analysis and Correlation Request (FACR), built Corporate Quality Engineering (CQE) network and established regional support for quick customer response. Proposed directly connect with customers to enable rapid product launch. Sr. Validation Architect Intel Corporation June 2005  \u2013  June 2007  (2 years 1 month) Hillsboro, Oregon Lead architect of Westmere Pre-silicon Validation. Partnered with Post-si Validation Engineering group to architect a silicon validation vehicle to meet the high speed interconnect debug requirements. Architect multi-site design environment across several offshore geos to ensure the design database stays in-sync. Lead architect of logic design and RTL simulation methodology. The methodology solved the limitations of simulating many-core design by dynamically and randomly self-configured to provide the necessary performance and coverage. It provided the capability of validating many-core design, functional debug and the analysis of performance bottleneck. Sr. Validation Architect Intel Corporation June 2005  \u2013  June 2007  (2 years 1 month) Hillsboro, Oregon Lead architect of Westmere Pre-silicon Validation. Partnered with Post-si Validation Engineering group to architect a silicon validation vehicle to meet the high speed interconnect debug requirements. Architect multi-site design environment across several offshore geos to ensure the design database stays in-sync. Lead architect of logic design and RTL simulation methodology. The methodology solved the limitations of simulating many-core design by dynamically and randomly self-configured to provide the necessary performance and coverage. It provided the capability of validating many-core design, functional debug and the analysis of performance bottleneck. Engineer Manager Intel Corporation April 2002  \u2013  June 2005  (3 years 3 months) Hillsboro, Oregon Managed an extended team of 56 engineers across 4 geography locations (Penang, Folsom, Santa Clara and Oregon) for logic Front-End design, logic design tools/methodology, and silicon manufacturing supports. Owned several critical design deliverable, such as RTL modeling, validation, DFT definition, coverage roll up, structure test-writing, HVM support (FA/FI, test program debug, yield analysis), and Test-Time Reduction (TTR.) Engineer Manager Intel Corporation April 2002  \u2013  June 2005  (3 years 3 months) Hillsboro, Oregon Managed an extended team of 56 engineers across 4 geography locations (Penang, Folsom, Santa Clara and Oregon) for logic Front-End design, logic design tools/methodology, and silicon manufacturing supports. Owned several critical design deliverable, such as RTL modeling, validation, DFT definition, coverage roll up, structure test-writing, HVM support (FA/FI, test program debug, yield analysis), and Test-Time Reduction (TTR.) Sr. Staff Design Engineer Intel Corporation April 1998  \u2013  March 2002  (4 years) Hillsboro, Oregon Managed an extended team of 32 engineers assembled from three organizations for Prescott project Architecture Validation (AV) and Feature Architecture Validation (FAV). Led the team thru technical ramp-up, test plan development and sustaining. Also led the team to validate the evolving Virtualization feature enhancement during Prescott and helped guide design progress. Managed and owned the RTL full chip validation, Logic Verification, Co-simulation, Fault-Grade, STW (Structure Test Writing) for including system debug. Sr. Staff Design Engineer Intel Corporation April 1998  \u2013  March 2002  (4 years) Hillsboro, Oregon Managed an extended team of 32 engineers assembled from three organizations for Prescott project Architecture Validation (AV) and Feature Architecture Validation (FAV). Led the team thru technical ramp-up, test plan development and sustaining. Also led the team to validate the evolving Virtualization feature enhancement during Prescott and helped guide design progress. Managed and owned the RTL full chip validation, Logic Verification, Co-simulation, Fault-Grade, STW (Structure Test Writing) for including system debug. Staff Design Engineer Intel Corporation October 1995  \u2013  March 1998  (2 years 6 months) Hillsboro, Oregon Technical lead of logic design, HDL modeling, and Logic Verification (LVR). Responsibilities include Architecture Validation and Design Verification related tools development, RTL model logistics, LVR full chip model, silicon debug lab tools, infrastructure, and training. Defined, prioritized and directed Protocol Validation and Formal validation activities. Led a team of cluster managers and senior engineers to redefine Design Change Control methodology for Coppermine. Co-developed project schedule model to better track logic design with circuit design milestones. Staff Design Engineer Intel Corporation October 1995  \u2013  March 1998  (2 years 6 months) Hillsboro, Oregon Technical lead of logic design, HDL modeling, and Logic Verification (LVR). Responsibilities include Architecture Validation and Design Verification related tools development, RTL model logistics, LVR full chip model, silicon debug lab tools, infrastructure, and training. Defined, prioritized and directed Protocol Validation and Formal validation activities. Led a team of cluster managers and senior engineers to redefine Design Change Control methodology for Coppermine. Co-developed project schedule model to better track logic design with circuit design milestones. Sr. CAD Engineer Intel Corporation February 1989  \u2013  September 1995  (6 years 8 months) Chandler, AZ Developed 80196 embedded microprocessor Verilog models. Led three engineers in evaluating VHDL hardware accelerators including Specification Based HDL, and simulator. Project required in-depth knowledge of logic design, AV/DV tools and environment. Also responsible for researching, evaluating and proposing a new RTL model design methodology to the design team on modeling to improve the simulation performance and design validation regression test capabilities. \n \nDefined the design methodology and writing of design handbook. Converted a key design modeling tool from Intel-HDL to VHDL. Responsible for design automation, integration, resource planning, allocation, budgeting and address/resolve all design tools related issues with Corporate Design Technology and local CAD group. One of the key members to transition i960 project from Oregon to Arizona including re-establishing the design infrastructure and database. Sr. CAD Engineer Intel Corporation February 1989  \u2013  September 1995  (6 years 8 months) Chandler, AZ Developed 80196 embedded microprocessor Verilog models. Led three engineers in evaluating VHDL hardware accelerators including Specification Based HDL, and simulator. Project required in-depth knowledge of logic design, AV/DV tools and environment. Also responsible for researching, evaluating and proposing a new RTL model design methodology to the design team on modeling to improve the simulation performance and design validation regression test capabilities. \n \nDefined the design methodology and writing of design handbook. Converted a key design modeling tool from Intel-HDL to VHDL. Responsible for design automation, integration, resource planning, allocation, budgeting and address/resolve all design tools related issues with Corporate Design Technology and local CAD group. One of the key members to transition i960 project from Oregon to Arizona including re-establishing the design infrastructure and database. Languages Chinese Chinese Chinese Skills Debugging SoC Verilog ASIC Processors Microprocessors Semiconductors Embedded Systems Simulations EDA Skills  Debugging SoC Verilog ASIC Processors Microprocessors Semiconductors Embedded Systems Simulations EDA Debugging SoC Verilog ASIC Processors Microprocessors Semiconductors Embedded Systems Simulations EDA Debugging SoC Verilog ASIC Processors Microprocessors Semiconductors Embedded Systems Simulations EDA Education Arizona State University Selected research,  Computer Science Fong-Chia University, Taiwan Bachelor of Science (BS),  Computer Science Arizona State University Selected research,  Computer Science Arizona State University Selected research,  Computer Science Arizona State University Selected research,  Computer Science Fong-Chia University, Taiwan Bachelor of Science (BS),  Computer Science Fong-Chia University, Taiwan Bachelor of Science (BS),  Computer Science Fong-Chia University, Taiwan Bachelor of Science (BS),  Computer Science ", "Summary Looking for new challenges in project management, designing more complex and faster SoC's, and staying at the cutting edge of the state of the art in high speed/low power custom circuits and layout design Specialties:Project Management, IP Developement, Custom Circuit Design, High speed Analog/Digital Circuits, RF and MMIC Circuit Design, Signal Integrity and EM Summary Looking for new challenges in project management, designing more complex and faster SoC's, and staying at the cutting edge of the state of the art in high speed/low power custom circuits and layout design Specialties:Project Management, IP Developement, Custom Circuit Design, High speed Analog/Digital Circuits, RF and MMIC Circuit Design, Signal Integrity and EM Looking for new challenges in project management, designing more complex and faster SoC's, and staying at the cutting edge of the state of the art in high speed/low power custom circuits and layout design Specialties:Project Management, IP Developement, Custom Circuit Design, High speed Analog/Digital Circuits, RF and MMIC Circuit Design, Signal Integrity and EM Looking for new challenges in project management, designing more complex and faster SoC's, and staying at the cutting edge of the state of the art in high speed/low power custom circuits and layout design Specialties:Project Management, IP Developement, Custom Circuit Design, High speed Analog/Digital Circuits, RF and MMIC Circuit Design, Signal Integrity and EM Experience Assoc. Technical Director Broadcom Corp. October 2010  \u2013 Present (4 years 11 months) Assoc. Technical Director Design Engineering Manager, High Speed SerDes - Enterprise Networking Group Boadcom Corp. November 2009  \u2013 Present (5 years 10 months) Design Engineering manager, High Speed SerDes IP Developement and Project Management, custom circuits and layout for 10G+ SerDes and Fiber Channel; ASICS and SOC Sr. Principal Design Engineer Broadcom Corp. September 2006  \u2013  November 2009  (3 years 3 months) Sr. Principal Design Engineer, High Speed SerDes - Enterprise Networking Group at Broadcom Corp, Group Manager, Signal Integrity and Advanced IC Packaging Group Broadcom Corp. April 2005  \u2013  September 2006  (1 year 6 months) Established the centralized Signal Integrity Group, created unified flows and methodologies for on-ship, package, and system level signal integrity analysis, measurement apparatus, verification and debug. Principal Design Engineer Broadcom Corp. November 2000  \u2013  April 2005  (4 years 6 months) Principal Design Engineer, custom circuits and layout for 10G SerDes, ASICS, Fiber Channels Sr. Staff Design Engineer Intel corporation January 1996  \u2013  November 2000  (4 years 11 months) Sr. Staff Design Engineer at Intel Corporation Pentium 4 CPU Team, Custom circuits and layout Technical Director and Business Partner Final Engineering May 1988  \u2013  December 1993  (5 years 8 months) Custom circuits and systems Assoc. Technical Director Broadcom Corp. October 2010  \u2013 Present (4 years 11 months) Assoc. Technical Director Assoc. Technical Director Broadcom Corp. October 2010  \u2013 Present (4 years 11 months) Assoc. Technical Director Design Engineering Manager, High Speed SerDes - Enterprise Networking Group Boadcom Corp. November 2009  \u2013 Present (5 years 10 months) Design Engineering manager, High Speed SerDes IP Developement and Project Management, custom circuits and layout for 10G+ SerDes and Fiber Channel; ASICS and SOC Design Engineering Manager, High Speed SerDes - Enterprise Networking Group Boadcom Corp. November 2009  \u2013 Present (5 years 10 months) Design Engineering manager, High Speed SerDes IP Developement and Project Management, custom circuits and layout for 10G+ SerDes and Fiber Channel; ASICS and SOC Sr. Principal Design Engineer Broadcom Corp. September 2006  \u2013  November 2009  (3 years 3 months) Sr. Principal Design Engineer, High Speed SerDes - Enterprise Networking Group at Broadcom Corp, Sr. Principal Design Engineer Broadcom Corp. September 2006  \u2013  November 2009  (3 years 3 months) Sr. Principal Design Engineer, High Speed SerDes - Enterprise Networking Group at Broadcom Corp, Group Manager, Signal Integrity and Advanced IC Packaging Group Broadcom Corp. April 2005  \u2013  September 2006  (1 year 6 months) Established the centralized Signal Integrity Group, created unified flows and methodologies for on-ship, package, and system level signal integrity analysis, measurement apparatus, verification and debug. Group Manager, Signal Integrity and Advanced IC Packaging Group Broadcom Corp. April 2005  \u2013  September 2006  (1 year 6 months) Established the centralized Signal Integrity Group, created unified flows and methodologies for on-ship, package, and system level signal integrity analysis, measurement apparatus, verification and debug. Principal Design Engineer Broadcom Corp. November 2000  \u2013  April 2005  (4 years 6 months) Principal Design Engineer, custom circuits and layout for 10G SerDes, ASICS, Fiber Channels Principal Design Engineer Broadcom Corp. November 2000  \u2013  April 2005  (4 years 6 months) Principal Design Engineer, custom circuits and layout for 10G SerDes, ASICS, Fiber Channels Sr. Staff Design Engineer Intel corporation January 1996  \u2013  November 2000  (4 years 11 months) Sr. Staff Design Engineer at Intel Corporation Pentium 4 CPU Team, Custom circuits and layout Sr. Staff Design Engineer Intel corporation January 1996  \u2013  November 2000  (4 years 11 months) Sr. Staff Design Engineer at Intel Corporation Pentium 4 CPU Team, Custom circuits and layout Technical Director and Business Partner Final Engineering May 1988  \u2013  December 1993  (5 years 8 months) Custom circuits and systems Technical Director and Business Partner Final Engineering May 1988  \u2013  December 1993  (5 years 8 months) Custom circuits and systems Skills Design Circuits Project Management Analog ASIC Digital Signal... SoC Designs IC Semiconductors Skills  Design Circuits Project Management Analog ASIC Digital Signal... SoC Designs IC Semiconductors Design Circuits Project Management Analog ASIC Digital Signal... SoC Designs IC Semiconductors Design Circuits Project Management Analog ASIC Digital Signal... SoC Designs IC Semiconductors Education University of California, Los Angeles Extended Studies,  Electrical Engineering 2002  \u2013 2004 The University of Texas at Arlington M.Sc.EE,  Electrical Engineering 1994  \u2013 1995 University of California, Los Angeles Extended Studies,  Electrical Engineering 2002  \u2013 2004 University of California, Los Angeles Extended Studies,  Electrical Engineering 2002  \u2013 2004 University of California, Los Angeles Extended Studies,  Electrical Engineering 2002  \u2013 2004 The University of Texas at Arlington M.Sc.EE,  Electrical Engineering 1994  \u2013 1995 The University of Texas at Arlington M.Sc.EE,  Electrical Engineering 1994  \u2013 1995 The University of Texas at Arlington M.Sc.EE,  Electrical Engineering 1994  \u2013 1995 Honors & Awards Additional Honors & Awards Intel MD-6 Division Award for High quality 3GHz+ Fireball circuit design and timing convergence beyond C-step in A-step tapeout \n \nIntel MD-6 Department Quality Award for high frequency cells library development (3GHz+) Additional Honors & Awards Intel MD-6 Division Award for High quality 3GHz+ Fireball circuit design and timing convergence beyond C-step in A-step tapeout \n \nIntel MD-6 Department Quality Award for high frequency cells library development (3GHz+) Additional Honors & Awards Intel MD-6 Division Award for High quality 3GHz+ Fireball circuit design and timing convergence beyond C-step in A-step tapeout \n \nIntel MD-6 Department Quality Award for high frequency cells library development (3GHz+) Additional Honors & Awards Intel MD-6 Division Award for High quality 3GHz+ Fireball circuit design and timing convergence beyond C-step in A-step tapeout \n \nIntel MD-6 Department Quality Award for high frequency cells library development (3GHz+) ", "Honors & Awards ", "Skills SoC Static Timing Analysis Verilog VHDL VLSI ASIC Semiconductors RTL design EDA Physical Design Skills  SoC Static Timing Analysis Verilog VHDL VLSI ASIC Semiconductors RTL design EDA Physical Design SoC Static Timing Analysis Verilog VHDL VLSI ASIC Semiconductors RTL design EDA Physical Design SoC Static Timing Analysis Verilog VHDL VLSI ASIC Semiconductors RTL design EDA Physical Design ", "Summary Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Summary Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Experienced silicon design engineer with well rounded knowledge of all aspects of silicon design from RTL to layout. Extensive mixed signal design experience with both analog and high speed custom digital design. \nManaged layout resources and junior engineers working on sub-block designs. Also responsible for the delivery of timing and layout collateral to Integration teams. \n \nProven track record of delivering high quality transceiver designs for standard interfaces like PCIe, USB and SATA for very high volume production. \n \nSolid understanding of equalization, clock-data recovery, clock distribution as well as digital correction loops for analog circuits - offset calibration, duty cycle calibration, current calibration. \n \nDesigned a variety of analog and digital circuits - mixers, switched-cap comparators, amplifiers, biasing, current-mode and voltage-mode DACS, PISO/SIPO, RF, SRAM. \n \nWell versed in analog behavioral modeling with real valued SystemVerilog and Verilog-A. \n \nAdvanced proficiency in Perl and shell scripting. \n \n \n \n \n Experience Senior Staff Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) San Francisco Bay Area Leading the implementation of the clocking subsection of a > 10Gbps PHY.This is part of the CDR loop and includes a current based mixer for phase adjustment.  \n \nLead design engineer for several generation of SERDES Transmitters. Content expert on the TX architecture, timing and functionality. \n \nManaged the development of analog behavioral models for various modules in the PHY.  \n \nCoordinated the integration of the SERDES analog sub-blocks into the parent SOC. This also included managing the delivery of associated collateral like timing, rtl, FRAMs etc. \n \nImplemented a current based DAC line driver for a SATA PHY on an IA-based communications processor \n \nDesigned high speed digital circuits for IA-based communitcation and network processors - including Register files and domino datapath blocks. Member of Technical Staff Sun Microsystems January 1999  \u2013  June 2004  (5 years 6 months) Implemented the L2 Data Cache for a flagship SPARC microprocessor. \n \nManaged L2 Cache integration into the microprocessor layout. \n \nAlso designed the peripheral cache circuits with synthesis and P&R flows. Senior Staff Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) San Francisco Bay Area Leading the implementation of the clocking subsection of a > 10Gbps PHY.This is part of the CDR loop and includes a current based mixer for phase adjustment.  \n \nLead design engineer for several generation of SERDES Transmitters. Content expert on the TX architecture, timing and functionality. \n \nManaged the development of analog behavioral models for various modules in the PHY.  \n \nCoordinated the integration of the SERDES analog sub-blocks into the parent SOC. This also included managing the delivery of associated collateral like timing, rtl, FRAMs etc. \n \nImplemented a current based DAC line driver for a SATA PHY on an IA-based communications processor \n \nDesigned high speed digital circuits for IA-based communitcation and network processors - including Register files and domino datapath blocks. Senior Staff Design Engineer Intel Corporation June 2004  \u2013 Present (11 years 3 months) San Francisco Bay Area Leading the implementation of the clocking subsection of a > 10Gbps PHY.This is part of the CDR loop and includes a current based mixer for phase adjustment.  \n \nLead design engineer for several generation of SERDES Transmitters. Content expert on the TX architecture, timing and functionality. \n \nManaged the development of analog behavioral models for various modules in the PHY.  \n \nCoordinated the integration of the SERDES analog sub-blocks into the parent SOC. This also included managing the delivery of associated collateral like timing, rtl, FRAMs etc. \n \nImplemented a current based DAC line driver for a SATA PHY on an IA-based communications processor \n \nDesigned high speed digital circuits for IA-based communitcation and network processors - including Register files and domino datapath blocks. Member of Technical Staff Sun Microsystems January 1999  \u2013  June 2004  (5 years 6 months) Implemented the L2 Data Cache for a flagship SPARC microprocessor. \n \nManaged L2 Cache integration into the microprocessor layout. \n \nAlso designed the peripheral cache circuits with synthesis and P&R flows. Member of Technical Staff Sun Microsystems January 1999  \u2013  June 2004  (5 years 6 months) Implemented the L2 Data Cache for a flagship SPARC microprocessor. \n \nManaged L2 Cache integration into the microprocessor layout. \n \nAlso designed the peripheral cache circuits with synthesis and P&R flows. Languages English Tamil Hindi English Tamil Hindi English Tamil Hindi Skills Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Skills  Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Mixed-Signal IC Design SERDES Analog Circuit Design Analog Behavioral... VLSI CDRs PCIe USB3.0 SystemVerilog Verilog Verilog-A Clock Distribution High-speed Digital... Static Timing Analysis ASIC SoC Integrated Circuit... Mixed Signal See 3+ \u00a0 \u00a0 See less Education Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Carnegie Mellon University Master's Degree,  Computer Engineering , 4.0/4.0 1996  \u2013 1998 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 Indian Institute of Technology, Madras Bachelor's Degree,  Electrical , Electronics and Communications Engineering , 9.1/10.0 1992  \u2013 1996 ", "Summary Design engineer with substantial experience developing specman testbenches. Solid experience with software development of reusable and maintainable code. Specialties:Specman, e-language, c++, perl, html, xml, systemC, verilog, system verilog, texture sampler, memory coherency, cache, flash memory Summary Design engineer with substantial experience developing specman testbenches. Solid experience with software development of reusable and maintainable code. Specialties:Specman, e-language, c++, perl, html, xml, systemC, verilog, system verilog, texture sampler, memory coherency, cache, flash memory Design engineer with substantial experience developing specman testbenches. Solid experience with software development of reusable and maintainable code. Specialties:Specman, e-language, c++, perl, html, xml, systemC, verilog, system verilog, texture sampler, memory coherency, cache, flash memory Design engineer with substantial experience developing specman testbenches. Solid experience with software development of reusable and maintainable code. Specialties:Specman, e-language, c++, perl, html, xml, systemC, verilog, system verilog, texture sampler, memory coherency, cache, flash memory Experience Staff Design Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) * KNC testbench and methodology Lead. \n* Develop Specman testbenches to be reused at FC. \n* Participate in the UVM working group. \n* Enable texture sampler to reach PRQ quality on LRB1. Senior Design Engineer (Graphics Processor Group) Intel January 2007  \u2013  July 2008  (1 year 7 months) Santa Clara, California Area GT FC (Graphics Full Chip) Testbench Owner: Responsible for creating the Specman testbench used by the graphics full chip model. \n \nGTI Verification Owner: Responsible for overseeing the verification of the mid-level cache including test case writing and execution. Currently manage others in this task. \n \nGTI Testbench Owner: Responsible for creating the GTI Specman testbench from scratch. This includes reusing lower level TB components along with creating the GTI scoreboard. Senior Design Engineer (Flash Product Group) Intel December 2004  \u2013  January 2007  (2 years 2 months) Pennsbury Verification Leader: Managed and assisted with the implementation of the new DFI design flows on Pennsbury. Managed all verification task to ensure that Pennsbury meet its quality standards within the tapeout schedule. \n \nDFI (Design Flow Improvement) Verfication Working Group Leader: Verification of flash products was a very manual and tedious process due to the mixed-signal nature of Flash. To improve on this the DFI Working Group was started. \n \nThe DFI WG decided to use time tested digital design flow concepts such as constrained-random testing (Using Specman), coverage driven verifications, top-down design, bottom-up verification and self-checking in our mixed-signal world.  \n \nThis involved creating a VHDL-AMS layer that allows the digital tools to self-check and collect coverage information on analog circuits. DFI WG successfully completed the proof of concept project and was approved to implement the new flow on Pennsbury. Design Engineer (Flash Products Group) Intel June 2002  \u2013  December 2004  (2 years 7 months) Created automated bitlist extraction tool which is used by the Sort, FAT, Class, Mosaid, and pre-silicon design team to extract the register information necessary to enable testmodes. \n \nSilby Testmode Architect: Worked with product engineering to ensure that the test capability in the product met the needs of PE. Mentored several junior engineers to ensure that testmodes were verified correctly. Developed an automated extraction tool to ensure that frontend simulations matched backend usage. Won several awards for this tool.  \n \nRTL owner for rp_top.  \n \nRTL owner for hpgmloads, efpcomp, and hrcosc on Crystal.  \n \nMicrocode owner for Crystal. Developed several versions of test code to help with debugging issues and improving the Q&R of the product.  \n \nPart of the design validation team on Crystal. Worked to ensure that customer program and erase issues were resolved quickly. Part of many task forces. Quality & Reliability Product Engineer (Flash Products Group) Intel August 1999  \u2013  June 2002  (2 years 11 months) Responsible for running the Fab 15 certification of the P802.2 process using the 128M Eclipse (StrataFlash) product line as the lead vehicle. \n \nIn the process of running the Fab 11 certification of the P802.2 process using the 128M Eclipse (StrataFlash) product line as the lead vehicle. \n \nTeam member of the 128M Eclipse A-3 qualification. \n \nTeam lead for the design and validation of the UER (Under Erase Repair) microcode update. \n \nTeam lead for the single cell read failure task force. \n \n2nd pass F/A on 100k cycling failures, QV failures, 10k cycling failures, IME failures, etc. \n \nResponsible for running the thermco evaluation. \n \nTeam member of the 100k cycling task force to address DPM issues with Fab 15 cycling data. Associate Engineer/Scientist (Semiconductor Technology Center) Lockheed Martin January 1998  \u2013  August 1999  (1 year 8 months) ### Radiation hardened memory and logic devices (0.35um technology). \n \n### Front End of Line Etch Processing Engineer. \n \n### RX Level Owner (Field Oxide Mask Level). Maintaining the health of the RX level. \n \n### P1 Level Owner (Poly Mask Level). Maintaining the health of the P1 level. \n \n### Sustained all FEOL equipment. This includes RIE systems, wet etch baths, ovens, etc. \n \n### Maintained and monitored SPC process controls on all FEOL Semiconductor tools. \n \n### Performed trend chart analysis of etch parameters such as etch bias and critical dimensions. \n \n### Performed defect analysis of defects such as P1/SX, P1 Shorts, RX Leakage, RX Shorts, RX opens, etc. \n \n### Provide etch support for parametric yield improvements. \n \n### Part of the 200 mm (0.25um technology) development team.  \n \n### Helped with the acquisition of new plasma etchers' for the 200 mm line. \n \n### Helped with the qualification of the new etch tool set for the 200 mm line. Electrical Designer Luckett & Farley Architects and Engineers October 1996  \u2013  April 1997  (7 months) ### Designed the power, lighting, and electrical systems for hospitals and nursing homes. The electrical systems include all security, fire, telephone, nurse call, HVAC, and other systems which require electrical power and/or wiring. \n \n### Drafted all designs using AutoCAD 13. \n \n### Assessed the condition of the current power, lighting, and electrical systems at existing nursing homes and recommending changes to the current system. This includes changes to the emergency power systems. \n \n### Helped with the system administration duties for the LAN. This includes upgrading from a Novel server to a Windows NT server. \n \n### Maintained the toolbars, lisp functions, scripts, drawing objects (light fixtures, etc.), AutoCAD, Softdesk, etc. This included developing new toolbars, lisp functions, and scripts to make tasks easier and installing these improvements at other sites. Internship (Powertrain Quality Control Department) Toyota May 1994  \u2013  August 1994  (4 months) ### Designed and developed a database program to track the calibration and preventive maintenance of over 7000 tools. Internship (Powertrain Quality Control Department) Toyota August 1993  \u2013  December 1993  (5 months) ### Designed equipment that was used in the new V6 Quality Control area. Equipment included items such as motor mounts, and tools used to work on the engines. \n \n### Responsible for ensuring that defective equipment was replaced or repaired expeditiously. Internship Lexmark May 1992  \u2013  August 1992  (4 months) ### Tested photoconductor cells and toners. \n \n### Analyzed the data from the tests using Excel. \n \n### Repaired the robot that was used for the tests. Staff Design Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) * KNC testbench and methodology Lead. \n* Develop Specman testbenches to be reused at FC. \n* Participate in the UVM working group. \n* Enable texture sampler to reach PRQ quality on LRB1. Staff Design Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) * KNC testbench and methodology Lead. \n* Develop Specman testbenches to be reused at FC. \n* Participate in the UVM working group. \n* Enable texture sampler to reach PRQ quality on LRB1. Senior Design Engineer (Graphics Processor Group) Intel January 2007  \u2013  July 2008  (1 year 7 months) Santa Clara, California Area GT FC (Graphics Full Chip) Testbench Owner: Responsible for creating the Specman testbench used by the graphics full chip model. \n \nGTI Verification Owner: Responsible for overseeing the verification of the mid-level cache including test case writing and execution. Currently manage others in this task. \n \nGTI Testbench Owner: Responsible for creating the GTI Specman testbench from scratch. This includes reusing lower level TB components along with creating the GTI scoreboard. Senior Design Engineer (Graphics Processor Group) Intel January 2007  \u2013  July 2008  (1 year 7 months) Santa Clara, California Area GT FC (Graphics Full Chip) Testbench Owner: Responsible for creating the Specman testbench used by the graphics full chip model. \n \nGTI Verification Owner: Responsible for overseeing the verification of the mid-level cache including test case writing and execution. Currently manage others in this task. \n \nGTI Testbench Owner: Responsible for creating the GTI Specman testbench from scratch. This includes reusing lower level TB components along with creating the GTI scoreboard. Senior Design Engineer (Flash Product Group) Intel December 2004  \u2013  January 2007  (2 years 2 months) Pennsbury Verification Leader: Managed and assisted with the implementation of the new DFI design flows on Pennsbury. Managed all verification task to ensure that Pennsbury meet its quality standards within the tapeout schedule. \n \nDFI (Design Flow Improvement) Verfication Working Group Leader: Verification of flash products was a very manual and tedious process due to the mixed-signal nature of Flash. To improve on this the DFI Working Group was started. \n \nThe DFI WG decided to use time tested digital design flow concepts such as constrained-random testing (Using Specman), coverage driven verifications, top-down design, bottom-up verification and self-checking in our mixed-signal world.  \n \nThis involved creating a VHDL-AMS layer that allows the digital tools to self-check and collect coverage information on analog circuits. DFI WG successfully completed the proof of concept project and was approved to implement the new flow on Pennsbury. Senior Design Engineer (Flash Product Group) Intel December 2004  \u2013  January 2007  (2 years 2 months) Pennsbury Verification Leader: Managed and assisted with the implementation of the new DFI design flows on Pennsbury. Managed all verification task to ensure that Pennsbury meet its quality standards within the tapeout schedule. \n \nDFI (Design Flow Improvement) Verfication Working Group Leader: Verification of flash products was a very manual and tedious process due to the mixed-signal nature of Flash. To improve on this the DFI Working Group was started. \n \nThe DFI WG decided to use time tested digital design flow concepts such as constrained-random testing (Using Specman), coverage driven verifications, top-down design, bottom-up verification and self-checking in our mixed-signal world.  \n \nThis involved creating a VHDL-AMS layer that allows the digital tools to self-check and collect coverage information on analog circuits. DFI WG successfully completed the proof of concept project and was approved to implement the new flow on Pennsbury. Design Engineer (Flash Products Group) Intel June 2002  \u2013  December 2004  (2 years 7 months) Created automated bitlist extraction tool which is used by the Sort, FAT, Class, Mosaid, and pre-silicon design team to extract the register information necessary to enable testmodes. \n \nSilby Testmode Architect: Worked with product engineering to ensure that the test capability in the product met the needs of PE. Mentored several junior engineers to ensure that testmodes were verified correctly. Developed an automated extraction tool to ensure that frontend simulations matched backend usage. Won several awards for this tool.  \n \nRTL owner for rp_top.  \n \nRTL owner for hpgmloads, efpcomp, and hrcosc on Crystal.  \n \nMicrocode owner for Crystal. Developed several versions of test code to help with debugging issues and improving the Q&R of the product.  \n \nPart of the design validation team on Crystal. Worked to ensure that customer program and erase issues were resolved quickly. Part of many task forces. Design Engineer (Flash Products Group) Intel June 2002  \u2013  December 2004  (2 years 7 months) Created automated bitlist extraction tool which is used by the Sort, FAT, Class, Mosaid, and pre-silicon design team to extract the register information necessary to enable testmodes. \n \nSilby Testmode Architect: Worked with product engineering to ensure that the test capability in the product met the needs of PE. Mentored several junior engineers to ensure that testmodes were verified correctly. Developed an automated extraction tool to ensure that frontend simulations matched backend usage. Won several awards for this tool.  \n \nRTL owner for rp_top.  \n \nRTL owner for hpgmloads, efpcomp, and hrcosc on Crystal.  \n \nMicrocode owner for Crystal. Developed several versions of test code to help with debugging issues and improving the Q&R of the product.  \n \nPart of the design validation team on Crystal. Worked to ensure that customer program and erase issues were resolved quickly. Part of many task forces. Quality & Reliability Product Engineer (Flash Products Group) Intel August 1999  \u2013  June 2002  (2 years 11 months) Responsible for running the Fab 15 certification of the P802.2 process using the 128M Eclipse (StrataFlash) product line as the lead vehicle. \n \nIn the process of running the Fab 11 certification of the P802.2 process using the 128M Eclipse (StrataFlash) product line as the lead vehicle. \n \nTeam member of the 128M Eclipse A-3 qualification. \n \nTeam lead for the design and validation of the UER (Under Erase Repair) microcode update. \n \nTeam lead for the single cell read failure task force. \n \n2nd pass F/A on 100k cycling failures, QV failures, 10k cycling failures, IME failures, etc. \n \nResponsible for running the thermco evaluation. \n \nTeam member of the 100k cycling task force to address DPM issues with Fab 15 cycling data. Quality & Reliability Product Engineer (Flash Products Group) Intel August 1999  \u2013  June 2002  (2 years 11 months) Responsible for running the Fab 15 certification of the P802.2 process using the 128M Eclipse (StrataFlash) product line as the lead vehicle. \n \nIn the process of running the Fab 11 certification of the P802.2 process using the 128M Eclipse (StrataFlash) product line as the lead vehicle. \n \nTeam member of the 128M Eclipse A-3 qualification. \n \nTeam lead for the design and validation of the UER (Under Erase Repair) microcode update. \n \nTeam lead for the single cell read failure task force. \n \n2nd pass F/A on 100k cycling failures, QV failures, 10k cycling failures, IME failures, etc. \n \nResponsible for running the thermco evaluation. \n \nTeam member of the 100k cycling task force to address DPM issues with Fab 15 cycling data. Associate Engineer/Scientist (Semiconductor Technology Center) Lockheed Martin January 1998  \u2013  August 1999  (1 year 8 months) ### Radiation hardened memory and logic devices (0.35um technology). \n \n### Front End of Line Etch Processing Engineer. \n \n### RX Level Owner (Field Oxide Mask Level). Maintaining the health of the RX level. \n \n### P1 Level Owner (Poly Mask Level). Maintaining the health of the P1 level. \n \n### Sustained all FEOL equipment. This includes RIE systems, wet etch baths, ovens, etc. \n \n### Maintained and monitored SPC process controls on all FEOL Semiconductor tools. \n \n### Performed trend chart analysis of etch parameters such as etch bias and critical dimensions. \n \n### Performed defect analysis of defects such as P1/SX, P1 Shorts, RX Leakage, RX Shorts, RX opens, etc. \n \n### Provide etch support for parametric yield improvements. \n \n### Part of the 200 mm (0.25um technology) development team.  \n \n### Helped with the acquisition of new plasma etchers' for the 200 mm line. \n \n### Helped with the qualification of the new etch tool set for the 200 mm line. Associate Engineer/Scientist (Semiconductor Technology Center) Lockheed Martin January 1998  \u2013  August 1999  (1 year 8 months) ### Radiation hardened memory and logic devices (0.35um technology). \n \n### Front End of Line Etch Processing Engineer. \n \n### RX Level Owner (Field Oxide Mask Level). Maintaining the health of the RX level. \n \n### P1 Level Owner (Poly Mask Level). Maintaining the health of the P1 level. \n \n### Sustained all FEOL equipment. This includes RIE systems, wet etch baths, ovens, etc. \n \n### Maintained and monitored SPC process controls on all FEOL Semiconductor tools. \n \n### Performed trend chart analysis of etch parameters such as etch bias and critical dimensions. \n \n### Performed defect analysis of defects such as P1/SX, P1 Shorts, RX Leakage, RX Shorts, RX opens, etc. \n \n### Provide etch support for parametric yield improvements. \n \n### Part of the 200 mm (0.25um technology) development team.  \n \n### Helped with the acquisition of new plasma etchers' for the 200 mm line. \n \n### Helped with the qualification of the new etch tool set for the 200 mm line. Electrical Designer Luckett & Farley Architects and Engineers October 1996  \u2013  April 1997  (7 months) ### Designed the power, lighting, and electrical systems for hospitals and nursing homes. The electrical systems include all security, fire, telephone, nurse call, HVAC, and other systems which require electrical power and/or wiring. \n \n### Drafted all designs using AutoCAD 13. \n \n### Assessed the condition of the current power, lighting, and electrical systems at existing nursing homes and recommending changes to the current system. This includes changes to the emergency power systems. \n \n### Helped with the system administration duties for the LAN. This includes upgrading from a Novel server to a Windows NT server. \n \n### Maintained the toolbars, lisp functions, scripts, drawing objects (light fixtures, etc.), AutoCAD, Softdesk, etc. This included developing new toolbars, lisp functions, and scripts to make tasks easier and installing these improvements at other sites. Electrical Designer Luckett & Farley Architects and Engineers October 1996  \u2013  April 1997  (7 months) ### Designed the power, lighting, and electrical systems for hospitals and nursing homes. The electrical systems include all security, fire, telephone, nurse call, HVAC, and other systems which require electrical power and/or wiring. \n \n### Drafted all designs using AutoCAD 13. \n \n### Assessed the condition of the current power, lighting, and electrical systems at existing nursing homes and recommending changes to the current system. This includes changes to the emergency power systems. \n \n### Helped with the system administration duties for the LAN. This includes upgrading from a Novel server to a Windows NT server. \n \n### Maintained the toolbars, lisp functions, scripts, drawing objects (light fixtures, etc.), AutoCAD, Softdesk, etc. This included developing new toolbars, lisp functions, and scripts to make tasks easier and installing these improvements at other sites. Internship (Powertrain Quality Control Department) Toyota May 1994  \u2013  August 1994  (4 months) ### Designed and developed a database program to track the calibration and preventive maintenance of over 7000 tools. Internship (Powertrain Quality Control Department) Toyota May 1994  \u2013  August 1994  (4 months) ### Designed and developed a database program to track the calibration and preventive maintenance of over 7000 tools. Internship (Powertrain Quality Control Department) Toyota August 1993  \u2013  December 1993  (5 months) ### Designed equipment that was used in the new V6 Quality Control area. Equipment included items such as motor mounts, and tools used to work on the engines. \n \n### Responsible for ensuring that defective equipment was replaced or repaired expeditiously. Internship (Powertrain Quality Control Department) Toyota August 1993  \u2013  December 1993  (5 months) ### Designed equipment that was used in the new V6 Quality Control area. Equipment included items such as motor mounts, and tools used to work on the engines. \n \n### Responsible for ensuring that defective equipment was replaced or repaired expeditiously. Internship Lexmark May 1992  \u2013  August 1992  (4 months) ### Tested photoconductor cells and toners. \n \n### Analyzed the data from the tests using Excel. \n \n### Repaired the robot that was used for the tests. Internship Lexmark May 1992  \u2013  August 1992  (4 months) ### Tested photoconductor cells and toners. \n \n### Analyzed the data from the tests using Excel. \n \n### Repaired the robot that was used for the tests. Education University of Louisville Masters of Engineering,  Electrical Engineering 1996  \u2013 1998 Thesis: Characterization of a Reactive Ion Etcher \nGPA: 3.6 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville Bachelor of Science, Electrical Engineering,  Electrical Engineering 1990  \u2013 1995 GPA: 3.5 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville 1990  \u2013 1995 University of Louisville Masters of Engineering,  Electrical Engineering 1996  \u2013 1998 Thesis: Characterization of a Reactive Ion Etcher \nGPA: 3.6 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville Masters of Engineering,  Electrical Engineering 1996  \u2013 1998 Thesis: Characterization of a Reactive Ion Etcher \nGPA: 3.6 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville Masters of Engineering,  Electrical Engineering 1996  \u2013 1998 Thesis: Characterization of a Reactive Ion Etcher \nGPA: 3.6 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville Bachelor of Science, Electrical Engineering,  Electrical Engineering 1990  \u2013 1995 GPA: 3.5 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville Bachelor of Science, Electrical Engineering,  Electrical Engineering 1990  \u2013 1995 GPA: 3.5 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville Bachelor of Science, Electrical Engineering,  Electrical Engineering 1990  \u2013 1995 GPA: 3.5 Activities and Societies:\u00a0 Tau Beta Pi Honors Society ,  Golden Keys National Honors Society ,  Eta Kappa Nu Association University of Louisville 1990  \u2013 1995 University of Louisville 1990  \u2013 1995 University of Louisville 1990  \u2013 1995 ", "Experience Staff design engineer Intel Corporation November 1997  \u2013 Present (17 years 10 months) Staff design engineer Intel Corporation November 1997  \u2013 Present (17 years 10 months) Staff design engineer Intel Corporation November 1997  \u2013 Present (17 years 10 months) Education University of Cincinnati, College of Engineering BSEE,  Computer Engineering 1972  \u2013 1977 University of Cincinnati, College of Engineering BSEE,  Computer Engineering 1972  \u2013 1977 University of Cincinnati, College of Engineering BSEE,  Computer Engineering 1972  \u2013 1977 University of Cincinnati, College of Engineering BSEE,  Computer Engineering 1972  \u2013 1977 ", "Summary Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Summary Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Eugene acquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. He has made significant contributions from IP micro-architecture, logic design and verification perspective where he held leadership positions as well as providing hands-on implementation closure. Early in his career, he designed machine control systems from electrical and software perspective. Experience Senior Staff Design Engineer Intel Corporation March 1992  \u2013 Present (23 years 6 months) Penang, Malaysia Experience Summary \n\u2022\tAcquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. \n\u2022\tMade significant contributions from IP micro-architecture, logic design and verification perspective for the past 14 years. \n\u2022\tManaged and led team of micro-architects, designers and pre-Silicon verification engineers for the past 5 years. \n\u2022\tContributed significantly to 10 design projects of which 5 had successfully taped out and gone into production. \n\u2022\tAccumulated 15 years of leadership experience with 11 years as design/verification lead, 2.5 years leading multiple new product startups teams in assembly/test factory and 1.5 years in US leading tool selection working group. \n\u2022\tContributed significantly as equipment designer in the first 5 years of my career in Intel. \n\u2022\tHave excellent written, verbal and interpersonal communication skills. \n \nTechnical Expertise \n\u2022\tWrote Product external architecture specifications and micro-architecture specifications for PCI Express IP and internal direct media access IP.  \n\u2022\tTechnical expert at Verilog Hardware Description Language (HDL) RTL and behavioral coding. Internal Verilog course instructor of more than 10 classes. Working knowledge of System Verilog and VHDL. \n\u2022\tMicro-architecture, design and validation expertise in PCI Express, DDR SDRAM controllers and clock controller. Working knowledge of proprietary internal buses and ARM AMBA buses. \n\u2022\tHands-on experience in FE tools, flows and methodologies including Modelsim and Synopsys VCS logic simulators, Synopsys Design Compiler, Lintra, Spyglass & CDC. \n\u2022\tLow power flow with UPF definition and verification method. \n\u2022\tWorking knowledge of Open Verification Methodology (OVM) to perform IP verification. \n\u2022\tDesigned electrical systems and C software for machine control. Senior Staff Design Engineer Intel Corporation March 1992  \u2013 Present (23 years 6 months) Penang, Malaysia Experience Summary \n\u2022\tAcquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. \n\u2022\tMade significant contributions from IP micro-architecture, logic design and verification perspective for the past 14 years. \n\u2022\tManaged and led team of micro-architects, designers and pre-Silicon verification engineers for the past 5 years. \n\u2022\tContributed significantly to 10 design projects of which 5 had successfully taped out and gone into production. \n\u2022\tAccumulated 15 years of leadership experience with 11 years as design/verification lead, 2.5 years leading multiple new product startups teams in assembly/test factory and 1.5 years in US leading tool selection working group. \n\u2022\tContributed significantly as equipment designer in the first 5 years of my career in Intel. \n\u2022\tHave excellent written, verbal and interpersonal communication skills. \n \nTechnical Expertise \n\u2022\tWrote Product external architecture specifications and micro-architecture specifications for PCI Express IP and internal direct media access IP.  \n\u2022\tTechnical expert at Verilog Hardware Description Language (HDL) RTL and behavioral coding. Internal Verilog course instructor of more than 10 classes. Working knowledge of System Verilog and VHDL. \n\u2022\tMicro-architecture, design and validation expertise in PCI Express, DDR SDRAM controllers and clock controller. Working knowledge of proprietary internal buses and ARM AMBA buses. \n\u2022\tHands-on experience in FE tools, flows and methodologies including Modelsim and Synopsys VCS logic simulators, Synopsys Design Compiler, Lintra, Spyglass & CDC. \n\u2022\tLow power flow with UPF definition and verification method. \n\u2022\tWorking knowledge of Open Verification Methodology (OVM) to perform IP verification. \n\u2022\tDesigned electrical systems and C software for machine control. Senior Staff Design Engineer Intel Corporation March 1992  \u2013 Present (23 years 6 months) Penang, Malaysia Experience Summary \n\u2022\tAcquired more than 2 decades of work experience with Intel Microelectronics in Penang, Malaysia with multiple international work assignments in USA. \n\u2022\tMade significant contributions from IP micro-architecture, logic design and verification perspective for the past 14 years. \n\u2022\tManaged and led team of micro-architects, designers and pre-Silicon verification engineers for the past 5 years. \n\u2022\tContributed significantly to 10 design projects of which 5 had successfully taped out and gone into production. \n\u2022\tAccumulated 15 years of leadership experience with 11 years as design/verification lead, 2.5 years leading multiple new product startups teams in assembly/test factory and 1.5 years in US leading tool selection working group. \n\u2022\tContributed significantly as equipment designer in the first 5 years of my career in Intel. \n\u2022\tHave excellent written, verbal and interpersonal communication skills. \n \nTechnical Expertise \n\u2022\tWrote Product external architecture specifications and micro-architecture specifications for PCI Express IP and internal direct media access IP.  \n\u2022\tTechnical expert at Verilog Hardware Description Language (HDL) RTL and behavioral coding. Internal Verilog course instructor of more than 10 classes. Working knowledge of System Verilog and VHDL. \n\u2022\tMicro-architecture, design and validation expertise in PCI Express, DDR SDRAM controllers and clock controller. Working knowledge of proprietary internal buses and ARM AMBA buses. \n\u2022\tHands-on experience in FE tools, flows and methodologies including Modelsim and Synopsys VCS logic simulators, Synopsys Design Compiler, Lintra, Spyglass & CDC. \n\u2022\tLow power flow with UPF definition and verification method. \n\u2022\tWorking knowledge of Open Verification Methodology (OVM) to perform IP verification. \n\u2022\tDesigned electrical systems and C software for machine control. Skills Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Skills  Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Verilog System Verilog SoC PCIe DDR C Electrical Controls ModelSim Synopsys tools RTL Design VHDL Logic Design Open Verification... Education Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 Multimedia University Master of Engineering (MEng),  Microelectronics , CGPA 3.49 2003  \u2013 2012 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 University of Auckland Bachelor of Engineering (BE),  Electrical and Electronic , Senior Scholar (top of the class) & 1st class honours 1988  \u2013 1991 ", "Experience Sr Staff Design Engineer Intel corporation 1996  \u2013  March 2011  (15 years) Portland, Oregon Area Automation Engineer - Steel/Power Projects Asea Brown Boveri, Bangalore 1993  \u2013  1994  (1 year) Sr Staff Design Engineer Intel corporation 1996  \u2013  March 2011  (15 years) Portland, Oregon Area Sr Staff Design Engineer Intel corporation 1996  \u2013  March 2011  (15 years) Portland, Oregon Area Automation Engineer - Steel/Power Projects Asea Brown Boveri, Bangalore 1993  \u2013  1994  (1 year) Automation Engineer - Steel/Power Projects Asea Brown Boveri, Bangalore 1993  \u2013  1994  (1 year) Languages Konkani Hindi Marathi French Sanskrit Konkani Hindi Marathi French Sanskrit Konkani Hindi Marathi French Sanskrit Skills Project Management Program Management Microsoft Office C++ Operations Management C Microsoft Excel Risk Management Strategic Planning Negotiation Product Management Sales Management Skills  Project Management Program Management Microsoft Office C++ Operations Management C Microsoft Excel Risk Management Strategic Planning Negotiation Product Management Sales Management Project Management Program Management Microsoft Office C++ Operations Management C Microsoft Excel Risk Management Strategic Planning Negotiation Product Management Sales Management Project Management Program Management Microsoft Office C++ Operations Management C Microsoft Excel Risk Management Strategic Planning Negotiation Product Management Sales Management Education Arizona State University MS,  Electrical engineering 1994  \u2013 1996 University of Mumbai BS,  Electronics engineering 1990  \u2013 1993 University of Mumbai Diploma,  Electronics engineering 1987  \u2013 1990 High school Arizona State University MS,  Electrical engineering 1994  \u2013 1996 Arizona State University MS,  Electrical engineering 1994  \u2013 1996 Arizona State University MS,  Electrical engineering 1994  \u2013 1996 University of Mumbai BS,  Electronics engineering 1990  \u2013 1993 University of Mumbai BS,  Electronics engineering 1990  \u2013 1993 University of Mumbai BS,  Electronics engineering 1990  \u2013 1993 University of Mumbai Diploma,  Electronics engineering 1987  \u2013 1990 University of Mumbai Diploma,  Electronics engineering 1987  \u2013 1990 University of Mumbai Diploma,  Electronics engineering 1987  \u2013 1990 High school High school High school ", "Experience Staff Design Engineer Intel Corporation December 1999  \u2013 Present (15 years 9 months) Staff Design Engineer Intel Corporation December 1999  \u2013 Present (15 years 9 months) Staff Design Engineer Intel Corporation December 1999  \u2013 Present (15 years 9 months) Education Marquette University Computer Science 1978  \u2013 1979 Milwaukee School of Engineering BSEE,  EE 1974  \u2013 1978 Marquette University Computer Science 1978  \u2013 1979 Marquette University Computer Science 1978  \u2013 1979 Marquette University Computer Science 1978  \u2013 1979 Milwaukee School of Engineering BSEE,  EE 1974  \u2013 1978 Milwaukee School of Engineering BSEE,  EE 1974  \u2013 1978 Milwaukee School of Engineering BSEE,  EE 1974  \u2013 1978 ", "Experience Staff Design Engineer Intel Corporation June 1988  \u2013 Present (27 years 3 months) Staff Design Engineer Intel Corporation June 1988  \u2013 Present (27 years 3 months) Staff Design Engineer Intel Corporation June 1988  \u2013 Present (27 years 3 months) Skills VLSI Design Content Protection... Security Architecture Verilog, System Verilog Logic Design SOC Design Methodology Synthesis Timing Analysis Test and Validation Skills  VLSI Design Content Protection... Security Architecture Verilog, System Verilog Logic Design SOC Design Methodology Synthesis Timing Analysis Test and Validation VLSI Design Content Protection... Security Architecture Verilog, System Verilog Logic Design SOC Design Methodology Synthesis Timing Analysis Test and Validation VLSI Design Content Protection... Security Architecture Verilog, System Verilog Logic Design SOC Design Methodology Synthesis Timing Analysis Test and Validation ", "Experience Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation March 2013  \u2013 Present (2 years 6 months) Working in the clock-architecture of SOC Design. Owning and designing suspend clock logics of tablet SOC design. Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2010  \u2013  February 2013  (3 years 2 months) Worked in design and implementation of Power Control Unit and Scheduler Block of Memory Control Logic Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2007  \u2013  January 2009  (2 years 1 month) Worked in designing, synthesizing and implementing Register Control Logics of Utility Box of Beckton Processor Design Project Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2005  \u2013  January 2006  (1 year 1 month) Worked in designing and synthesizing of Bus Control Logics Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 2004  \u2013  January 2005  (1 year 1 month) Worked in designing clock-synchronizer and BUS control logic of Madison Processor Design Project Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Staff Design Engineer Intel Corporation January 1996  \u2013  January 2004  (8 years 1 month) Worked in defining micro-architecture and designing of Register Renaming Engine of Itanium Processor Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Senior Design Engineer Intel Corporation February 1992  \u2013  December 1995  (3 years 11 months) Technical Lead, Pentium Processor Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation June 1991  \u2013  February 1992  (9 months) Worked in the design of Multi-Processor Interrupt Controller Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Design Engineer Intel Corporation April 1990  \u2013  June 1991  (1 year 3 months) Worked as a Design Engineer in i860 Design Project Skills RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less Skills  RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less RTL design Static Timing Analysis Logic Design Timing Closure Verilog Physical Design Formal Verification Timing Physical Verification RTL coding SystemVerilog VLSI SoC Low-power Design Functional Verification PLL Mixed Signal Primetime ASIC EDA Processors IC CMOS DFT PCIe See 10+ \u00a0 \u00a0 See less Education The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering The University of Texas at Arlington Master of Science (MS),  Electrical and Electronics Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering Bangladesh University of Engineering and Technology Master of Science (MS),  Computer Engineering ", "Experience Senior Staff Design Engineer Intel Corporation Council Member Gold Coast Resort Management Council 2008  \u2013  2008  (less than a year) VLSI Design Engineer Intel Corporation 1996  \u2013  1998  (2 years) Senior Staff Design Engineer Intel Corporation Senior Staff Design Engineer Intel Corporation Council Member Gold Coast Resort Management Council 2008  \u2013  2008  (less than a year) Council Member Gold Coast Resort Management Council 2008  \u2013  2008  (less than a year) VLSI Design Engineer Intel Corporation 1996  \u2013  1998  (2 years) VLSI Design Engineer Intel Corporation 1996  \u2013  1998  (2 years) Skills RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT Skills  RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT RTL design Timing Closure PCIe Logic Design RTL coding Low Power Design Functional Verification Verilog ASIC USB Low-power Design Processors Computer Architecture DFT ", "Summary An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development Summary An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development An accomplished Design Engineer with seven years in Front-End CAD Tool Flow/Methodology Development and nine years in Logic and ASIC/SoC Design. Effective planning and execution skills in closing designs and driving project-wide activities. Flexible, customer oriented, systematic problem solver and great team player. Areas of experience include: \n \nSoC/ASIC integration \nSoC Clocking \nLogic/RTL Design \nFormal Verification \nLogic Synthesis \nPhysical Synthesis \nPhysical Design (Static Timing Analysis (STA), Timing Closure) \nLow Power Design (clock gating, power analysis, power optimization) \nClock Design (SOC clocking) \nEmulation/Validation: pre-silicon design validation on FPGAs \nDesign Automation (CAD/EDA/Automation) \nFront-End Design Methodology Development Experience Senior Staff Logic Design Engineer NVIDIA December 2014  \u2013 Present (9 months) Santa Clara, CA Senior Staff Design Engineer Intel Corporation June 2004  \u2013  June 2014  (10 years 1 month) Santa Clara, California Area Developed micro-architecture and completed logic design and integration for multiple ASIC, SoC and CPU projects with latest Intel technologies.  \n \n* Micro-architected and designed clocking for the south cluster of a tablet SoC. \n \n* Provided project leadership to drive the DFV (design-for-validation) implementation for a media \nSoC. \n \n* Developed FPGA implementation methodology for a DOCSIS project. Brought up the 5-FPGA \nemulation system for the project and successfully sped up validation progress. \n \n* Led team effort to complete logic and ASIC front-end design for the packet processing Micro- \nEngine core and True Random Number Generator for Tolapai IXP embedded processor. \n \n* Completed logic design and RTL-to-Layout synthesis in the Memory cluster of the first dual-core \nCentrino microprocessor. Staff Design Engineer Intel Corporation August 2000  \u2013  June 2004  (3 years 11 months) Santa Clara, CA Created and managed tools, flows and methodologies of the following areas: logic synthesis (DC), \nphysical synthesis (PC), formal logic equivalence verification (FEV), and RTL/Gate-level power \nanalysis/estimation. Senior Component Design Engineer Intel Corporation June 1997  \u2013  August 2000  (3 years 3 months) Santa Clara, CA Directed Schematic Formal Verification (SFV) team for tool support and execution in Itanium CPU \nprojects. The efforts ensured the functionality correctness of every block in the projects. Senior Staff Logic Design Engineer NVIDIA December 2014  \u2013 Present (9 months) Santa Clara, CA Senior Staff Logic Design Engineer NVIDIA December 2014  \u2013 Present (9 months) Santa Clara, CA Senior Staff Design Engineer Intel Corporation June 2004  \u2013  June 2014  (10 years 1 month) Santa Clara, California Area Developed micro-architecture and completed logic design and integration for multiple ASIC, SoC and CPU projects with latest Intel technologies.  \n \n* Micro-architected and designed clocking for the south cluster of a tablet SoC. \n \n* Provided project leadership to drive the DFV (design-for-validation) implementation for a media \nSoC. \n \n* Developed FPGA implementation methodology for a DOCSIS project. Brought up the 5-FPGA \nemulation system for the project and successfully sped up validation progress. \n \n* Led team effort to complete logic and ASIC front-end design for the packet processing Micro- \nEngine core and True Random Number Generator for Tolapai IXP embedded processor. \n \n* Completed logic design and RTL-to-Layout synthesis in the Memory cluster of the first dual-core \nCentrino microprocessor. Senior Staff Design Engineer Intel Corporation June 2004  \u2013  June 2014  (10 years 1 month) Santa Clara, California Area Developed micro-architecture and completed logic design and integration for multiple ASIC, SoC and CPU projects with latest Intel technologies.  \n \n* Micro-architected and designed clocking for the south cluster of a tablet SoC. \n \n* Provided project leadership to drive the DFV (design-for-validation) implementation for a media \nSoC. \n \n* Developed FPGA implementation methodology for a DOCSIS project. Brought up the 5-FPGA \nemulation system for the project and successfully sped up validation progress. \n \n* Led team effort to complete logic and ASIC front-end design for the packet processing Micro- \nEngine core and True Random Number Generator for Tolapai IXP embedded processor. \n \n* Completed logic design and RTL-to-Layout synthesis in the Memory cluster of the first dual-core \nCentrino microprocessor. Staff Design Engineer Intel Corporation August 2000  \u2013  June 2004  (3 years 11 months) Santa Clara, CA Created and managed tools, flows and methodologies of the following areas: logic synthesis (DC), \nphysical synthesis (PC), formal logic equivalence verification (FEV), and RTL/Gate-level power \nanalysis/estimation. Staff Design Engineer Intel Corporation August 2000  \u2013  June 2004  (3 years 11 months) Santa Clara, CA Created and managed tools, flows and methodologies of the following areas: logic synthesis (DC), \nphysical synthesis (PC), formal logic equivalence verification (FEV), and RTL/Gate-level power \nanalysis/estimation. Senior Component Design Engineer Intel Corporation June 1997  \u2013  August 2000  (3 years 3 months) Santa Clara, CA Directed Schematic Formal Verification (SFV) team for tool support and execution in Itanium CPU \nprojects. The efforts ensured the functionality correctness of every block in the projects. Senior Component Design Engineer Intel Corporation June 1997  \u2013  August 2000  (3 years 3 months) Santa Clara, CA Directed Schematic Formal Verification (SFV) team for tool support and execution in Itanium CPU \nprojects. The efforts ensured the functionality correctness of every block in the projects. Skills Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Skills  Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Physical Design Formal Verification Static Timing Analysis Low-power Design EDA Logic Synthesis Logic Design SystemVerilog SoC RTL design VLSI Power Analysis Verilog ASIC Timing Closure Clocking CAD CPU design FPGA prototyping RTL Design Processors See 6+ \u00a0 \u00a0 See less Education University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of Minnesota-Twin Cities Doctor of Philosophy (Ph.D.),  Electrical Engineering University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science University of California, Santa Barbara Master's Degree,  Electrical Engineering and Computer Science National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering National Chiao-Tung University, Taiwan Bachelor's Degree,  Computer Engineering ", "Summary I am a front end design expert. Worked with Texas Instruments and Motorola companies.. \n \nSpecialties/Expertise \n=============== \nMicroarchitecture, Specification Implementation, Digital design(multi clock domain), Low Power Design, RTL coding (verilog and VHDL), Documentation of Design doc, Synthesis, equivalence checking, Chip level STA, Creation of Constraints, CDC, Lint, Verification(local testbench). \n \nWorking Knowledge \n============== \nPhysical design by Magma, DFT and MBIST insertion. \n \nArea of expertise \n============= \nSOCs/IPs:-Wireless 3G/4G Baseband, Application Processor, Digital Radio Processor(Mix signal), Memory architecture and DDR memory controller Summary I am a front end design expert. Worked with Texas Instruments and Motorola companies.. \n \nSpecialties/Expertise \n=============== \nMicroarchitecture, Specification Implementation, Digital design(multi clock domain), Low Power Design, RTL coding (verilog and VHDL), Documentation of Design doc, Synthesis, equivalence checking, Chip level STA, Creation of Constraints, CDC, Lint, Verification(local testbench). \n \nWorking Knowledge \n============== \nPhysical design by Magma, DFT and MBIST insertion. \n \nArea of expertise \n============= \nSOCs/IPs:-Wireless 3G/4G Baseband, Application Processor, Digital Radio Processor(Mix signal), Memory architecture and DDR memory controller I am a front end design expert. Worked with Texas Instruments and Motorola companies.. \n \nSpecialties/Expertise \n=============== \nMicroarchitecture, Specification Implementation, Digital design(multi clock domain), Low Power Design, RTL coding (verilog and VHDL), Documentation of Design doc, Synthesis, equivalence checking, Chip level STA, Creation of Constraints, CDC, Lint, Verification(local testbench). \n \nWorking Knowledge \n============== \nPhysical design by Magma, DFT and MBIST insertion. \n \nArea of expertise \n============= \nSOCs/IPs:-Wireless 3G/4G Baseband, Application Processor, Digital Radio Processor(Mix signal), Memory architecture and DDR memory controller I am a front end design expert. Worked with Texas Instruments and Motorola companies.. \n \nSpecialties/Expertise \n=============== \nMicroarchitecture, Specification Implementation, Digital design(multi clock domain), Low Power Design, RTL coding (verilog and VHDL), Documentation of Design doc, Synthesis, equivalence checking, Chip level STA, Creation of Constraints, CDC, Lint, Verification(local testbench). \n \nWorking Knowledge \n============== \nPhysical design by Magma, DFT and MBIST insertion. \n \nArea of expertise \n============= \nSOCs/IPs:-Wireless 3G/4G Baseband, Application Processor, Digital Radio Processor(Mix signal), Memory architecture and DDR memory controller Experience Staff Design Engineer Intel Corporation March 2015  \u2013 Present (6 months) Sr Staff ASIC design engineer Marvell August 2009  \u2013  February 2015  (5 years 7 months) Staff ASIC Design Engineer Marvell August 2008  \u2013  August 2009  (1 year 1 month) Senior Design engineer Texas Instruments March 2002  \u2013  March 2008  (6 years 1 month) Design engineer Motorola Semiconductor February 2000  \u2013  February 2002  (2 years 1 month) Staff Design Engineer Intel Corporation March 2015  \u2013 Present (6 months) Staff Design Engineer Intel Corporation March 2015  \u2013 Present (6 months) Sr Staff ASIC design engineer Marvell August 2009  \u2013  February 2015  (5 years 7 months) Sr Staff ASIC design engineer Marvell August 2009  \u2013  February 2015  (5 years 7 months) Staff ASIC Design Engineer Marvell August 2008  \u2013  August 2009  (1 year 1 month) Staff ASIC Design Engineer Marvell August 2008  \u2013  August 2009  (1 year 1 month) Senior Design engineer Texas Instruments March 2002  \u2013  March 2008  (6 years 1 month) Senior Design engineer Texas Instruments March 2002  \u2013  March 2008  (6 years 1 month) Design engineer Motorola Semiconductor February 2000  \u2013  February 2002  (2 years 1 month) Design engineer Motorola Semiconductor February 2000  \u2013  February 2002  (2 years 1 month) Skills Skills     ", "Experience Staff Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Greater San Diego Area Sr. Staff Engineer Motorola Mobility Inc October 2011  \u2013  February 2013  (1 year 5 months) San Diego Hardware Engineer, Level 3 Qualcomm Inc December 2009  \u2013  October 2011  (1 year 11 months) Sr. Product Engineer Marvell Semiconductor November 2006  \u2013  February 2009  (2 years 4 months) Product Development Engineer Intel Corporation May 2005  \u2013  November 2006  (1 year 7 months) Intern Electronic Corporation of India Ltd January 1999  \u2013  December 2000  (2 years) Staff Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Greater San Diego Area Staff Design Engineer Intel Corporation February 2013  \u2013 Present (2 years 7 months) Greater San Diego Area Sr. Staff Engineer Motorola Mobility Inc October 2011  \u2013  February 2013  (1 year 5 months) San Diego Sr. Staff Engineer Motorola Mobility Inc October 2011  \u2013  February 2013  (1 year 5 months) San Diego Hardware Engineer, Level 3 Qualcomm Inc December 2009  \u2013  October 2011  (1 year 11 months) Hardware Engineer, Level 3 Qualcomm Inc December 2009  \u2013  October 2011  (1 year 11 months) Sr. Product Engineer Marvell Semiconductor November 2006  \u2013  February 2009  (2 years 4 months) Sr. Product Engineer Marvell Semiconductor November 2006  \u2013  February 2009  (2 years 4 months) Product Development Engineer Intel Corporation May 2005  \u2013  November 2006  (1 year 7 months) Product Development Engineer Intel Corporation May 2005  \u2013  November 2006  (1 year 7 months) Intern Electronic Corporation of India Ltd January 1999  \u2013  December 2000  (2 years) Intern Electronic Corporation of India Ltd January 1999  \u2013  December 2000  (2 years) Languages Hindi Arabic Hindi Arabic Hindi Arabic Skills Debugging ASIC DFT Verilog Wireless Embedded Systems Hardware Architecture ARM Digital Signal... FPGA Analog ClearCase SoC PCB design Git Perl Automation Unix Shell Script See 2+ \u00a0 \u00a0 See less Skills  Debugging ASIC DFT Verilog Wireless Embedded Systems Hardware Architecture ARM Digital Signal... FPGA Analog ClearCase SoC PCB design Git Perl Automation Unix Shell Script See 2+ \u00a0 \u00a0 See less Debugging ASIC DFT Verilog Wireless Embedded Systems Hardware Architecture ARM Digital Signal... FPGA Analog ClearCase SoC PCB design Git Perl Automation Unix Shell Script See 2+ \u00a0 \u00a0 See less Debugging ASIC DFT Verilog Wireless Embedded Systems Hardware Architecture ARM Digital Signal... FPGA Analog ClearCase SoC PCB design Git Perl Automation Unix Shell Script See 2+ \u00a0 \u00a0 See less Education California State University-Sacramento Master of Science 2002  \u2013 2005 University of Mumbai Bachelor of Electronics 1996  \u2013 2000 California State University-Sacramento Master of Science 2002  \u2013 2005 California State University-Sacramento Master of Science 2002  \u2013 2005 California State University-Sacramento Master of Science 2002  \u2013 2005 University of Mumbai Bachelor of Electronics 1996  \u2013 2000 University of Mumbai Bachelor of Electronics 1996  \u2013 2000 University of Mumbai Bachelor of Electronics 1996  \u2013 2000 Honors & Awards System Hardware Lead Internet of Things Group April 2015 Tireless and truly unmatched efforts to both lead and facilitate development activities of the IoTG CRB design to a successful tape-out. Contributions in project planning, vendor communication, and coordination of internal resource team members to provide comprehensive and coherent design review feedback is noteworthy. Not only helped the Platform Engineering team help to achieve a significant objective, also directly supported IoTG's larger platform roadmap System Hardware Lead Internet of Things Group June 2015 IOTG contribution \"Thank you for your hard-work to facilitate Saddle Brook CRB design to a successful tape out and power on. We made history with successful power on 1st build from a new ODM. You are part of that history. Your tireless contribution in design milestone, power on planning and execution is noteworthy. Keep up the good work!\" System Hardware Lead Internet of Things Group April 2015 Tireless and truly unmatched efforts to both lead and facilitate development activities of the IoTG CRB design to a successful tape-out. Contributions in project planning, vendor communication, and coordination of internal resource team members to provide comprehensive and coherent design review feedback is noteworthy. Not only helped the Platform Engineering team help to achieve a significant objective, also directly supported IoTG's larger platform roadmap System Hardware Lead Internet of Things Group April 2015 Tireless and truly unmatched efforts to both lead and facilitate development activities of the IoTG CRB design to a successful tape-out. Contributions in project planning, vendor communication, and coordination of internal resource team members to provide comprehensive and coherent design review feedback is noteworthy. Not only helped the Platform Engineering team help to achieve a significant objective, also directly supported IoTG's larger platform roadmap System Hardware Lead Internet of Things Group April 2015 Tireless and truly unmatched efforts to both lead and facilitate development activities of the IoTG CRB design to a successful tape-out. Contributions in project planning, vendor communication, and coordination of internal resource team members to provide comprehensive and coherent design review feedback is noteworthy. Not only helped the Platform Engineering team help to achieve a significant objective, also directly supported IoTG's larger platform roadmap System Hardware Lead Internet of Things Group June 2015 IOTG contribution \"Thank you for your hard-work to facilitate Saddle Brook CRB design to a successful tape out and power on. We made history with successful power on 1st build from a new ODM. You are part of that history. Your tireless contribution in design milestone, power on planning and execution is noteworthy. Keep up the good work!\" System Hardware Lead Internet of Things Group June 2015 IOTG contribution \"Thank you for your hard-work to facilitate Saddle Brook CRB design to a successful tape out and power on. We made history with successful power on 1st build from a new ODM. You are part of that history. Your tireless contribution in design milestone, power on planning and execution is noteworthy. Keep up the good work!\" System Hardware Lead Internet of Things Group June 2015 IOTG contribution \"Thank you for your hard-work to facilitate Saddle Brook CRB design to a successful tape out and power on. We made history with successful power on 1st build from a new ODM. You are part of that history. Your tireless contribution in design milestone, power on planning and execution is noteworthy. Keep up the good work!\" ", "Summary * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. Summary * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. * 17+ years of Chip design experience in various aspects of physical design convergence from Synthesis to Tape-In of mixed-signal high-speed & low-power ASIC's from 10/100/Gig & 10G PHYs, CPU Chipsets to CPU Cores.  \n \n* Design Planning, Physical Design Implementation & Convergence Owner for 3 generations of Intel Xeon Phi CPU (ATOM) Core for the Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n* The last taped out project, Intel Xeon Phi processor (Knights Corner) is ranked World's #1 in the Green500 (Low-Power) list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913 \n \n* Design implementation of challenging high speed digital blocks involving several complexities like latches, hard macros, floorplanning options, preroute planning, congestion, crosstalk, timing, low-power optimization, and negotiating critical external timing interfaces. Solving complex design problems to converge CPU design with ASIC methodology working through severe limitations of Synopsys DCT/ICC/PT tools in handling latches. Experience Senior Principal Design Engineer - IC Design Broadcom Corporation May 2014  \u2013 Present (1 year 4 months) Irvine, CA Physical design & implementation of complex physical layer devices for 10/100/1G, 10GBase-T and automobile applications to connect everything everywhere, all-the-time! Senior Staff Design Engineer Intel Corporation June 2007  \u2013  May 2014  (7 years) Folsom, CA Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n*\tIntel Xeon Phi processor is ranked #1 in the Green500 list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913  \n \n*\tSuccessfully taped-in the Core for Knights Ferry & Knights Corner projects. Working on the next generation Intel Xeon Phi Core (Knights Landing), owning the physical design convergence and integration of Intel ATOM Core from Synthesis to Tape-in \n \n*\tOwned the most challenging frequency limiter block that had several complexities including latches, hard macros, floorplanning, preroute planning, congestion, crosstalk, timing, power, and critical external timing interfaces. This was a very hard to converge complex design because of severe limitations of Synopsys DC/ICC/PT tools in handling latch based designs.  \n \n*\tStrong focus on building solid relationships within and outside the Team (RTL, EBB, DA & Integration Teams) for effective collaboration and providing faster turnaround for any issue resolution \n \n*\tKey role in achieving fine scale timing correlation from synthesis to placement to routing to DFM, and achieving ICC (design) versus PrimeTime (verification) correlation. Awarded Divisional Recognition Award for increasing productivity, and bringing several new technologies into the APR/PT flow through flawless DE-DA engagements \n \n*\tOwned the Design Planning and Partitioning flow (ICC-DP) and provided enhancements to the floorplanning and partitioning flow. Pioneered the tool for Timing driven & Plan Group aware routing and worked with Tool DA\u2019s and Synopsys AE to enhance the tool and flow. This flow is used during design planning phases and generates optimized timing and layout constraints that would result in huge effort reduction during later design implementation phases \n \n*\tProvided ASIC methodology guidance, mentoring and pioneered the ASIC design methodology in the CPU centric design team Staff Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Folsom, CA High Speed ASIC Design Back-End Lead  \nProjects: DRAM Memory Controller Chipset (90nm) \n \n* Physical implementation owner & interface liason between Intel and external DRAM memory vendor companies to partner on the next generation memory controller technology. \n \n*\tResponsible for methodology development and implementation of all aspects of backend design from Synthesis to Timing Closure. Execution owner of logic Synthesis, APR, Static Timing Analysis [STA], Formal Verification [LEC], Clock Tree Synthesis [CTS], Signal Integrity & Crosstalk, and Timing Closure for a complex high speed blocks \n \n*\tTechnical lead for a team of 5 people, with hands on execution for a complex high speed partition. Technical advisor for team members and shared knowledge on how-to\u2019s and Best Known Methods (BKMs) and developed their skillset \n \n*\tDeveloped and maintained the silicon design schedule, identified bottlenecks, and proposed risk mitigation plans with appropriate actions to prevent schedule delay and risk to silicon quality \n \n*\tDrive continuous improvement with respect to productivity, resource requirements, and the quality of ASIC design flows by scheduling post-mortems and driving methodology improvements with cross-functional teams. ASIC Logic Design Engineer Level One Communications, an Intel Company February 1999  \u2013  2005  (6 years) Sacramento, California Area Mixed-Signal Ethernet Transceiver Synthesis Lead \nProjects: Black Widow (0.25um), Whitney (0.18), Oahu (0.18um), Silverado (0.13um) \n \n*\tResponsible for constraint generation and management for the APR blocks and correlation between Synthesis, STA & APR. Owned the synthesis of all APR blocks and top-level integration. Worked with the APR team in balancing the clocks. \n \n*\tTiming Closure methodology generation & automation, lead a team of 8 engineers, and developed a Full-Chip hierarchical STA environment working closely with the Synthesis, STA, CTS & APR teams \n \n*\tDesign of complex digital units, high level specification, block logic design, VHDL coding, SimPlan Development & Validation.  \n \n*\tOwned the Si-Eval/Design Verification for Black Widow and met sample schedule for the external customers. Cisco indicated that BlackWidow was the \u201cbest-run\u201d project and the \u201cbest-DV\u2019d\u201c part they received Co-Op Engineer Spectrum Astro, Inc. June 1998  \u2013  December 1998  (7 months) Gilbert, AZ Responsibilities include VHDL design coding and behavioral modeling, Synthesis and programming FPGAs using AHDL and Actel Designer. Schematic Capture using View Logic tools. Engineering Intern VLSI Technologies, Inc. January 1998  \u2013  June 1998  (6 months) Tempe, AZ Responsibilities include RTL coding in HDLs, debugging the design and implementing the required changes, behavioral modeling. Schematic capture was done using Mentor Graphics and Compass Tools Graduate Teaching Assistant Arizona State University August 1997  \u2013  December 1997  (5 months) Tempe, AZ Responsibilities include Tutoring Digital Design Fundamentals for EEE/CSE 120 in the software lab using Logic Works UnderGrad Intern Electronics Corporation of India Limited (ECIL) March 1997  \u2013  June 1997  (4 months) Hyderabad, India Senior Principal Design Engineer - IC Design Broadcom Corporation May 2014  \u2013 Present (1 year 4 months) Irvine, CA Physical design & implementation of complex physical layer devices for 10/100/1G, 10GBase-T and automobile applications to connect everything everywhere, all-the-time! Senior Principal Design Engineer - IC Design Broadcom Corporation May 2014  \u2013 Present (1 year 4 months) Irvine, CA Physical design & implementation of complex physical layer devices for 10/100/1G, 10GBase-T and automobile applications to connect everything everywhere, all-the-time! Senior Staff Design Engineer Intel Corporation June 2007  \u2013  May 2014  (7 years) Folsom, CA Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n*\tIntel Xeon Phi processor is ranked #1 in the Green500 list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913  \n \n*\tSuccessfully taped-in the Core for Knights Ferry & Knights Corner projects. Working on the next generation Intel Xeon Phi Core (Knights Landing), owning the physical design convergence and integration of Intel ATOM Core from Synthesis to Tape-in \n \n*\tOwned the most challenging frequency limiter block that had several complexities including latches, hard macros, floorplanning, preroute planning, congestion, crosstalk, timing, power, and critical external timing interfaces. This was a very hard to converge complex design because of severe limitations of Synopsys DC/ICC/PT tools in handling latch based designs.  \n \n*\tStrong focus on building solid relationships within and outside the Team (RTL, EBB, DA & Integration Teams) for effective collaboration and providing faster turnaround for any issue resolution \n \n*\tKey role in achieving fine scale timing correlation from synthesis to placement to routing to DFM, and achieving ICC (design) versus PrimeTime (verification) correlation. Awarded Divisional Recognition Award for increasing productivity, and bringing several new technologies into the APR/PT flow through flawless DE-DA engagements \n \n*\tOwned the Design Planning and Partitioning flow (ICC-DP) and provided enhancements to the floorplanning and partitioning flow. Pioneered the tool for Timing driven & Plan Group aware routing and worked with Tool DA\u2019s and Synopsys AE to enhance the tool and flow. This flow is used during design planning phases and generates optimized timing and layout constraints that would result in huge effort reduction during later design implementation phases \n \n*\tProvided ASIC methodology guidance, mentoring and pioneered the ASIC design methodology in the CPU centric design team Senior Staff Design Engineer Intel Corporation June 2007  \u2013  May 2014  (7 years) Folsom, CA Projects: Knights Landing (14nm), Knights Corner (22nm), Knights Ferry (45nm) \n \n*\tIntel Xeon Phi processor is ranked #1 in the Green500 list! The 2nd generation (Knights Corner) design was used to build the World\u2019s #1 TOP500 Super Computer (MilkyWay2 System) since June \u201913  \n \n*\tSuccessfully taped-in the Core for Knights Ferry & Knights Corner projects. Working on the next generation Intel Xeon Phi Core (Knights Landing), owning the physical design convergence and integration of Intel ATOM Core from Synthesis to Tape-in \n \n*\tOwned the most challenging frequency limiter block that had several complexities including latches, hard macros, floorplanning, preroute planning, congestion, crosstalk, timing, power, and critical external timing interfaces. This was a very hard to converge complex design because of severe limitations of Synopsys DC/ICC/PT tools in handling latch based designs.  \n \n*\tStrong focus on building solid relationships within and outside the Team (RTL, EBB, DA & Integration Teams) for effective collaboration and providing faster turnaround for any issue resolution \n \n*\tKey role in achieving fine scale timing correlation from synthesis to placement to routing to DFM, and achieving ICC (design) versus PrimeTime (verification) correlation. Awarded Divisional Recognition Award for increasing productivity, and bringing several new technologies into the APR/PT flow through flawless DE-DA engagements \n \n*\tOwned the Design Planning and Partitioning flow (ICC-DP) and provided enhancements to the floorplanning and partitioning flow. Pioneered the tool for Timing driven & Plan Group aware routing and worked with Tool DA\u2019s and Synopsys AE to enhance the tool and flow. This flow is used during design planning phases and generates optimized timing and layout constraints that would result in huge effort reduction during later design implementation phases \n \n*\tProvided ASIC methodology guidance, mentoring and pioneered the ASIC design methodology in the CPU centric design team Staff Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Folsom, CA High Speed ASIC Design Back-End Lead  \nProjects: DRAM Memory Controller Chipset (90nm) \n \n* Physical implementation owner & interface liason between Intel and external DRAM memory vendor companies to partner on the next generation memory controller technology. \n \n*\tResponsible for methodology development and implementation of all aspects of backend design from Synthesis to Timing Closure. Execution owner of logic Synthesis, APR, Static Timing Analysis [STA], Formal Verification [LEC], Clock Tree Synthesis [CTS], Signal Integrity & Crosstalk, and Timing Closure for a complex high speed blocks \n \n*\tTechnical lead for a team of 5 people, with hands on execution for a complex high speed partition. Technical advisor for team members and shared knowledge on how-to\u2019s and Best Known Methods (BKMs) and developed their skillset \n \n*\tDeveloped and maintained the silicon design schedule, identified bottlenecks, and proposed risk mitigation plans with appropriate actions to prevent schedule delay and risk to silicon quality \n \n*\tDrive continuous improvement with respect to productivity, resource requirements, and the quality of ASIC design flows by scheduling post-mortems and driving methodology improvements with cross-functional teams. Staff Design Engineer Intel Corporation 2005  \u2013  2007  (2 years) Folsom, CA High Speed ASIC Design Back-End Lead  \nProjects: DRAM Memory Controller Chipset (90nm) \n \n* Physical implementation owner & interface liason between Intel and external DRAM memory vendor companies to partner on the next generation memory controller technology. \n \n*\tResponsible for methodology development and implementation of all aspects of backend design from Synthesis to Timing Closure. Execution owner of logic Synthesis, APR, Static Timing Analysis [STA], Formal Verification [LEC], Clock Tree Synthesis [CTS], Signal Integrity & Crosstalk, and Timing Closure for a complex high speed blocks \n \n*\tTechnical lead for a team of 5 people, with hands on execution for a complex high speed partition. Technical advisor for team members and shared knowledge on how-to\u2019s and Best Known Methods (BKMs) and developed their skillset \n \n*\tDeveloped and maintained the silicon design schedule, identified bottlenecks, and proposed risk mitigation plans with appropriate actions to prevent schedule delay and risk to silicon quality \n \n*\tDrive continuous improvement with respect to productivity, resource requirements, and the quality of ASIC design flows by scheduling post-mortems and driving methodology improvements with cross-functional teams. ASIC Logic Design Engineer Level One Communications, an Intel Company February 1999  \u2013  2005  (6 years) Sacramento, California Area Mixed-Signal Ethernet Transceiver Synthesis Lead \nProjects: Black Widow (0.25um), Whitney (0.18), Oahu (0.18um), Silverado (0.13um) \n \n*\tResponsible for constraint generation and management for the APR blocks and correlation between Synthesis, STA & APR. Owned the synthesis of all APR blocks and top-level integration. Worked with the APR team in balancing the clocks. \n \n*\tTiming Closure methodology generation & automation, lead a team of 8 engineers, and developed a Full-Chip hierarchical STA environment working closely with the Synthesis, STA, CTS & APR teams \n \n*\tDesign of complex digital units, high level specification, block logic design, VHDL coding, SimPlan Development & Validation.  \n \n*\tOwned the Si-Eval/Design Verification for Black Widow and met sample schedule for the external customers. Cisco indicated that BlackWidow was the \u201cbest-run\u201d project and the \u201cbest-DV\u2019d\u201c part they received ASIC Logic Design Engineer Level One Communications, an Intel Company February 1999  \u2013  2005  (6 years) Sacramento, California Area Mixed-Signal Ethernet Transceiver Synthesis Lead \nProjects: Black Widow (0.25um), Whitney (0.18), Oahu (0.18um), Silverado (0.13um) \n \n*\tResponsible for constraint generation and management for the APR blocks and correlation between Synthesis, STA & APR. Owned the synthesis of all APR blocks and top-level integration. Worked with the APR team in balancing the clocks. \n \n*\tTiming Closure methodology generation & automation, lead a team of 8 engineers, and developed a Full-Chip hierarchical STA environment working closely with the Synthesis, STA, CTS & APR teams \n \n*\tDesign of complex digital units, high level specification, block logic design, VHDL coding, SimPlan Development & Validation.  \n \n*\tOwned the Si-Eval/Design Verification for Black Widow and met sample schedule for the external customers. Cisco indicated that BlackWidow was the \u201cbest-run\u201d project and the \u201cbest-DV\u2019d\u201c part they received Co-Op Engineer Spectrum Astro, Inc. June 1998  \u2013  December 1998  (7 months) Gilbert, AZ Responsibilities include VHDL design coding and behavioral modeling, Synthesis and programming FPGAs using AHDL and Actel Designer. Schematic Capture using View Logic tools. Co-Op Engineer Spectrum Astro, Inc. June 1998  \u2013  December 1998  (7 months) Gilbert, AZ Responsibilities include VHDL design coding and behavioral modeling, Synthesis and programming FPGAs using AHDL and Actel Designer. Schematic Capture using View Logic tools. Engineering Intern VLSI Technologies, Inc. January 1998  \u2013  June 1998  (6 months) Tempe, AZ Responsibilities include RTL coding in HDLs, debugging the design and implementing the required changes, behavioral modeling. Schematic capture was done using Mentor Graphics and Compass Tools Engineering Intern VLSI Technologies, Inc. January 1998  \u2013  June 1998  (6 months) Tempe, AZ Responsibilities include RTL coding in HDLs, debugging the design and implementing the required changes, behavioral modeling. Schematic capture was done using Mentor Graphics and Compass Tools Graduate Teaching Assistant Arizona State University August 1997  \u2013  December 1997  (5 months) Tempe, AZ Responsibilities include Tutoring Digital Design Fundamentals for EEE/CSE 120 in the software lab using Logic Works Graduate Teaching Assistant Arizona State University August 1997  \u2013  December 1997  (5 months) Tempe, AZ Responsibilities include Tutoring Digital Design Fundamentals for EEE/CSE 120 in the software lab using Logic Works UnderGrad Intern Electronics Corporation of India Limited (ECIL) March 1997  \u2013  June 1997  (4 months) Hyderabad, India UnderGrad Intern Electronics Corporation of India Limited (ECIL) March 1997  \u2013  June 1997  (4 months) Hyderabad, India Languages English, Telugu, Hindi, Urdu English, Telugu, Hindi, Urdu English, Telugu, Hindi, Urdu Skills ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less Skills  ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less ASIC SoC Verilog IC Semiconductors VLSI Physical Design Static Timing Analysis Timing Closure Mixed Signal Low-power Design Microprocessors Logic Synthesis Signal Integrity Logic Design FPGA Integrated Circuit... Processors RTL coding VHDL Formal Verification Clock Tree Synthesis Silicon EDA DFT Intel ARM Ethernet High-speed Digital... CMOS TCL Computer Architecture Hardware Architecture DRC Physical Verification Synopsys tools Floorplanning Place & Route Leadership Integrity Discipline Microarchitecture Embedded Systems Synopsys IC Compiler Synopsys ICC Design... Synopsys Primetime Conformal LEC Functional Verification Chipset CPU design See 35+ \u00a0 \u00a0 See less Education Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 Arizona State University Masters in Electrical Engineering,  Solid State Electronics ,  VLSI Design 1997  \u2013 1998 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 California State University-Sacramento Master of Business Administration (MBA) 2006  \u2013 2007 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Osmania University Bachelor of Science (B.S.),  Electronics and Communication Engineering , 4.0 1993  \u2013 1997 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 Little Flower Junior College College,  Mathematics ,  Physics & Chemistry 1991  \u2013 1993 ", "Experience Senior Staff Design Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Santa clara, CA Senior Staff Design Engineer Intel July 1996  \u2013  August 2014  (18 years 2 months) Hudson, MA Multi-core on-die interconnect and cache coherence protocol architect Phd Students University of Massachusetts Amherst 1990  \u2013  1997  (7 years) Senior Staff Design Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Santa clara, CA Senior Staff Design Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Santa clara, CA Senior Staff Design Engineer Intel July 1996  \u2013  August 2014  (18 years 2 months) Hudson, MA Multi-core on-die interconnect and cache coherence protocol architect Senior Staff Design Engineer Intel July 1996  \u2013  August 2014  (18 years 2 months) Hudson, MA Multi-core on-die interconnect and cache coherence protocol architect Phd Students University of Massachusetts Amherst 1990  \u2013  1997  (7 years) Phd Students University of Massachusetts Amherst 1990  \u2013  1997  (7 years) Skills Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Skills  Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Debugging Verilog Logic Design SystemVerilog ASIC Processors SoC RTL design RTL Design VLSI Microprocessors Computer Architecture IC Semiconductors Perl Education University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 University of Massachusetts, Amherst Doctor of Philosophy (Ph.D.),  Computer Engineering 1994  \u2013 1997 "]}