
002_std_led_blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000004ac  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000634  0800063c  0001063c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000634  08000634  00010634  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000638  08000638  00010638  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000000  20000000  20000000  0001063c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0001063c  2**0
                  CONTENTS
  7 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  2000001c  2000001c  00020000  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0001063c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00001d55  00000000  00000000  0001066c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000006be  00000000  00000000  000123c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000002e8  00000000  00000000  00012a80  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000290  00000000  00000000  00012d68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001006  00000000  00000000  00012ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00000d4e  00000000  00000000  00013ffe  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00014d4c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000b40  00000000  00000000  00014dc8  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00015908  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800061c 	.word	0x0800061c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	0800061c 	.word	0x0800061c

080001c8 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b087      	sub	sp, #28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
 80001d0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80001d2:	2300      	movs	r3, #0
 80001d4:	617b      	str	r3, [r7, #20]
 80001d6:	2300      	movs	r3, #0
 80001d8:	613b      	str	r3, [r7, #16]
 80001da:	2300      	movs	r3, #0
 80001dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80001de:	2300      	movs	r3, #0
 80001e0:	617b      	str	r3, [r7, #20]
 80001e2:	e076      	b.n	80002d2 <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80001e4:	2201      	movs	r2, #1
 80001e6:	697b      	ldr	r3, [r7, #20]
 80001e8:	fa02 f303 	lsl.w	r3, r2, r3
 80001ec:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80001ee:	683b      	ldr	r3, [r7, #0]
 80001f0:	681a      	ldr	r2, [r3, #0]
 80001f2:	693b      	ldr	r3, [r7, #16]
 80001f4:	4013      	ands	r3, r2
 80001f6:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80001f8:	68fa      	ldr	r2, [r7, #12]
 80001fa:	693b      	ldr	r3, [r7, #16]
 80001fc:	429a      	cmp	r2, r3
 80001fe:	d165      	bne.n	80002cc <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000200:	687b      	ldr	r3, [r7, #4]
 8000202:	681a      	ldr	r2, [r3, #0]
 8000204:	697b      	ldr	r3, [r7, #20]
 8000206:	005b      	lsls	r3, r3, #1
 8000208:	2103      	movs	r1, #3
 800020a:	fa01 f303 	lsl.w	r3, r1, r3
 800020e:	43db      	mvns	r3, r3
 8000210:	401a      	ands	r2, r3
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	791b      	ldrb	r3, [r3, #4]
 800021e:	4619      	mov	r1, r3
 8000220:	697b      	ldr	r3, [r7, #20]
 8000222:	005b      	lsls	r3, r3, #1
 8000224:	fa01 f303 	lsl.w	r3, r1, r3
 8000228:	431a      	orrs	r2, r3
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800022e:	683b      	ldr	r3, [r7, #0]
 8000230:	791b      	ldrb	r3, [r3, #4]
 8000232:	2b01      	cmp	r3, #1
 8000234:	d003      	beq.n	800023e <GPIO_Init+0x76>
 8000236:	683b      	ldr	r3, [r7, #0]
 8000238:	791b      	ldrb	r3, [r3, #4]
 800023a:	2b02      	cmp	r3, #2
 800023c:	d12e      	bne.n	800029c <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	689a      	ldr	r2, [r3, #8]
 8000242:	697b      	ldr	r3, [r7, #20]
 8000244:	005b      	lsls	r3, r3, #1
 8000246:	2103      	movs	r1, #3
 8000248:	fa01 f303 	lsl.w	r3, r1, r3
 800024c:	43db      	mvns	r3, r3
 800024e:	401a      	ands	r2, r3
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	689a      	ldr	r2, [r3, #8]
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	795b      	ldrb	r3, [r3, #5]
 800025c:	4619      	mov	r1, r3
 800025e:	697b      	ldr	r3, [r7, #20]
 8000260:	005b      	lsls	r3, r3, #1
 8000262:	fa01 f303 	lsl.w	r3, r1, r3
 8000266:	431a      	orrs	r2, r3
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	685a      	ldr	r2, [r3, #4]
 8000270:	697b      	ldr	r3, [r7, #20]
 8000272:	b29b      	uxth	r3, r3
 8000274:	4619      	mov	r1, r3
 8000276:	2301      	movs	r3, #1
 8000278:	408b      	lsls	r3, r1
 800027a:	43db      	mvns	r3, r3
 800027c:	401a      	ands	r2, r3
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	685b      	ldr	r3, [r3, #4]
 8000286:	683a      	ldr	r2, [r7, #0]
 8000288:	7992      	ldrb	r2, [r2, #6]
 800028a:	4611      	mov	r1, r2
 800028c:	697a      	ldr	r2, [r7, #20]
 800028e:	b292      	uxth	r2, r2
 8000290:	fa01 f202 	lsl.w	r2, r1, r2
 8000294:	b292      	uxth	r2, r2
 8000296:	431a      	orrs	r2, r3
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	68da      	ldr	r2, [r3, #12]
 80002a0:	697b      	ldr	r3, [r7, #20]
 80002a2:	b29b      	uxth	r3, r3
 80002a4:	005b      	lsls	r3, r3, #1
 80002a6:	2103      	movs	r1, #3
 80002a8:	fa01 f303 	lsl.w	r3, r1, r3
 80002ac:	43db      	mvns	r3, r3
 80002ae:	401a      	ands	r2, r3
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	68da      	ldr	r2, [r3, #12]
 80002b8:	683b      	ldr	r3, [r7, #0]
 80002ba:	79db      	ldrb	r3, [r3, #7]
 80002bc:	4619      	mov	r1, r3
 80002be:	697b      	ldr	r3, [r7, #20]
 80002c0:	005b      	lsls	r3, r3, #1
 80002c2:	fa01 f303 	lsl.w	r3, r1, r3
 80002c6:	431a      	orrs	r2, r3
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80002cc:	697b      	ldr	r3, [r7, #20]
 80002ce:	3301      	adds	r3, #1
 80002d0:	617b      	str	r3, [r7, #20]
 80002d2:	697b      	ldr	r3, [r7, #20]
 80002d4:	2b0f      	cmp	r3, #15
 80002d6:	d985      	bls.n	80001e4 <GPIO_Init+0x1c>
    }
  }
}
 80002d8:	bf00      	nop
 80002da:	371c      	adds	r7, #28
 80002dc:	46bd      	mov	sp, r7
 80002de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002e2:	4770      	bx	lr

080002e4 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	887a      	ldrh	r2, [r7, #2]
 80002f4:	831a      	strh	r2, [r3, #24]
}
 80002f6:	bf00      	nop
 80002f8:	370c      	adds	r7, #12
 80002fa:	46bd      	mov	sp, r7
 80002fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000300:	4770      	bx	lr
	...

08000304 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	460b      	mov	r3, r1
 800030e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000310:	78fb      	ldrb	r3, [r7, #3]
 8000312:	2b00      	cmp	r3, #0
 8000314:	d006      	beq.n	8000324 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000316:	490a      	ldr	r1, [pc, #40]	; (8000340 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000318:	4b09      	ldr	r3, [pc, #36]	; (8000340 <RCC_AHB1PeriphClockCmd+0x3c>)
 800031a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	4313      	orrs	r3, r2
 8000320:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8000322:	e006      	b.n	8000332 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000324:	4906      	ldr	r1, [pc, #24]	; (8000340 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000326:	4b06      	ldr	r3, [pc, #24]	; (8000340 <RCC_AHB1PeriphClockCmd+0x3c>)
 8000328:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800032a:	687b      	ldr	r3, [r7, #4]
 800032c:	43db      	mvns	r3, r3
 800032e:	4013      	ands	r3, r2
 8000330:	630b      	str	r3, [r1, #48]	; 0x30
}
 8000332:	bf00      	nop
 8000334:	370c      	adds	r7, #12
 8000336:	46bd      	mov	sp, r7
 8000338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	40023800 	.word	0x40023800

08000344 <gpio_config>:
#include "stm32f4xx.h"

void gpio_config(){
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef init;
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD,ENABLE);
 800034a:	2101      	movs	r1, #1
 800034c:	2008      	movs	r0, #8
 800034e:	f7ff ffd9 	bl	8000304 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE);
 8000352:	2101      	movs	r1, #1
 8000354:	2001      	movs	r0, #1
 8000356:	f7ff ffd5 	bl	8000304 <RCC_AHB1PeriphClockCmd>

	// led
	init.GPIO_Mode=GPIO_Mode_OUT;
 800035a:	2301      	movs	r3, #1
 800035c:	713b      	strb	r3, [r7, #4]
	init.GPIO_OType=GPIO_OType_PP;
 800035e:	2300      	movs	r3, #0
 8000360:	71bb      	strb	r3, [r7, #6]
	init.GPIO_Pin=GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;
 8000362:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000366:	603b      	str	r3, [r7, #0]
	init.GPIO_PuPd=GPIO_PuPd_NOPULL;
 8000368:	2300      	movs	r3, #0
 800036a:	71fb      	strb	r3, [r7, #7]
	init.GPIO_Speed=GPIO_Speed_100MHz;
 800036c:	2303      	movs	r3, #3
 800036e:	717b      	strb	r3, [r7, #5]
	GPIO_Init(GPIOD,&init);
 8000370:	463b      	mov	r3, r7
 8000372:	4619      	mov	r1, r3
 8000374:	4803      	ldr	r0, [pc, #12]	; (8000384 <gpio_config+0x40>)
 8000376:	f7ff ff27 	bl	80001c8 <GPIO_Init>
	init.GPIO_PuPd=GPIO_PuPd_DOWN; // puld down or pull up
	init.GPIO_Speed=GPIO_Speed_50MHz;
	GPIO_Init(GPIOA,&init);
	*/

}
 800037a:	bf00      	nop
 800037c:	3708      	adds	r7, #8
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	40020c00 	.word	0x40020c00

08000388 <main>:
/*
void delay(uint32_t tt){
	while(tt--);
}
*/
int main(void){
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0

	gpio_config();
 800038c:	f7ff ffda 	bl	8000344 <gpio_config>
			GPIO_ResetBits(GPIOD, GPIO_Pin_15 );
			delay(7200000);
		}
		*/

		GPIO_SetBits(GPIOD, GPIO_Pin_12 );
 8000390:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000394:	4809      	ldr	r0, [pc, #36]	; (80003bc <main+0x34>)
 8000396:	f7ff ffa5 	bl	80002e4 <GPIO_SetBits>
		GPIO_SetBits(GPIOD, GPIO_Pin_13 );
 800039a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800039e:	4807      	ldr	r0, [pc, #28]	; (80003bc <main+0x34>)
 80003a0:	f7ff ffa0 	bl	80002e4 <GPIO_SetBits>
		GPIO_SetBits(GPIOD, GPIO_Pin_14 );
 80003a4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003a8:	4804      	ldr	r0, [pc, #16]	; (80003bc <main+0x34>)
 80003aa:	f7ff ff9b 	bl	80002e4 <GPIO_SetBits>
		GPIO_SetBits(GPIOD, GPIO_Pin_15 );
 80003ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80003b2:	4802      	ldr	r0, [pc, #8]	; (80003bc <main+0x34>)
 80003b4:	f7ff ff96 	bl	80002e4 <GPIO_SetBits>
		GPIO_SetBits(GPIOD, GPIO_Pin_12 );
 80003b8:	e7ea      	b.n	8000390 <main+0x8>
 80003ba:	bf00      	nop
 80003bc:	40020c00 	.word	0x40020c00

080003c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003c0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003f8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80003c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80003c6:	e003      	b.n	80003d0 <LoopCopyDataInit>

080003c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80003c8:	4b0c      	ldr	r3, [pc, #48]	; (80003fc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80003ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80003cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80003ce:	3104      	adds	r1, #4

080003d0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80003d0:	480b      	ldr	r0, [pc, #44]	; (8000400 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80003d2:	4b0c      	ldr	r3, [pc, #48]	; (8000404 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80003d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80003d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80003d8:	d3f6      	bcc.n	80003c8 <CopyDataInit>
  ldr  r2, =_sbss
 80003da:	4a0b      	ldr	r2, [pc, #44]	; (8000408 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80003dc:	e002      	b.n	80003e4 <LoopFillZerobss>

080003de <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80003de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80003e0:	f842 3b04 	str.w	r3, [r2], #4

080003e4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80003e4:	4b09      	ldr	r3, [pc, #36]	; (800040c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80003e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80003e8:	d3f9      	bcc.n	80003de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80003ea:	f000 f841 	bl	8000470 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003ee:	f000 f8f1 	bl	80005d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003f2:	f7ff ffc9 	bl	8000388 <main>
  bx  lr    
 80003f6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80003f8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80003fc:	0800063c 	.word	0x0800063c
  ldr  r0, =_sdata
 8000400:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000404:	20000000 	.word	0x20000000
  ldr  r2, =_sbss
 8000408:	20000000 	.word	0x20000000
  ldr  r3, = _ebss
 800040c:	2000001c 	.word	0x2000001c

08000410 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000410:	e7fe      	b.n	8000410 <ADC_IRQHandler>

08000412 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000412:	b480      	push	{r7}
 8000414:	af00      	add	r7, sp, #0
}
 8000416:	bf00      	nop
 8000418:	46bd      	mov	sp, r7
 800041a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041e:	4770      	bx	lr

08000420 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000424:	e7fe      	b.n	8000424 <HardFault_Handler+0x4>

08000426 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000426:	b480      	push	{r7}
 8000428:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 800042a:	e7fe      	b.n	800042a <MemManage_Handler+0x4>

0800042c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 800042c:	b480      	push	{r7}
 800042e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000430:	e7fe      	b.n	8000430 <BusFault_Handler+0x4>

08000432 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000432:	b480      	push	{r7}
 8000434:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000436:	e7fe      	b.n	8000436 <UsageFault_Handler+0x4>

08000438 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000438:	b480      	push	{r7}
 800043a:	af00      	add	r7, sp, #0
}
 800043c:	bf00      	nop
 800043e:	46bd      	mov	sp, r7
 8000440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000444:	4770      	bx	lr

08000446 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000446:	b480      	push	{r7}
 8000448:	af00      	add	r7, sp, #0
}
 800044a:	bf00      	nop
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr

08000454 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000454:	b480      	push	{r7}
 8000456:	af00      	add	r7, sp, #0
}
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr

08000462 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000462:	b480      	push	{r7}
 8000464:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000466:	bf00      	nop
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr

08000470 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000474:	4a16      	ldr	r2, [pc, #88]	; (80004d0 <SystemInit+0x60>)
 8000476:	4b16      	ldr	r3, [pc, #88]	; (80004d0 <SystemInit+0x60>)
 8000478:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800047c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000480:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000484:	4a13      	ldr	r2, [pc, #76]	; (80004d4 <SystemInit+0x64>)
 8000486:	4b13      	ldr	r3, [pc, #76]	; (80004d4 <SystemInit+0x64>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	f043 0301 	orr.w	r3, r3, #1
 800048e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000490:	4b10      	ldr	r3, [pc, #64]	; (80004d4 <SystemInit+0x64>)
 8000492:	2200      	movs	r2, #0
 8000494:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000496:	4a0f      	ldr	r2, [pc, #60]	; (80004d4 <SystemInit+0x64>)
 8000498:	4b0e      	ldr	r3, [pc, #56]	; (80004d4 <SystemInit+0x64>)
 800049a:	681b      	ldr	r3, [r3, #0]
 800049c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80004a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80004a4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80004a6:	4b0b      	ldr	r3, [pc, #44]	; (80004d4 <SystemInit+0x64>)
 80004a8:	4a0b      	ldr	r2, [pc, #44]	; (80004d8 <SystemInit+0x68>)
 80004aa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80004ac:	4a09      	ldr	r2, [pc, #36]	; (80004d4 <SystemInit+0x64>)
 80004ae:	4b09      	ldr	r3, [pc, #36]	; (80004d4 <SystemInit+0x64>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80004b6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80004b8:	4b06      	ldr	r3, [pc, #24]	; (80004d4 <SystemInit+0x64>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80004be:	f000 f80d 	bl	80004dc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80004c2:	4b03      	ldr	r3, [pc, #12]	; (80004d0 <SystemInit+0x60>)
 80004c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80004c8:	609a      	str	r2, [r3, #8]
#endif
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	e000ed00 	.word	0xe000ed00
 80004d4:	40023800 	.word	0x40023800
 80004d8:	24003010 	.word	0x24003010

080004dc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80004e2:	2300      	movs	r3, #0
 80004e4:	607b      	str	r3, [r7, #4]
 80004e6:	2300      	movs	r3, #0
 80004e8:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80004ea:	4a36      	ldr	r2, [pc, #216]	; (80005c4 <SetSysClock+0xe8>)
 80004ec:	4b35      	ldr	r3, [pc, #212]	; (80005c4 <SetSysClock+0xe8>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80004f4:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80004f6:	4b33      	ldr	r3, [pc, #204]	; (80005c4 <SetSysClock+0xe8>)
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004fe:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	3301      	adds	r3, #1
 8000504:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	2b00      	cmp	r3, #0
 800050a:	d103      	bne.n	8000514 <SetSysClock+0x38>
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000512:	d1f0      	bne.n	80004f6 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000514:	4b2b      	ldr	r3, [pc, #172]	; (80005c4 <SetSysClock+0xe8>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800051c:	2b00      	cmp	r3, #0
 800051e:	d002      	beq.n	8000526 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8000520:	2301      	movs	r3, #1
 8000522:	603b      	str	r3, [r7, #0]
 8000524:	e001      	b.n	800052a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000526:	2300      	movs	r3, #0
 8000528:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 800052a:	683b      	ldr	r3, [r7, #0]
 800052c:	2b01      	cmp	r3, #1
 800052e:	d142      	bne.n	80005b6 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000530:	4a24      	ldr	r2, [pc, #144]	; (80005c4 <SetSysClock+0xe8>)
 8000532:	4b24      	ldr	r3, [pc, #144]	; (80005c4 <SetSysClock+0xe8>)
 8000534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800053a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 800053c:	4a22      	ldr	r2, [pc, #136]	; (80005c8 <SetSysClock+0xec>)
 800053e:	4b22      	ldr	r3, [pc, #136]	; (80005c8 <SetSysClock+0xec>)
 8000540:	681b      	ldr	r3, [r3, #0]
 8000542:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000546:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000548:	4a1e      	ldr	r2, [pc, #120]	; (80005c4 <SetSysClock+0xe8>)
 800054a:	4b1e      	ldr	r3, [pc, #120]	; (80005c4 <SetSysClock+0xe8>)
 800054c:	689b      	ldr	r3, [r3, #8]
 800054e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8000550:	4a1c      	ldr	r2, [pc, #112]	; (80005c4 <SetSysClock+0xe8>)
 8000552:	4b1c      	ldr	r3, [pc, #112]	; (80005c4 <SetSysClock+0xe8>)
 8000554:	689b      	ldr	r3, [r3, #8]
 8000556:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800055a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800055c:	4a19      	ldr	r2, [pc, #100]	; (80005c4 <SetSysClock+0xe8>)
 800055e:	4b19      	ldr	r3, [pc, #100]	; (80005c4 <SetSysClock+0xe8>)
 8000560:	689b      	ldr	r3, [r3, #8]
 8000562:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000566:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000568:	4b16      	ldr	r3, [pc, #88]	; (80005c4 <SetSysClock+0xe8>)
 800056a:	4a18      	ldr	r2, [pc, #96]	; (80005cc <SetSysClock+0xf0>)
 800056c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800056e:	4a15      	ldr	r2, [pc, #84]	; (80005c4 <SetSysClock+0xe8>)
 8000570:	4b14      	ldr	r3, [pc, #80]	; (80005c4 <SetSysClock+0xe8>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000578:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800057a:	bf00      	nop
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <SetSysClock+0xe8>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000584:	2b00      	cmp	r3, #0
 8000586:	d0f9      	beq.n	800057c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000588:	4b11      	ldr	r3, [pc, #68]	; (80005d0 <SetSysClock+0xf4>)
 800058a:	f240 7205 	movw	r2, #1797	; 0x705
 800058e:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000590:	4a0c      	ldr	r2, [pc, #48]	; (80005c4 <SetSysClock+0xe8>)
 8000592:	4b0c      	ldr	r3, [pc, #48]	; (80005c4 <SetSysClock+0xe8>)
 8000594:	689b      	ldr	r3, [r3, #8]
 8000596:	f023 0303 	bic.w	r3, r3, #3
 800059a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800059c:	4a09      	ldr	r2, [pc, #36]	; (80005c4 <SetSysClock+0xe8>)
 800059e:	4b09      	ldr	r3, [pc, #36]	; (80005c4 <SetSysClock+0xe8>)
 80005a0:	689b      	ldr	r3, [r3, #8]
 80005a2:	f043 0302 	orr.w	r3, r3, #2
 80005a6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80005a8:	bf00      	nop
 80005aa:	4b06      	ldr	r3, [pc, #24]	; (80005c4 <SetSysClock+0xe8>)
 80005ac:	689b      	ldr	r3, [r3, #8]
 80005ae:	f003 030c 	and.w	r3, r3, #12
 80005b2:	2b08      	cmp	r3, #8
 80005b4:	d1f9      	bne.n	80005aa <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80005b6:	bf00      	nop
 80005b8:	370c      	adds	r7, #12
 80005ba:	46bd      	mov	sp, r7
 80005bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	40023800 	.word	0x40023800
 80005c8:	40007000 	.word	0x40007000
 80005cc:	07405408 	.word	0x07405408
 80005d0:	40023c00 	.word	0x40023c00

080005d4 <__libc_init_array>:
 80005d4:	b570      	push	{r4, r5, r6, lr}
 80005d6:	4e0d      	ldr	r6, [pc, #52]	; (800060c <__libc_init_array+0x38>)
 80005d8:	4c0d      	ldr	r4, [pc, #52]	; (8000610 <__libc_init_array+0x3c>)
 80005da:	1ba4      	subs	r4, r4, r6
 80005dc:	10a4      	asrs	r4, r4, #2
 80005de:	2500      	movs	r5, #0
 80005e0:	42a5      	cmp	r5, r4
 80005e2:	d109      	bne.n	80005f8 <__libc_init_array+0x24>
 80005e4:	4e0b      	ldr	r6, [pc, #44]	; (8000614 <__libc_init_array+0x40>)
 80005e6:	4c0c      	ldr	r4, [pc, #48]	; (8000618 <__libc_init_array+0x44>)
 80005e8:	f000 f818 	bl	800061c <_init>
 80005ec:	1ba4      	subs	r4, r4, r6
 80005ee:	10a4      	asrs	r4, r4, #2
 80005f0:	2500      	movs	r5, #0
 80005f2:	42a5      	cmp	r5, r4
 80005f4:	d105      	bne.n	8000602 <__libc_init_array+0x2e>
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80005fc:	4798      	blx	r3
 80005fe:	3501      	adds	r5, #1
 8000600:	e7ee      	b.n	80005e0 <__libc_init_array+0xc>
 8000602:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000606:	4798      	blx	r3
 8000608:	3501      	adds	r5, #1
 800060a:	e7f2      	b.n	80005f2 <__libc_init_array+0x1e>
 800060c:	08000634 	.word	0x08000634
 8000610:	08000634 	.word	0x08000634
 8000614:	08000634 	.word	0x08000634
 8000618:	08000638 	.word	0x08000638

0800061c <_init>:
 800061c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800061e:	bf00      	nop
 8000620:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000622:	bc08      	pop	{r3}
 8000624:	469e      	mov	lr, r3
 8000626:	4770      	bx	lr

08000628 <_fini>:
 8000628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800062a:	bf00      	nop
 800062c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800062e:	bc08      	pop	{r3}
 8000630:	469e      	mov	lr, r3
 8000632:	4770      	bx	lr
