

================================================================
== Vivado HLS Report for 'stream_out_data_3'
================================================================
* Date:           Tue May 10 21:15:19 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.471 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |        1|    16900| 4.000 ns | 67.600 us |    1|  16900|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    16898|    16898|         4|          1|          1|  16896|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.93>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([704 x i32]* %row_buffer_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 8 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%startRowBufferIdx_V_s = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %startRowBufferIdx_V)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 9 'read' 'startRowBufferIdx_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outRowIdx_V_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %outRowIdx_V)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 10 'read' 'outRowIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)" [./src/conv2d_DSPopt.hpp:50]   --->   Operation 11 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader618.preheader" [./src/conv2d_DSPopt.hpp:59]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1354 = sext i10 %outRowIdx_V_read to i11" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 13 'sext' 'sext_ln1354' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.93ns)   --->   "%ret_V = add i11 %sext_ln1354, -1" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 14 'add' 'ret_V' <Predicate = (!skip_flag_read)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.75ns)   --->   "br label %.preheader617" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 15 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i15 [ 0, %.preheader618.preheader ], [ %add_ln65, %hls_label_49 ]" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%t_V_2 = phi i8 [ 0, %.preheader618.preheader ], [ %infoldIdx_V_2, %hls_label_49 ]"   --->   Operation 17 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%t_V = phi i8 [ 0, %.preheader618.preheader ], [ %select_ln96, %hls_label_49 ]" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 18 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%cycle_0 = phi i10 [ 0, %.preheader618.preheader ], [ %cycle, %hls_label_49 ]"   --->   Operation 19 'phi' 'cycle_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.86ns)   --->   "%icmp_ln65 = icmp eq i15 %indvar_flatten, -15872" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 20 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%add_ln65 = add i15 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 21 'add' 'add_ln65' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.loopexit.loopexit, label %hls_label_49" [./src/conv2d_DSPopt.hpp:65]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.85ns)   --->   "%icmp_ln66 = icmp eq i10 %cycle_0, -496" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 23 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.47ns)   --->   "%select_ln66 = select i1 %icmp_ln66, i10 0, i10 %cycle_0" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 24 'select' 'select_ln66' <Predicate = (!icmp_ln65)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%wr_V = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %t_V_2, i32 4, i32 5)" [./src/conv2d_DSPopt.hpp:70]   --->   Operation 25 'partselect' 'wr_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%simdIdx_V = trunc i8 %t_V_2 to i4" [./src/conv2d_DSPopt.hpp:71]   --->   Operation 26 'trunc' 'simdIdx_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.62ns)   --->   "%rowBufferIdx_V = add i2 %wr_V, %startRowBufferIdx_V_s" [./src/conv2d_DSPopt.hpp:77]   --->   Operation 27 'add' 'rowBufferIdx_V' <Predicate = (!icmp_ln65)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln544 = trunc i8 %t_V to i7" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 28 'trunc' 'trunc_ln544' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln544_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %trunc_ln544, i4 %simdIdx_V)" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 29 'bitconcatenate' 'zext_ln544_cast' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V to i11" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 30 'zext' 'zext_ln321' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.63ns) (grouped into DSP with root node add_ln321)   --->   "%mul_ln321 = mul i11 176, %zext_ln321" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 31 'mul' 'mul_ln321' <Predicate = (!icmp_ln65)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln321 = add i11 %mul_ln321, %zext_ln544_cast" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 32 'add' 'add_ln321' <Predicate = (!icmp_ln65)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i2 %wr_V to i11" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 33 'zext' 'zext_ln1353' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.94ns)   --->   "%ret_V_2 = add i11 %zext_ln1353, %ret_V" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 34 'add' 'ret_V_2' <Predicate = (!icmp_ln65)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %ret_V_2, i32 10)" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 35 'bitselect' 'tmp_7' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%icmp_ln891 = icmp sgt i11 %ret_V_2, 9" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 36 'icmp' 'icmp_ln891' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.33ns)   --->   "%or_ln83 = or i1 %tmp_7, %icmp_ln891" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 37 'or' 'or_ln83' <Predicate = (!icmp_ln65)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.85ns)   --->   "%icmp_ln96 = icmp eq i10 %select_ln66, -497" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 38 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln879 = icmp eq i8 %t_V_2, 47" [./src/conv2d_DSPopt.hpp:98]   --->   Operation 39 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln65)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.90ns)   --->   "%w_V = add i8 1, %t_V" [./src/conv2d_DSPopt.hpp:99]   --->   Operation 40 'add' 'w_V' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln96)   --->   "%select_ln98 = select i1 %icmp_ln879, i8 %w_V, i8 %t_V" [./src/conv2d_DSPopt.hpp:98]   --->   Operation 41 'select' 'select_ln98' <Predicate = (!icmp_ln65)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln96 = select i1 %icmp_ln96, i8 0, i8 %select_ln98" [./src/conv2d_DSPopt.hpp:96]   --->   Operation 42 'select' 'select_ln96' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.90ns)   --->   "%infoldIdx_V = add i8 1, %t_V_2" [./src/conv2d_DSPopt.hpp:105]   --->   Operation 43 'add' 'infoldIdx_V' <Predicate = (!icmp_ln65)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.44ns)   --->   "%infoldIdx_V_2 = select i1 %icmp_ln879, i8 0, i8 %infoldIdx_V" [./src/conv2d_DSPopt.hpp:102]   --->   Operation 44 'select' 'infoldIdx_V_2' <Predicate = (!icmp_ln65)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.93ns)   --->   "%cycle = add i10 1, %select_ln66" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 45 'add' 'cycle' <Predicate = (!icmp_ln65)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i11 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 46 'sext' 'sext_ln321' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%row_buffer_V_addr = getelementptr [704 x i32]* %row_buffer_V, i64 0, i64 %sext_ln321" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 47 'getelementptr' 'row_buffer_V_addr' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.35ns)   --->   "%row_buffer_V_load = load i32* %row_buffer_V_addr, align 4" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 48 'load' 'row_buffer_V_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 49 [1/2] (1.35ns)   --->   "%row_buffer_V_load = load i32* %row_buffer_V_addr, align 4" [./src/conv2d_DSPopt.hpp:80]   --->   Operation 49 'load' 'row_buffer_V_load' <Predicate = (!icmp_ln65)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 704> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i32 %row_buffer_V_load to i16" [./src/conv2d_DSPopt.hpp:89]   --->   Operation 50 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln65 & !or_ln83)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %row_buffer_V_load, i32 16, i32 31)" [./src/conv2d_DSPopt.hpp:91]   --->   Operation 51 'partselect' 'p_Result_s' <Predicate = (!icmp_ln65 & !or_ln83)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.42ns)   --->   "%v1_V = select i1 %or_ln83, i16 0, i16 %p_Result_s" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 52 'select' 'v1_V' <Predicate = (!icmp_ln65)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.42ns)   --->   "%v2_V = select i1 %or_ln83, i16 0, i16 %trunc_ln647" [./src/conv2d_DSPopt.hpp:83]   --->   Operation 53 'select' 'v2_V' <Predicate = (!icmp_ln65)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.75>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16896, i64 16896, i64 16896)"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49994)" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 55 'specregionbegin' 'tmp' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:72]   --->   Operation 56 'specpipeline' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_s_73 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %v1_V, i16 %v2_V)" [./src/conv2d_DSPopt.hpp:94]   --->   Operation 57 'bitconcatenate' 'p_Result_s_73' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %p_Result_s_73)" [./src/conv2d_DSPopt.hpp:94]   --->   Operation 58 'write' <Predicate = (!icmp_ln65)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49994, i32 %tmp)" [./src/conv2d_DSPopt.hpp:107]   --->   Operation 59 'specregionend' 'empty_74' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader617" [./src/conv2d_DSPopt.hpp:66]   --->   Operation 60 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 61 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:109]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outRowIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ startRowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0     (specinterface    ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
startRowBufferIdx_V_s (read             ) [ 0011110]
outRowIdx_V_read      (read             ) [ 0000000]
skip_flag_read        (read             ) [ 0111111]
br_ln59               (br               ) [ 0000000]
sext_ln1354           (sext             ) [ 0000000]
ret_V                 (add              ) [ 0011110]
br_ln65               (br               ) [ 0111110]
indvar_flatten        (phi              ) [ 0010000]
t_V_2                 (phi              ) [ 0010000]
t_V                   (phi              ) [ 0010000]
cycle_0               (phi              ) [ 0010000]
icmp_ln65             (icmp             ) [ 0011110]
add_ln65              (add              ) [ 0111110]
br_ln65               (br               ) [ 0000000]
icmp_ln66             (icmp             ) [ 0000000]
select_ln66           (select           ) [ 0000000]
wr_V                  (partselect       ) [ 0000000]
simdIdx_V             (trunc            ) [ 0000000]
rowBufferIdx_V        (add              ) [ 0000000]
trunc_ln544           (trunc            ) [ 0000000]
zext_ln544_cast       (bitconcatenate   ) [ 0000000]
zext_ln321            (zext             ) [ 0000000]
mul_ln321             (mul              ) [ 0000000]
add_ln321             (add              ) [ 0011000]
zext_ln1353           (zext             ) [ 0000000]
ret_V_2               (add              ) [ 0000000]
tmp_7                 (bitselect        ) [ 0000000]
icmp_ln891            (icmp             ) [ 0000000]
or_ln83               (or               ) [ 0011100]
icmp_ln96             (icmp             ) [ 0000000]
icmp_ln879            (icmp             ) [ 0000000]
w_V                   (add              ) [ 0000000]
select_ln98           (select           ) [ 0000000]
select_ln96           (select           ) [ 0111110]
infoldIdx_V           (add              ) [ 0000000]
infoldIdx_V_2         (select           ) [ 0111110]
cycle                 (add              ) [ 0111110]
sext_ln321            (sext             ) [ 0000000]
row_buffer_V_addr     (getelementptr    ) [ 0010100]
row_buffer_V_load     (load             ) [ 0000000]
trunc_ln647           (trunc            ) [ 0000000]
p_Result_s            (partselect       ) [ 0000000]
v1_V                  (select           ) [ 0010010]
v2_V                  (select           ) [ 0010010]
empty                 (speclooptripcount) [ 0000000]
tmp                   (specregionbegin  ) [ 0000000]
specpipeline_ln72     (specpipeline     ) [ 0000000]
p_Result_s_73         (bitconcatenate   ) [ 0000000]
write_ln94            (write            ) [ 0000000]
empty_74              (specregionend    ) [ 0000000]
br_ln66               (br               ) [ 0111110]
br_ln0                (br               ) [ 0000000]
ret_ln109             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="skip_flag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outRowIdx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outRowIdx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="startRowBufferIdx_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="startRowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49994"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="startRowBufferIdx_V_s_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="2" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="startRowBufferIdx_V_s/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="outRowIdx_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outRowIdx_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="skip_flag_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln94_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/5 "/>
</bind>
</comp>

<comp id="125" class="1004" name="row_buffer_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="0"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_V_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_buffer_V_load/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="indvar_flatten_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="1"/>
<pin id="140" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="indvar_flatten_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="15" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="t_V_2_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="1"/>
<pin id="151" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="t_V_2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="8" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="160" class="1005" name="t_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="8" slack="1"/>
<pin id="162" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="t_V_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="cycle_0_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cycle_0 (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="cycle_0_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cycle_0/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sext_ln1354_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="10" slack="0"/>
<pin id="184" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1354/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ret_V_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln65_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="15" slack="0"/>
<pin id="194" dir="0" index="1" bw="15" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln65_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="15" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln66_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="0" index="1" bw="10" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="select_ln66_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="wr_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="0" index="3" bw="4" slack="0"/>
<pin id="223" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wr_V/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="simdIdx_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="simdIdx_V/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="rowBufferIdx_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="1"/>
<pin id="235" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rowBufferIdx_V/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln544_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln544/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln544_cast_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="0"/>
<pin id="243" dir="0" index="1" bw="7" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln544_cast/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln321_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln1353_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1353/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ret_V_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="1"/>
<pin id="260" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="11" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln891_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln891/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="or_ln83_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln96_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="icmp_ln879_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="7" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="w_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_V/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln98_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="0"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln96_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="infoldIdx_V_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="infoldIdx_V/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="infoldIdx_V_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="infoldIdx_V_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cycle_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="10" slack="0"/>
<pin id="333" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cycle/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln321_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln321/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="trunc_ln647_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="v1_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="2"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v1_V/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="v2_V_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="2"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="16" slack="0"/>
<pin id="365" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v2_V/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Result_s_73_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="16" slack="1"/>
<pin id="371" dir="0" index="2" bw="16" slack="1"/>
<pin id="372" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s_73/5 "/>
</bind>
</comp>

<comp id="375" class="1007" name="grp_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="0" index="1" bw="2" slack="0"/>
<pin id="378" dir="0" index="2" bw="11" slack="0"/>
<pin id="379" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln321/2 add_ln321/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="startRowBufferIdx_V_s_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="1"/>
<pin id="385" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="startRowBufferIdx_V_s "/>
</bind>
</comp>

<comp id="388" class="1005" name="skip_flag_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="1"/>
<pin id="390" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="ret_V_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="1"/>
<pin id="394" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln65_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="401" class="1005" name="add_ln65_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="15" slack="0"/>
<pin id="403" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="406" class="1005" name="add_ln321_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="1"/>
<pin id="408" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

<comp id="411" class="1005" name="or_ln83_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="2"/>
<pin id="413" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln83 "/>
</bind>
</comp>

<comp id="417" class="1005" name="select_ln96_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="select_ln96 "/>
</bind>
</comp>

<comp id="422" class="1005" name="infoldIdx_V_2_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="infoldIdx_V_2 "/>
</bind>
</comp>

<comp id="427" class="1005" name="cycle_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="0"/>
<pin id="429" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="cycle "/>
</bind>
</comp>

<comp id="432" class="1005" name="row_buffer_V_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="10" slack="1"/>
<pin id="434" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="row_buffer_V_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="v1_V_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="1"/>
<pin id="439" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

<comp id="442" class="1005" name="v2_V_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="1"/>
<pin id="444" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="96" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="2" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="106" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="142" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="142" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="175" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="175" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="153" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="54" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="153" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="218" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="164" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="228" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="232" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="218" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="60" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="62" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="274"><net_src comp="257" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="262" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="270" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="210" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="66" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="153" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="68" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="164" pin="4"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="288" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="294" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="164" pin="4"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="282" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="300" pin="3"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="70" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="153" pin="4"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="288" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="40" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="316" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="210" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="343"><net_src comp="132" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="350"><net_src comp="76" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="132" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="20" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="78" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="344" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="80" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="340" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="373"><net_src comp="94" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="368" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="249" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="241" pin="3"/><net_sink comp="375" pin=2"/></net>

<net id="386"><net_src comp="100" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="391"><net_src comp="112" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="186" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="400"><net_src comp="192" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="198" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="409"><net_src comp="375" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="414"><net_src comp="276" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="420"><net_src comp="308" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="425"><net_src comp="322" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="430"><net_src comp="330" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="435"><net_src comp="125" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="440"><net_src comp="354" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="445"><net_src comp="361" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="368" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 }
 - Input state : 
	Port: stream_out_data.3 : row_buffer_V | {3 4 }
	Port: stream_out_data.3 : skip_flag | {1 }
	Port: stream_out_data.3 : outRowIdx_V | {1 }
	Port: stream_out_data.3 : startRowBufferIdx_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
	State 2
		icmp_ln65 : 1
		add_ln65 : 1
		br_ln65 : 2
		icmp_ln66 : 1
		select_ln66 : 2
		wr_V : 1
		simdIdx_V : 1
		rowBufferIdx_V : 2
		trunc_ln544 : 1
		zext_ln544_cast : 2
		zext_ln321 : 3
		mul_ln321 : 4
		add_ln321 : 5
		zext_ln1353 : 2
		ret_V_2 : 3
		tmp_7 : 4
		icmp_ln891 : 4
		or_ln83 : 5
		icmp_ln96 : 3
		icmp_ln879 : 1
		w_V : 1
		select_ln98 : 2
		select_ln96 : 4
		infoldIdx_V : 1
		infoldIdx_V_2 : 2
		cycle : 3
	State 3
		row_buffer_V_addr : 1
		row_buffer_V_load : 2
	State 4
		trunc_ln647 : 1
		p_Result_s : 1
		v1_V : 2
		v2_V : 2
	State 5
		write_ln94 : 1
		empty_74 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |            ret_V_fu_186           |    0    |    0    |    17   |
|          |          add_ln65_fu_198          |    0    |    0    |    22   |
|          |       rowBufferIdx_V_fu_232       |    0    |    0    |    9    |
|    add   |           ret_V_2_fu_257          |    0    |    0    |    18   |
|          |             w_V_fu_294            |    0    |    0    |    15   |
|          |         infoldIdx_V_fu_316        |    0    |    0    |    15   |
|          |            cycle_fu_330           |    0    |    0    |    17   |
|----------|-----------------------------------|---------|---------|---------|
|          |         select_ln66_fu_210        |    0    |    0    |    9    |
|          |         select_ln98_fu_300        |    0    |    0    |    8    |
|  select  |         select_ln96_fu_308        |    0    |    0    |    8    |
|          |        infoldIdx_V_2_fu_322       |    0    |    0    |    8    |
|          |            v1_V_fu_354            |    0    |    0    |    16   |
|          |            v2_V_fu_361            |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln65_fu_192         |    0    |    0    |    13   |
|          |          icmp_ln66_fu_204         |    0    |    0    |    13   |
|   icmp   |         icmp_ln891_fu_270         |    0    |    0    |    13   |
|          |          icmp_ln96_fu_282         |    0    |    0    |    13   |
|          |         icmp_ln879_fu_288         |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|
|    or    |           or_ln83_fu_276          |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|  muladd  |             grp_fu_375            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          | startRowBufferIdx_V_s_read_fu_100 |    0    |    0    |    0    |
|   read   |    outRowIdx_V_read_read_fu_106   |    0    |    0    |    0    |
|          |     skip_flag_read_read_fu_112    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   write  |      write_ln94_write_fu_118      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   sext   |         sext_ln1354_fu_182        |    0    |    0    |    0    |
|          |         sext_ln321_fu_336         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|            wr_V_fu_218            |    0    |    0    |    0    |
|          |         p_Result_s_fu_344         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          simdIdx_V_fu_228         |    0    |    0    |    0    |
|   trunc  |         trunc_ln544_fu_237        |    0    |    0    |    0    |
|          |         trunc_ln647_fu_340        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|bitconcatenate|       zext_ln544_cast_fu_241      |    0    |    0    |    0    |
|          |        p_Result_s_73_fu_368       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |         zext_ln321_fu_249         |    0    |    0    |    0    |
|          |         zext_ln1353_fu_253        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|            tmp_7_fu_262           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    1    |    0    |   243   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln321_reg_406      |   11   |
|       add_ln65_reg_401      |   15   |
|       cycle_0_reg_171       |   10   |
|        cycle_reg_427        |   10   |
|      icmp_ln65_reg_397      |    1   |
|    indvar_flatten_reg_138   |   15   |
|    infoldIdx_V_2_reg_422    |    8   |
|       or_ln83_reg_411       |    1   |
|        ret_V_reg_392        |   11   |
|  row_buffer_V_addr_reg_432  |   10   |
|     select_ln96_reg_417     |    8   |
|    skip_flag_read_reg_388   |    1   |
|startRowBufferIdx_V_s_reg_383|    2   |
|        t_V_2_reg_149        |    8   |
|         t_V_reg_160         |    8   |
|         v1_V_reg_437        |   16   |
|         v2_V_reg_442        |   16   |
+-----------------------------+--------+
|            Total            |   151  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_132 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||  0.755  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   243  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   151  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   151  |   252  |
+-----------+--------+--------+--------+--------+
