<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RtcMode1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">RtcMode1 Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_d21___r_t_c.html">Real-Time Counter</a> &#124; <a class="el" href="group___s_a_m_l21___r_t_c.html">Real-Time Counter</a> &#124; <a class="el" href="group___s_a_m_r21___r_t_c.html">Real-Time Counter</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>RTC_MODE1 hardware registers.  
 <a href="struct_rtc_mode1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:abc953796e153257ef23f96db59073ff4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_t_r_l___type.html">RTC_MODE1_CTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#abc953796e153257ef23f96db59073ff4">CTRL</a></td></tr>
<tr class="memdesc:abc953796e153257ef23f96db59073ff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 16) MODE1 Control.  <a href="#abc953796e153257ef23f96db59073ff4">More...</a><br /></td></tr>
<tr class="separator:abc953796e153257ef23f96db59073ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1779f0fc09662a56db255c1637c56c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___r_e_a_d_r_e_q___type.html">RTC_READREQ_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#aa1779f0fc09662a56db255c1637c56c0">READREQ</a></td></tr>
<tr class="memdesc:aa1779f0fc09662a56db255c1637c56c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x02 (R/W 16) Read Request.  <a href="#aa1779f0fc09662a56db255c1637c56c0">More...</a><br /></td></tr>
<tr class="separator:aa1779f0fc09662a56db255c1637c56c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3fb986310c6f3687e484ac365def5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___e_v_c_t_r_l___type.html">RTC_MODE1_EVCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a4c3fb986310c6f3687e484ac365def5b">EVCTRL</a></td></tr>
<tr class="memdesc:a4c3fb986310c6f3687e484ac365def5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x04 (R/W 16) MODE1 Event Control.  <a href="#a4c3fb986310c6f3687e484ac365def5b">More...</a><br /></td></tr>
<tr class="separator:a4c3fb986310c6f3687e484ac365def5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db76753ed9b826cdbd18a33586df2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___i_n_t_e_n_c_l_r___type.html">RTC_MODE1_INTENCLR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a8db76753ed9b826cdbd18a33586df2ca">INTENCLR</a></td></tr>
<tr class="memdesc:a8db76753ed9b826cdbd18a33586df2ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x06 (R/W 8) MODE1 Interrupt Enable Clear.  <a href="#a8db76753ed9b826cdbd18a33586df2ca">More...</a><br /></td></tr>
<tr class="separator:a8db76753ed9b826cdbd18a33586df2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c738715c84f2e64ffdb4e522423fc2b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___i_n_t_e_n_s_e_t___type.html">RTC_MODE1_INTENSET_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a3c738715c84f2e64ffdb4e522423fc2b">INTENSET</a></td></tr>
<tr class="memdesc:a3c738715c84f2e64ffdb4e522423fc2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x07 (R/W 8) MODE1 Interrupt Enable Set.  <a href="#a3c738715c84f2e64ffdb4e522423fc2b">More...</a><br /></td></tr>
<tr class="separator:a3c738715c84f2e64ffdb4e522423fc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ea2caf2becf706915e27b1b952effd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___i_n_t_f_l_a_g___type.html">RTC_MODE1_INTFLAG_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#ad4ea2caf2becf706915e27b1b952effd">INTFLAG</a></td></tr>
<tr class="memdesc:ad4ea2caf2becf706915e27b1b952effd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x08 (R/W 8) MODE1 Interrupt Flag Status and Clear.  <a href="#ad4ea2caf2becf706915e27b1b952effd">More...</a><br /></td></tr>
<tr class="separator:ad4ea2caf2becf706915e27b1b952effd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a090acd0ea687f5a1b4f3e109c9133e77">Reserved1</a> [0x1]</td></tr>
<tr class="separator:a090acd0ea687f5a1b4f3e109c9133e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fb82dd8352b8ac5b64e276ab0b5268"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___s_t_a_t_u_s___type.html">RTC_STATUS_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a18fb82dd8352b8ac5b64e276ab0b5268">STATUS</a></td></tr>
<tr class="memdesc:a18fb82dd8352b8ac5b64e276ab0b5268"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0A (R/W 8) Status.  <a href="#a18fb82dd8352b8ac5b64e276ab0b5268">More...</a><br /></td></tr>
<tr class="separator:a18fb82dd8352b8ac5b64e276ab0b5268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291f72f633a731e348a16601bc63a11a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___d_b_g_c_t_r_l___type.html">RTC_DBGCTRL_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a291f72f633a731e348a16601bc63a11a">DBGCTRL</a></td></tr>
<tr class="memdesc:a291f72f633a731e348a16601bc63a11a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0B (R/W 8) Debug Control.  <a href="#a291f72f633a731e348a16601bc63a11a">More...</a><br /></td></tr>
<tr class="separator:a291f72f633a731e348a16601bc63a11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6895b43aadf5f05e11817146109d789a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___f_r_e_q_c_o_r_r___type.html">RTC_FREQCORR_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a6895b43aadf5f05e11817146109d789a">FREQCORR</a></td></tr>
<tr class="memdesc:a6895b43aadf5f05e11817146109d789a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x0C (R/W 8) Frequency Correction.  <a href="#a6895b43aadf5f05e11817146109d789a">More...</a><br /></td></tr>
<tr class="separator:a6895b43aadf5f05e11817146109d789a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a512f5fb5ac6fa6a33d614ee5a018dfd3">Reserved2</a> [0x3]</td></tr>
<tr class="separator:a512f5fb5ac6fa6a33d614ee5a018dfd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0808842545395ceeb23b965868dd47a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_o_u_n_t___type.html">RTC_MODE1_COUNT_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a0808842545395ceeb23b965868dd47a5">COUNT</a></td></tr>
<tr class="memdesc:a0808842545395ceeb23b965868dd47a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/W 16) MODE1 Counter Value.  <a href="#a0808842545395ceeb23b965868dd47a5">More...</a><br /></td></tr>
<tr class="separator:a0808842545395ceeb23b965868dd47a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19120e3c32047cf7063f82b3c5168578"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a19120e3c32047cf7063f82b3c5168578">Reserved3</a> [0x2]</td></tr>
<tr class="separator:a19120e3c32047cf7063f82b3c5168578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d92b9cf8b55f7293409f66fb6c251dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___p_e_r___type.html">RTC_MODE1_PER_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a1d92b9cf8b55f7293409f66fb6c251dc">PER</a></td></tr>
<tr class="memdesc:a1d92b9cf8b55f7293409f66fb6c251dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x14 (R/W 16) MODE1 Counter Period.  <a href="#a1d92b9cf8b55f7293409f66fb6c251dc">More...</a><br /></td></tr>
<tr class="separator:a1d92b9cf8b55f7293409f66fb6c251dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb8a8dce919f0c98e4427301fb81799"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#afdb8a8dce919f0c98e4427301fb81799">Reserved4</a> [0x2]</td></tr>
<tr class="separator:afdb8a8dce919f0c98e4427301fb81799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2620376e6e5f0659b0912dc53882fd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_o_m_p___type.html">RTC_MODE1_COMP_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#aa2620376e6e5f0659b0912dc53882fd6">COMP</a> [2]</td></tr>
<tr class="memdesc:aa2620376e6e5f0659b0912dc53882fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x18 (R/W 16) MODE1 Compare n Value.  <a href="#aa2620376e6e5f0659b0912dc53882fd6">More...</a><br /></td></tr>
<tr class="separator:aa2620376e6e5f0659b0912dc53882fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d86e69be0b8cc61a56fe83fba568a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_t_r_l_a___type.html">RTC_MODE1_CTRLA_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#ab7d86e69be0b8cc61a56fe83fba568a8">CTRLA</a></td></tr>
<tr class="memdesc:ab7d86e69be0b8cc61a56fe83fba568a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x00 (R/W 16) MODE1 Control A.  <a href="#ab7d86e69be0b8cc61a56fe83fba568a8">More...</a><br /></td></tr>
<tr class="separator:ab7d86e69be0b8cc61a56fe83fba568a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b16d3817626988ef5ca353ae9d1bda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_r_t_c___m_o_d_e1___s_y_n_c_b_u_s_y___type.html">RTC_MODE1_SYNCBUSY_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a95b16d3817626988ef5ca353ae9d1bda">SYNCBUSY</a></td></tr>
<tr class="memdesc:a95b16d3817626988ef5ca353ae9d1bda"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x10 (R/ 32) MODE1 Synchronization Busy Status.  <a href="#a95b16d3817626988ef5ca353ae9d1bda">More...</a><br /></td></tr>
<tr class="separator:a95b16d3817626988ef5ca353ae9d1bda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eac33fb2a199f00fcf52a63a268b5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a7eac33fb2a199f00fcf52a63a268b5a7">Reserved5</a> [0x2]</td></tr>
<tr class="separator:a7eac33fb2a199f00fcf52a63a268b5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b110181be7dd16c27b56107e2600641"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#a7b110181be7dd16c27b56107e2600641">Reserved6</a> [0x1C]</td></tr>
<tr class="separator:a7b110181be7dd16c27b56107e2600641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad313eeebb1d758c06e730cae2cf61dc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___g_p___type.html">RTC_GP_Type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_rtc_mode1.html#ad313eeebb1d758c06e730cae2cf61dc3">GP</a> [4]</td></tr>
<tr class="memdesc:ad313eeebb1d758c06e730cae2cf61dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset: 0x40 (R/W 32) General Purpose.  <a href="#ad313eeebb1d758c06e730cae2cf61dc3">More...</a><br /></td></tr>
<tr class="separator:ad313eeebb1d758c06e730cae2cf61dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>RTC_MODE1 hardware registers. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01015">1015</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa2620376e6e5f0659b0912dc53882fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2620376e6e5f0659b0912dc53882fd6">&#9670;&nbsp;</a></span>COMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_o_m_p___type.html">RTC_MODE1_COMP_Type</a> COMP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x18 (R/W 16) MODE1 Compare n Value. </p>
<p>Offset: 0x20 (R/W 16) MODE1 Compare n Value. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01031">1031</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a0808842545395ceeb23b965868dd47a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0808842545395ceeb23b965868dd47a5">&#9670;&nbsp;</a></span>COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_o_u_n_t___type.html">RTC_MODE1_COUNT_Type</a> COUNT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/W 16) MODE1 Counter Value. </p>
<p>Offset: 0x18 (R/W 16) MODE1 Counter Value. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01027">1027</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="abc953796e153257ef23f96db59073ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc953796e153257ef23f96db59073ff4">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_t_r_l___type.html">RTC_MODE1_CTRL_Type</a> CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 16) MODE1 Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01016">1016</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="ab7d86e69be0b8cc61a56fe83fba568a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d86e69be0b8cc61a56fe83fba568a8">&#9670;&nbsp;</a></span>CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___c_t_r_l_a___type.html">RTC_MODE1_CTRLA_Type</a> CTRLA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x00 (R/W 16) MODE1 Control A. </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc__100_8h_source.html#l01346">1346</a> of file <a class="el" href="component_2rtc__100_8h_source.html">rtc_100.h</a>.</p>

</div>
</div>
<a id="a291f72f633a731e348a16601bc63a11a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a291f72f633a731e348a16601bc63a11a">&#9670;&nbsp;</a></span>DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___d_b_g_c_t_r_l___type.html">RTC_DBGCTRL_Type</a> DBGCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0B (R/W 8) Debug Control. </p>
<p>Offset: 0x0E (R/W 8) Debug Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01024">1024</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a4c3fb986310c6f3687e484ac365def5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3fb986310c6f3687e484ac365def5b">&#9670;&nbsp;</a></span>EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___e_v_c_t_r_l___type.html">RTC_MODE1_EVCTRL_Type</a> EVCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x04 (R/W 16) MODE1 Event Control. </p>
<p>Offset: 0x04 (R/W 32) MODE1 Event Control. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01018">1018</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a6895b43aadf5f05e11817146109d789a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6895b43aadf5f05e11817146109d789a">&#9670;&nbsp;</a></span>FREQCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___f_r_e_q_c_o_r_r___type.html">RTC_FREQCORR_Type</a> FREQCORR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0C (R/W 8) Frequency Correction. </p>
<p>Offset: 0x14 (R/W 8) Frequency Correction. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01025">1025</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="ad313eeebb1d758c06e730cae2cf61dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad313eeebb1d758c06e730cae2cf61dc3">&#9670;&nbsp;</a></span>GP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___g_p___type.html">RTC_GP_Type</a> GP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x40 (R/W 32) General Purpose. </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc__100_8h_source.html#l01363">1363</a> of file <a class="el" href="component_2rtc__100_8h_source.html">rtc_100.h</a>.</p>

</div>
</div>
<a id="a8db76753ed9b826cdbd18a33586df2ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db76753ed9b826cdbd18a33586df2ca">&#9670;&nbsp;</a></span>INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___i_n_t_e_n_c_l_r___type.html">RTC_MODE1_INTENCLR_Type</a> INTENCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x06 (R/W 8) MODE1 Interrupt Enable Clear. </p>
<p>Offset: 0x08 (R/W 16) MODE1 Interrupt Enable Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01019">1019</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a3c738715c84f2e64ffdb4e522423fc2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c738715c84f2e64ffdb4e522423fc2b">&#9670;&nbsp;</a></span>INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___i_n_t_e_n_s_e_t___type.html">RTC_MODE1_INTENSET_Type</a> INTENSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x07 (R/W 8) MODE1 Interrupt Enable Set. </p>
<p>Offset: 0x0A (R/W 16) MODE1 Interrupt Enable Set. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01020">1020</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="ad4ea2caf2becf706915e27b1b952effd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ea2caf2becf706915e27b1b952effd">&#9670;&nbsp;</a></span>INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___i_n_t_f_l_a_g___type.html">RTC_MODE1_INTFLAG_Type</a> INTFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x08 (R/W 8) MODE1 Interrupt Flag Status and Clear. </p>
<p>Offset: 0x0C (R/W 16) MODE1 Interrupt Flag Status and Clear. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01021">1021</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a1d92b9cf8b55f7293409f66fb6c251dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d92b9cf8b55f7293409f66fb6c251dc">&#9670;&nbsp;</a></span>PER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___m_o_d_e1___p_e_r___type.html">RTC_MODE1_PER_Type</a> PER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x14 (R/W 16) MODE1 Counter Period. </p>
<p>Offset: 0x1C (R/W 16) MODE1 Counter Period. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01029">1029</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="aa1779f0fc09662a56db255c1637c56c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1779f0fc09662a56db255c1637c56c0">&#9670;&nbsp;</a></span>READREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___r_e_a_d_r_e_q___type.html">RTC_READREQ_Type</a> READREQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x02 (R/W 16) Read Request. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01017">1017</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a090acd0ea687f5a1b4f3e109c9133e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090acd0ea687f5a1b4f3e109c9133e77">&#9670;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01022">1022</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a512f5fb5ac6fa6a33d614ee5a018dfd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512f5fb5ac6fa6a33d614ee5a018dfd3">&#9670;&nbsp;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01026">1026</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a19120e3c32047cf7063f82b3c5168578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19120e3c32047cf7063f82b3c5168578">&#9670;&nbsp;</a></span>Reserved3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01028">1028</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="afdb8a8dce919f0c98e4427301fb81799"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdb8a8dce919f0c98e4427301fb81799">&#9670;&nbsp;</a></span>Reserved4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01030">1030</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a7eac33fb2a199f00fcf52a63a268b5a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7eac33fb2a199f00fcf52a63a268b5a7">&#9670;&nbsp;</a></span>Reserved5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rtc__100_8h_source.html#l01360">1360</a> of file <a class="el" href="component_2rtc__100_8h_source.html">rtc_100.h</a>.</p>

</div>
</div>
<a id="a7b110181be7dd16c27b56107e2600641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b110181be7dd16c27b56107e2600641">&#9670;&nbsp;</a></span>Reserved6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="component_2rtc__100_8h_source.html#l01362">1362</a> of file <a class="el" href="component_2rtc__100_8h_source.html">rtc_100.h</a>.</p>

</div>
</div>
<a id="a18fb82dd8352b8ac5b64e276ab0b5268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fb82dd8352b8ac5b64e276ab0b5268">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="union_r_t_c___s_t_a_t_u_s___type.html">RTC_STATUS_Type</a> STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x0A (R/W 8) Status. </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html#l01023">1023</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a>.</p>

</div>
</div>
<a id="a95b16d3817626988ef5ca353ae9d1bda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b16d3817626988ef5ca353ae9d1bda">&#9670;&nbsp;</a></span>SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> <a class="el" href="union_r_t_c___m_o_d_e1___s_y_n_c_b_u_s_y___type.html">RTC_MODE1_SYNCBUSY_Type</a> SYNCBUSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Offset: 0x10 (R/ 32) MODE1 Synchronization Busy Status. </p>

<p class="definition">Definition at line <a class="el" href="component_2rtc__100_8h_source.html#l01354">1354</a> of file <a class="el" href="component_2rtc__100_8h_source.html">rtc_100.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/sam0_common/include/cmsis/samd21/include/component/<a class="el" href="cpu_2sam0__common_2include_2cmsis_2samd21_2include_2component_2rtc_8h_source.html">rtc.h</a></li>
<li>cpu/sam0_common/include/cmsis/saml21/include/component/<a class="el" href="component_2rtc__100_8h_source.html">rtc_100.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:21 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
