<stg><name>VertexMem</name>


<trans_list>

<trans id="644" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
<literal name="p_vld4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="p_vld3" val="0"/>
</and_exp><and_exp><literal name="done_1_0" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="8" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="12" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="13" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="512" op_0_bw="32">
<![CDATA[
:0  %tmp_data_V = alloca i512

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="512" op_0_bw="32">
<![CDATA[
:1  %tmp_data_V_1 = alloca i512

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="32">
<![CDATA[
:2  %p_Val2_s = alloca i512

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32">
<![CDATA[
:3  %ready_0_1 = alloca i1

]]></Node>
<StgValue><ssdm name="ready_0_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="32">
<![CDATA[
:4  %ready_1_1 = alloca i1

]]></Node>
<StgValue><ssdm name="ready_1_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i512* %tmps_write_data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i64* %tmps_write_addr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i512* %tmps_read_data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i64* %tmps_read_addr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface(i512* %rankings_write_data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecInterface(i64* %rankings_write_addr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i512* %rankings_read_data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i64* %rankings_read_addr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i512* %degrees_read_data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i64* %degrees_read_addr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i1025* %vertex_out_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface(i1025* %vertex_out_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface(i1025* %vertex_in_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1025" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecInterface(i1025* %vertex_in_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecInterface(i65* %vertex_req_q_fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface(i65* %vertex_req_q_fifo_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecInterface(i65* %scatter_req_q_fifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_out_q_fifo_V_1), !map !107

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_out_q_fifo_V_0), !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_in_q_fifo_V_1), !map !125

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_in_q_fifo_V_0), !map !132

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i65* %vertex_req_q_fifo_V_1), !map !139

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i65* %vertex_req_q_fifo_V_0), !map !149

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_in_q_peek_val_1), !map !159

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1025">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i1025* %vertex_in_q_peek_val_0), !map !166

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i65* %vertex_req_q_peek_val_1), !map !173

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecBitsMap(i65* %vertex_req_q_peek_val_0), !map !183

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecBitsMap(i65* %scatter_req_q_peek_val), !map !193

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="65">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecBitsMap(i65* %scatter_req_q_fifo_V), !map !203

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecBitsMap(i64* %degrees_read_addr_V), !map !213

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecBitsMap(i512* %degrees_read_data_V_data_V), !map !217

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecBitsMap(i512* %degrees_read_peek_data_V), !map !221

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecBitsMap(i64* %degrees_write_addr_V), !map !225

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecBitsMap(i512* %degrees_write_data_V_data_V), !map !229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecBitsMap(i64* %rankings_read_addr_V), !map !233

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecBitsMap(i512* %rankings_read_data_V_data_V), !map !237

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecBitsMap(i512* %rankings_read_peek_data_V), !map !241

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecBitsMap(i64* %rankings_write_addr_V), !map !245

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecBitsMap(i512* %rankings_write_data_V_data_V), !map !249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecBitsMap(i64* %tmps_read_addr_V), !map !253

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecBitsMap(i512* %tmps_read_data_V_data_V), !map !257

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecBitsMap(i512* %tmps_read_peek_data_V), !map !261

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecBitsMap(i64* %tmps_write_addr_V), !map !265

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecBitsMap(i512* %tmps_write_data_V_data_V), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @VertexMem_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:50  br label %"tlp::istream<VertexReq>::try_read.region1"

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="512" op_0_bw="512">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:0  %tmp_data_V_load = load i512* %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_data_V_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="512" op_0_bw="512">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:1  %tmp_data_V_1_load = load i512* %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="tmp_data_V_1_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:2  %ready_0_1_load = load i1* %ready_0_1

]]></Node>
<StgValue><ssdm name="ready_0_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:3  %ready_1_1_load = load i1* %ready_1_1

]]></Node>
<StgValue><ssdm name="ready_1_1_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:4  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

]]></Node>
<StgValue><ssdm name="loop_begin"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:5  %rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="66" op_0_bw="66" op_1_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:7  %scatter_req_q_fifo_V_read = call { i1, i65 } @_ssdm_op_NbRead.ap_fifo.volatile.i65P(i65* %scatter_req_q_fifo_V)

]]></Node>
<StgValue><ssdm name="scatter_req_q_fifo_V_read"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:8  %empty_n = extractvalue { i1, i65 } %scatter_req_q_fifo_V_read, 0

]]></Node>
<StgValue><ssdm name="empty_n"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="65" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:9  %tmp53 = extractvalue { i1, i65 } %scatter_req_q_fifo_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:10  %elem_val_offset = trunc i65 %tmp53 to i32

]]></Node>
<StgValue><ssdm name="elem_val_offset"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:11  %elem_val_length = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp53, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="elem_val_length"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:12  %rend47_c = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin1) nounwind

]]></Node>
<StgValue><ssdm name="rend47_c"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region1:13  br i1 %empty_n, label %.critedge, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:0  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:1  %rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
hls_label_2_begin:2  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="66" op_0_bw="66" op_1_bw="65">
<![CDATA[
hls_label_2_begin:3  %vertex_req_q_fifo_V_0_read = call { i1, i65 } @_ssdm_op_NbRead.ap_fifo.volatile.i65P(i65* %vertex_req_q_fifo_V_0)

]]></Node>
<StgValue><ssdm name="vertex_req_q_fifo_V_0_read"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="66">
<![CDATA[
hls_label_2_begin:4  %p_vld4 = extractvalue { i1, i65 } %vertex_req_q_fifo_V_0_read, 0

]]></Node>
<StgValue><ssdm name="p_vld4"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="65" op_0_bw="66">
<![CDATA[
hls_label_2_begin:5  %tmp_263 = extractvalue { i1, i65 } %vertex_req_q_fifo_V_0_read, 1

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="65">
<![CDATA[
hls_label_2_begin:6  %trunc_ln166 = trunc i65 %tmp_263 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:7  %elem_val_length_1_new = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_263, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="elem_val_length_1_new"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_begin:8  %rend45_c_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin3) nounwind

]]></Node>
<StgValue><ssdm name="rend45_c_0"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_begin:9  br i1 %p_vld4, label %.critedge143.0.preheader, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
<literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.critedge143.0.preheader:0  br label %.critedge143.0

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:0  %call_ret = call fastcc { i32, i32 } @"reg<VertexReq>"(i32 %elem_val_offset, i32 %elem_val_length)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.critedge143.0:0  %resp_degree_2_0 = phi i512 [ %resp_degree_4_0, %vertices_gather_end ], [ %tmp_data_V_1_load, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="resp_degree_2_0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.critedge143.0:1  %resp_ranking_2_0 = phi i512 [ %resp_ranking_4_0, %vertices_gather_end ], [ %tmp_data_V_load, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="resp_ranking_2_0"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.0:2  %data_ready_tmp_0_0 = phi i1 [ %data_ready_tmp_3_0, %vertices_gather_end ], [ false, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="data_ready_tmp_0_0"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.0:3  %addr_ready_tmp_0_0 = phi i1 [ %addr_ready_tmp_3_0, %vertices_gather_end ], [ false, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="addr_ready_tmp_0_0"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.0:4  %valid_ranking_0_0 = phi i1 [ %valid_ranking_3_0, %vertices_gather_end ], [ false, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="valid_ranking_0_0"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.0:5  %valid_degree_0_0 = phi i1 [ %valid_degree_3_0, %vertices_gather_end ], [ false, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="valid_degree_0_0"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.0:6  %addr_ready_ranking_0_0 = phi i1 [ %addr_ready_ranking_3_0, %vertices_gather_end ], [ false, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="addr_ready_ranking_0_0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.0:7  %data_ready_ranking_0_0 = phi i1 [ %data_ready_ranking_3_0, %vertices_gather_end ], [ false, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="data_ready_ranking_0_0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.0:10  %i_rd_resp_0_0 = phi i32 [ %i_rd_resp_2_0, %vertices_gather_end ], [ 0, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_rd_resp_0_0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.0:11  %i_wr_0_0 = phi i32 [ %i_wr_2_0, %vertices_gather_end ], [ 0, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_wr_0_0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge143.0:12  %icmp_ln105 = icmp ult i32 %i_wr_0_0, %elem_val_length_1_new

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertices_gather_begin:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge16.0:1  %icmp_ln125 = icmp ult i32 %i_rd_resp_0_0, %elem_val_length_1_new

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %valid_degree_0_0, label %._crit_edge19.0, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_degree_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region:0  %rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_degree_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln36"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_degree_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="513" op_0_bw="513" op_1_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region:2  %degrees_read = call { i1, i512 } @_ssdm_op_NbRead.ap_fifo.volatile.i512P(i512* %degrees_read_data_V_data_V)

]]></Node>
<StgValue><ssdm name="degrees_read"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_degree_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region:3  %p_vld = extractvalue { i1, i512 } %degrees_read, 0

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_degree_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="512" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region:4  %tmp_data_V_4 = extractvalue { i1, i512 } %degrees_read, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_degree_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region:5  %rend70_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str, i32 %rbegin) nounwind

]]></Node>
<StgValue><ssdm name="rend70_0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_degree_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region:6  br label %._crit_edge19.0

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge19.0:0  %p_Val2_3_0 = phi i512 [ %resp_degree_2_0, %3 ], [ %tmp_data_V_4, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region" ]

]]></Node>
<StgValue><ssdm name="p_Val2_3_0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge19.0:1  %valid_degree_1_0 = phi i1 [ %valid_degree_0_0, %3 ], [ %p_vld, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region" ]

]]></Node>
<StgValue><ssdm name="valid_degree_1_0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge19.0:2  br i1 %valid_ranking_0_0, label %._crit_edge20.0, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1"

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1:0  %rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln36"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="513" op_0_bw="513" op_1_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1:2  %rankings_read = call { i1, i512 } @_ssdm_op_NbRead.ap_fifo.volatile.i512P(i512* %rankings_read_data_V_data_V)

]]></Node>
<StgValue><ssdm name="rankings_read"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1:3  %p_vld1 = extractvalue { i1, i512 } %rankings_read, 0

]]></Node>
<StgValue><ssdm name="p_vld1"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="512" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1:4  %tmp_data_V_9 = extractvalue { i1, i512 } %rankings_read, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1:5  %rend66_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str, i32 %rbegin4) nounwind

]]></Node>
<StgValue><ssdm name="rend66_0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="valid_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1:6  br label %._crit_edge20.0

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge20.0:0  %p_Val2_2_0 = phi i512 [ %resp_ranking_2_0, %._crit_edge19.0 ], [ %tmp_data_V_9, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1" ]

]]></Node>
<StgValue><ssdm name="p_Val2_2_0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge20.0:1  %valid_ranking_1_0 = phi i1 [ %valid_ranking_0_0, %._crit_edge19.0 ], [ %p_vld1, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region1" ]

]]></Node>
<StgValue><ssdm name="valid_ranking_1_0"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="512">
<![CDATA[
._crit_edge20.0:2  %trunc_ln647 = trunc i512 %p_Val2_2_0 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="512">
<![CDATA[
._crit_edge20.0:3  %trunc_ln647_1 = trunc i512 %p_Val2_3_0 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:4  %p_Result_2_0_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:5  %p_Result_3_0_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_1"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:6  %p_Result_2_0_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:7  %p_Result_3_0_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:8  %p_Result_2_0_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:9  %p_Result_3_0_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_3"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:10  %p_Result_2_0_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_4"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:11  %p_Result_3_0_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_4"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:12  %p_Result_2_0_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_5"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:13  %p_Result_3_0_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_5"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:14  %p_Result_2_0_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_6"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:15  %p_Result_3_0_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_6"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:16  %p_Result_2_0_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_7"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:17  %p_Result_3_0_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_7"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:18  %p_Result_2_0_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_8"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:19  %p_Result_3_0_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_8"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:20  %p_Result_2_0_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_9"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:21  %p_Result_3_0_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_9"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:22  %p_Result_2_0_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_s"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:23  %p_Result_3_0_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_s"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:24  %p_Result_2_0_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_10"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:25  %p_Result_3_0_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_10"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:26  %p_Result_2_0_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_11"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:27  %p_Result_3_0_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_11"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:28  %p_Result_2_0_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_12"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:29  %p_Result_3_0_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_12"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:30  %p_Result_2_0_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_13"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:31  %p_Result_3_0_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_13"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:32  %p_Result_2_0_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_0, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_2_0_14"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.0:33  %p_Result_3_0_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_0, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_3_0_14"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge20.0:34  %and_ln136 = and i1 %valid_degree_1_0, %valid_ranking_1_0

]]></Node>
<StgValue><ssdm name="and_ln136"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:0  %rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:2  %tmp_3_1 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i1 false, i32 %p_Result_3_0_14, i32 %p_Result_2_0_14, i32 %p_Result_3_0_13, i32 %p_Result_2_0_13, i32 %p_Result_3_0_12, i32 %p_Result_2_0_12, i32 %p_Result_3_0_11, i32 %p_Result_2_0_11, i32 %p_Result_3_0_10, i32 %p_Result_2_0_10, i32 %p_Result_3_0_s, i32 %p_Result_2_0_s, i32 %p_Result_3_0_9, i32 %p_Result_2_0_9, i32 %p_Result_3_0_8, i32 %p_Result_2_0_8, i32 %p_Result_3_0_7, i32 %p_Result_2_0_7, i32 %p_Result_3_0_6, i32 %p_Result_2_0_6, i32 %p_Result_3_0_5, i32 %p_Result_2_0_5, i32 %p_Result_3_0_4, i32 %p_Result_2_0_4, i32 %p_Result_3_0_3, i32 %p_Result_2_0_3, i32 %p_Result_3_0_2, i32 %p_Result_2_0_2, i32 %p_Result_3_0_1, i32 %p_Result_2_0_1, i32 %trunc_ln647_1, i32 %trunc_ln647)

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:3  %full_n_s = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %vertex_out_q_fifo_V_0, i1025 %tmp_3_1)

]]></Node>
<StgValue><ssdm name="full_n_s"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:4  %rend93_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin6) nounwind

]]></Node>
<StgValue><ssdm name="rend93_0"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:5  %rbegin10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_empty_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln21"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:7  %tmp_13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1025P(i1025* %vertex_in_q_fifo_V_0, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:8  %rend102_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_empty_OC_region_str, i32 %rbegin10) nounwind

]]></Node>
<StgValue><ssdm name="rend102_0"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:9  br i1 %tmp_13, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region", label %vertices_gather_end

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:0  %rbegin11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_peek_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln59"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1025" op_0_bw="1025" op_1_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:2  %vertex_in_q_peek_val_0_read = call i1025 @_ssdm_op_Read.ap_auto.i1025P(i1025* %vertex_in_q_peek_val_0)

]]></Node>
<StgValue><ssdm name="vertex_in_q_peek_val_0_read"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:3  %rend104_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_peek_OC_region_str, i32 %rbegin11) nounwind

]]></Node>
<StgValue><ssdm name="rend104_0"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:4  %trunc_ln106 = trunc i1025 %vertex_in_q_peek_val_0_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:5  %trunc_ln = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:6  %val_assign_0_1 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="val_assign_0_1"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:7  %trunc_ln106_1 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:8  %val_assign_0_2 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="val_assign_0_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:9  %trunc_ln106_2 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="trunc_ln106_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:10  %val_assign_0_3 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="val_assign_0_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:11  %trunc_ln106_3 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="trunc_ln106_3"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:12  %val_assign_0_4 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="val_assign_0_4"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:13  %trunc_ln106_4 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="trunc_ln106_4"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:14  %val_assign_0_5 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="val_assign_0_5"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:15  %trunc_ln106_5 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="trunc_ln106_5"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:16  %val_assign_0_6 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="val_assign_0_6"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:17  %trunc_ln106_6 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="trunc_ln106_6"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:18  %val_assign_0_7 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="val_assign_0_7"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:19  %trunc_ln106_7 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="trunc_ln106_7"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:20  %val_assign_0_8 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="val_assign_0_8"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:21  %trunc_ln106_8 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="trunc_ln106_8"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:22  %val_assign_0_9 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 576, i32 607)

]]></Node>
<StgValue><ssdm name="val_assign_0_9"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:23  %trunc_ln106_9 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 608, i32 639)

]]></Node>
<StgValue><ssdm name="trunc_ln106_9"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:24  %val_assign_0_s = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 640, i32 671)

]]></Node>
<StgValue><ssdm name="val_assign_0_s"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:25  %trunc_ln106_s = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 672, i32 703)

]]></Node>
<StgValue><ssdm name="trunc_ln106_s"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:26  %val_assign_0_10 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 704, i32 735)

]]></Node>
<StgValue><ssdm name="val_assign_0_10"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:27  %trunc_ln106_10 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 736, i32 767)

]]></Node>
<StgValue><ssdm name="trunc_ln106_10"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:28  %val_assign_0_11 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 768, i32 799)

]]></Node>
<StgValue><ssdm name="val_assign_0_11"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:29  %trunc_ln106_11 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 800, i32 831)

]]></Node>
<StgValue><ssdm name="trunc_ln106_11"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:30  %val_assign_0_12 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 832, i32 863)

]]></Node>
<StgValue><ssdm name="val_assign_0_12"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:31  %trunc_ln106_12 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 864, i32 895)

]]></Node>
<StgValue><ssdm name="trunc_ln106_12"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:32  %val_assign_0_13 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 896, i32 927)

]]></Node>
<StgValue><ssdm name="val_assign_0_13"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:33  %trunc_ln106_13 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 928, i32 959)

]]></Node>
<StgValue><ssdm name="trunc_ln106_13"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:34  %val_assign_0_14 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 960, i32 991)

]]></Node>
<StgValue><ssdm name="val_assign_0_14"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:35  %trunc_ln106_14 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_0_read, i32 992, i32 1023)

]]></Node>
<StgValue><ssdm name="trunc_ln106_14"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:36  %tmp_data_V_5 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %val_assign_0_14, i32 %val_assign_0_13, i32 %val_assign_0_12, i32 %val_assign_0_11, i32 %val_assign_0_10, i32 %val_assign_0_s, i32 %val_assign_0_9, i32 %val_assign_0_8, i32 %val_assign_0_7, i32 %val_assign_0_6, i32 %val_assign_0_5, i32 %val_assign_0_4, i32 %val_assign_0_3, i32 %val_assign_0_2, i32 %val_assign_0_1, i32 %trunc_ln106)

]]></Node>
<StgValue><ssdm name="tmp_data_V_5"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:37  %tmp_data_V_7 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %trunc_ln106_14, i32 %trunc_ln106_13, i32 %trunc_ln106_12, i32 %trunc_ln106_11, i32 %trunc_ln106_10, i32 %trunc_ln106_s, i32 %trunc_ln106_9, i32 %trunc_ln106_8, i32 %trunc_ln106_7, i32 %trunc_ln106_6, i32 %trunc_ln106_5, i32 %trunc_ln106_4, i32 %trunc_ln106_3, i32 %trunc_ln106_2, i32 %trunc_ln106_1, i32 %trunc_ln)

]]></Node>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:38  %add_ln154 = add i32 %i_wr_0_0, %trunc_ln166

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:39  %tmp_25 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln154, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="28">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:40  %tmp_31 = zext i28 %tmp_25 to i64

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region:41  br i1 %addr_ready_ranking_0_0, label %._crit_edge23.0, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region"

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region:0  %rbegin12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln48"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region:2  %full_n_9 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %rankings_write_addr_V, i64 %tmp_31)

]]></Node>
<StgValue><ssdm name="full_n_9"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region:3  %rend127_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str, i32 %rbegin12) nounwind

]]></Node>
<StgValue><ssdm name="rend127_0"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region:4  br label %._crit_edge23.0

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge23.0:0  %addr_ready_ranking_1_0 = phi i1 [ %full_n_9, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region" ], [ %addr_ready_ranking_0_0, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region" ]

]]></Node>
<StgValue><ssdm name="addr_ready_ranking_1_0"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23.0:1  br i1 %data_ready_ranking_0_0, label %._crit_edge24.0, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region"

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region:0  %rbegin13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln58"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region:2  %full_n_3 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i512P(i512* %rankings_write_data_V_data_V, i512 %tmp_data_V_5)

]]></Node>
<StgValue><ssdm name="full_n_3"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region:3  %rend135_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str, i32 %rbegin13) nounwind

]]></Node>
<StgValue><ssdm name="rend135_0"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_ranking_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region:4  br label %._crit_edge24.0

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge24.0:0  %data_ready_ranking_1_0 = phi i1 [ %full_n_3, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region" ], [ %data_ready_ranking_0_0, %._crit_edge23.0 ]

]]></Node>
<StgValue><ssdm name="data_ready_ranking_1_0"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.0:1  br i1 %addr_ready_tmp_0_0, label %._crit_edge25.0, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region1"

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region1:0  %rbegin14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln48"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region1:2  %full_n_4 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %tmps_write_addr_V, i64 %tmp_31)

]]></Node>
<StgValue><ssdm name="full_n_4"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region1:3  %rend123_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str, i32 %rbegin14) nounwind

]]></Node>
<StgValue><ssdm name="rend123_0"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region1:4  br label %._crit_edge25.0

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge25.0:0  %addr_ready_tmp_1_0 = phi i1 [ %full_n_4, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region1" ], [ %addr_ready_tmp_0_0, %._crit_edge24.0 ]

]]></Node>
<StgValue><ssdm name="addr_ready_tmp_1_0"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.0:1  br i1 %data_ready_tmp_0_0, label %._crit_edge26.0, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region1"

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region1:0  %rbegin15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln58"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region1:2  %full_n_5 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i512P(i512* %tmps_write_data_V_data_V, i512 %tmp_data_V_7)

]]></Node>
<StgValue><ssdm name="full_n_5"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region1:3  %rend131_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str, i32 %rbegin15) nounwind

]]></Node>
<StgValue><ssdm name="rend131_0"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="data_ready_tmp_0_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region1:4  br label %._crit_edge26.0

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge26.0:0  %data_ready_tmp_1_0 = phi i1 [ %full_n_5, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region1" ], [ %data_ready_tmp_0_0, %._crit_edge25.0 ]

]]></Node>
<StgValue><ssdm name="data_ready_tmp_1_0"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge26.0:1  br i1 %addr_ready_ranking_1_0, label %4, label %vertices_gather_end

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %data_ready_ranking_1_0, label %5, label %vertices_gather_end

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %addr_ready_tmp_1_0, label %6, label %vertices_gather_end

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
<literal name="addr_ready_tmp_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %data_ready_tmp_1_0, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region", label %vertices_gather_end

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
<literal name="addr_ready_tmp_1_0" val="1"/>
<literal name="data_ready_tmp_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region:0  %rbegin16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
<literal name="addr_ready_tmp_1_0" val="1"/>
<literal name="data_ready_tmp_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
<literal name="addr_ready_tmp_1_0" val="1"/>
<literal name="data_ready_tmp_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1026" op_0_bw="1026" op_1_bw="1025" op_2_bw="1">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region:2  %empty_214 = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %vertex_in_q_fifo_V_0)

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
<literal name="addr_ready_tmp_1_0" val="1"/>
<literal name="data_ready_tmp_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region:3  %rend139_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin16) nounwind

]]></Node>
<StgValue><ssdm name="rend139_0"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
<literal name="addr_ready_tmp_1_0" val="1"/>
<literal name="data_ready_tmp_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region:4  %add_ln170 = add i32 %i_wr_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="tmp_13" val="1"/>
<literal name="addr_ready_ranking_1_0" val="1"/>
<literal name="data_ready_ranking_1_0" val="1"/>
<literal name="addr_ready_tmp_1_0" val="1"/>
<literal name="data_ready_tmp_1_0" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region:5  br label %vertices_gather_end

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end:0  %data_ready_tmp_3_0 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region" ], [ %data_ready_tmp_1_0, %6 ], [ %data_ready_tmp_1_0, %5 ], [ %data_ready_tmp_1_0, %4 ], [ %data_ready_tmp_1_0, %._crit_edge26.0 ], [ %data_ready_tmp_0_0, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region" ]

]]></Node>
<StgValue><ssdm name="data_ready_tmp_3_0"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end:1  %addr_ready_tmp_3_0 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region" ], [ true, %6 ], [ %addr_ready_tmp_1_0, %5 ], [ %addr_ready_tmp_1_0, %4 ], [ %addr_ready_tmp_1_0, %._crit_edge26.0 ], [ %addr_ready_tmp_0_0, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region" ]

]]></Node>
<StgValue><ssdm name="addr_ready_tmp_3_0"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end:2  %addr_ready_ranking_3_0 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region" ], [ true, %6 ], [ true, %5 ], [ true, %4 ], [ %addr_ready_ranking_1_0, %._crit_edge26.0 ], [ %addr_ready_ranking_0_0, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region" ]

]]></Node>
<StgValue><ssdm name="addr_ready_ranking_3_0"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end:3  %data_ready_ranking_3_0 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region" ], [ true, %6 ], [ true, %5 ], [ %data_ready_ranking_1_0, %4 ], [ %data_ready_ranking_1_0, %._crit_edge26.0 ], [ %data_ready_ranking_0_0, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region" ]

]]></Node>
<StgValue><ssdm name="data_ready_ranking_3_0"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
vertices_gather_end:4  %i_wr_2_0 = phi i32 [ %add_ln170, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region" ], [ %i_wr_0_0, %6 ], [ %i_wr_0_0, %5 ], [ %i_wr_0_0, %4 ], [ %i_wr_0_0, %._crit_edge26.0 ], [ %i_wr_0_0, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region" ]

]]></Node>
<StgValue><ssdm name="i_wr_2_0"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertices_gather_end:5  %empty_213 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
vertices_gather_end:6  br label %.critedge143.0

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.0:8  %i_rd_req_degree_0_0 = phi i32 [ %i_rd_req_degree_1_0, %vertices_gather_end ], [ 0, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_rd_req_degree_0_0"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.0:9  %i_rd_req_ranking_0_0 = phi i32 [ %i_rd_req_ranking_1_0, %vertices_gather_end ], [ 0, %.critedge143.0.preheader ]

]]></Node>
<StgValue><ssdm name="i_rd_req_ranking_0_0"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge143.0:13  br i1 %icmp_ln105, label %vertices_gather_begin, label %hls_label_2.loopexit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
vertices_gather_begin:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertices_gather_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln107"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertices_gather_begin:3  %icmp_ln109 = icmp ult i32 %i_rd_req_degree_0_0, %elem_val_length_1_new

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vertices_gather_begin:4  br i1 %icmp_ln109, label %1, label %._crit_edge14.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="33" op_0_bw="32">
<![CDATA[
:0  %zext_ln109 = zext i32 %i_rd_req_degree_0_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="33" op_0_bw="32">
<![CDATA[
:1  %zext_ln109_1 = zext i32 %i_rd_resp_0_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %add_ln109 = add i33 %zext_ln109_1, 800

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %icmp_ln109_1 = icmp ult i33 %zext_ln109, %add_ln109

]]></Node>
<StgValue><ssdm name="icmp_ln109_1"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln109_1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region", label %._crit_edge14.0

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:0  %add_ln112 = add i32 %i_rd_req_degree_0_0, %trunc_ln166

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:1  %tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln112, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="28">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:2  %tmp = zext i28 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:3  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln26"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:5  %full_n_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %degrees_read_addr_V, i64 %tmp)

]]></Node>
<StgValue><ssdm name="full_n_1"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:6  %rend58_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str, i32 %rbegin8) nounwind

]]></Node>
<StgValue><ssdm name="rend58_0"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:7  %add_ln114 = add i32 %i_rd_req_degree_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:8  %select_ln112 = select i1 %full_n_1, i32 %add_ln114, i32 %i_rd_req_degree_0_0

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln109" val="1"/>
<literal name="icmp_ln109_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region:9  br label %._crit_edge14.0

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge14.0:0  %i_rd_req_degree_1_0 = phi i32 [ %select_ln112, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region" ], [ %i_rd_req_degree_0_0, %vertices_gather_begin ], [ %i_rd_req_degree_0_0, %1 ]

]]></Node>
<StgValue><ssdm name="i_rd_req_degree_1_0"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.0:1  %icmp_ln116 = icmp ult i32 %i_rd_req_ranking_0_0, %elem_val_length_1_new

]]></Node>
<StgValue><ssdm name="icmp_ln116"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.0:2  br i1 %icmp_ln116, label %2, label %._crit_edge16.0

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="33" op_0_bw="32">
<![CDATA[
:0  %zext_ln116 = zext i32 %i_rd_req_ranking_0_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="33" op_0_bw="32">
<![CDATA[
:1  %zext_ln116_1 = zext i32 %i_rd_resp_0_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %add_ln116 = add i33 %zext_ln116_1, 800

]]></Node>
<StgValue><ssdm name="add_ln116"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %icmp_ln116_1 = icmp ult i33 %zext_ln116, %add_ln116

]]></Node>
<StgValue><ssdm name="icmp_ln116_1"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln116_1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1", label %._crit_edge16.0

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:0  %add_ln119 = add i32 %i_rd_req_ranking_0_0, %trunc_ln166

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:1  %tmp_3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln119, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="28">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:2  %tmp_4 = zext i28 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:3  %rbegin9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln26"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:5  %full_n_2 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %rankings_read_addr_V, i64 %tmp_4)

]]></Node>
<StgValue><ssdm name="full_n_2"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:6  %rend55_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str, i32 %rbegin9) nounwind

]]></Node>
<StgValue><ssdm name="rend55_0"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:7  %add_ln121 = add i32 %i_rd_req_ranking_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:8  %select_ln119 = select i1 %full_n_2, i32 %add_ln121, i32 %i_rd_req_ranking_0_0

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln116" val="1"/>
<literal name="icmp_ln116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1:9  br label %._crit_edge16.0

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge16.0:0  %i_rd_req_ranking_1_0 = phi i32 [ %select_ln119, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region1" ], [ %i_rd_req_ranking_0_0, %._crit_edge14.0 ], [ %i_rd_req_ranking_0_0, %2 ]

]]></Node>
<StgValue><ssdm name="i_rd_req_ranking_1_0"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge16.0:2  br i1 %icmp_ln125, label %3, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region"

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge20.0:35  br i1 %and_ln136, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region", label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region"

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
<literal name="full_n_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:5  %add_ln138 = add i32 %i_rd_resp_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:6  %xor_ln137 = xor i1 %full_n_s, true

]]></Node>
<StgValue><ssdm name="xor_ln137"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:7  %select_ln137 = select i1 %full_n_s, i32 %add_ln138, i32 %i_rd_resp_0_0

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
<literal name="icmp_ln125" val="1"/>
<literal name="and_ln136" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region:8  br label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region"

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:0  %resp_degree_4_0 = phi i512 [ %p_Val2_3_0, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region" ], [ %p_Val2_3_0, %._crit_edge20.0 ], [ %resp_degree_2_0, %._crit_edge16.0 ]

]]></Node>
<StgValue><ssdm name="resp_degree_4_0"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:1  %resp_ranking_4_0 = phi i512 [ %p_Val2_2_0, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region" ], [ %p_Val2_2_0, %._crit_edge20.0 ], [ %resp_ranking_2_0, %._crit_edge16.0 ]

]]></Node>
<StgValue><ssdm name="resp_ranking_4_0"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:2  %valid_ranking_3_0 = phi i1 [ %xor_ln137, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region" ], [ %valid_ranking_1_0, %._crit_edge20.0 ], [ %valid_ranking_0_0, %._crit_edge16.0 ]

]]></Node>
<StgValue><ssdm name="valid_ranking_3_0"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:3  %valid_degree_3_0 = phi i1 [ %xor_ln137, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region" ], [ %valid_degree_1_0, %._crit_edge20.0 ], [ %valid_degree_0_0, %._crit_edge16.0 ]

]]></Node>
<StgValue><ssdm name="valid_degree_3_0"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region:4  %i_rd_resp_2_0 = phi i32 [ %select_ln137, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region" ], [ %i_rd_resp_0_0, %._crit_edge20.0 ], [ %i_rd_resp_0_0, %._crit_edge16.0 ]

]]></Node>
<StgValue><ssdm name="i_rd_resp_2_0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_vld4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2.loopexit:0  br label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
hls_label_2:0  %resp_degree_5_0 = phi i512 [ %tmp_data_V_1_load, %hls_label_2_begin ], [ %resp_degree_2_0, %hls_label_2.loopexit ]

]]></Node>
<StgValue><ssdm name="resp_degree_5_0"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
hls_label_2:1  %resp_ranking_5_0 = phi i512 [ %tmp_data_V_load, %hls_label_2_begin ], [ %resp_ranking_2_0, %hls_label_2.loopexit ]

]]></Node>
<StgValue><ssdm name="resp_ranking_5_0"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
hls_label_2:2  %done_1_0 = phi i1 [ false, %hls_label_2_begin ], [ true, %hls_label_2.loopexit ]

]]></Node>
<StgValue><ssdm name="done_1_0"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:4  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2:5  br i1 %done_1_0, label %hls_label_2_end, label %"tlp::istream<VertexReq>::try_read.region"

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:0  %rbegin3_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_1"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln73"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="66" op_0_bw="66" op_1_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:2  %vertex_req_q_fifo_V_1_read = call { i1, i65 } @_ssdm_op_NbRead.ap_fifo.volatile.i65P(i65* %vertex_req_q_fifo_V_1)

]]></Node>
<StgValue><ssdm name="vertex_req_q_fifo_V_1_read"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:3  %p_vld3 = extractvalue { i1, i65 } %vertex_req_q_fifo_V_1_read, 0

]]></Node>
<StgValue><ssdm name="p_vld3"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="65" op_0_bw="66">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:4  %tmp_263_1 = extractvalue { i1, i65 } %vertex_req_q_fifo_V_1_read, 1

]]></Node>
<StgValue><ssdm name="tmp_263_1"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="65">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:5  %trunc_ln166_1 = trunc i65 %tmp_263_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:6  %elem_val_length_1_new69_1 = call i32 @_ssdm_op_PartSelect.i32.i65.i32.i32(i65 %tmp_263_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="elem_val_length_1_new69_1"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:7  %rend45_c_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([41 x i8]* @tlp_KD_KD_istream_MD_VertexReq_OD_KD_KD_try_read_OC_region_str, i32 %rbegin3_1) nounwind

]]></Node>
<StgValue><ssdm name="rend45_c_1"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<VertexReq>::try_read.region:8  br i1 %p_vld3, label %.critedge143.1.preheader, label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="done_1_0" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
.critedge143.1.preheader:0  br label %.critedge143.1

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="322" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.critedge143.1:0  %resp_degree_2_1 = phi i512 [ %resp_degree_4_1, %vertices_gather_end1 ], [ %resp_degree_5_0, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="resp_degree_2_1"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
.critedge143.1:1  %resp_ranking_2_1 = phi i512 [ %resp_ranking_4_1, %vertices_gather_end1 ], [ %resp_ranking_5_0, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="resp_ranking_2_1"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.1:2  %data_ready_tmp_0_1 = phi i1 [ %data_ready_tmp_3_1, %vertices_gather_end1 ], [ false, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="data_ready_tmp_0_1"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.1:3  %addr_ready_tmp_0_1 = phi i1 [ %addr_ready_tmp_3_1, %vertices_gather_end1 ], [ false, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="addr_ready_tmp_0_1"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.1:4  %valid_ranking_0_1 = phi i1 [ %valid_ranking_3_1, %vertices_gather_end1 ], [ false, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="valid_ranking_0_1"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.1:5  %valid_degree_0_1 = phi i1 [ %valid_degree_3_1, %vertices_gather_end1 ], [ false, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="valid_degree_0_1"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.1:6  %addr_ready_ranking_0_1 = phi i1 [ %addr_ready_ranking_3_1, %vertices_gather_end1 ], [ false, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="addr_ready_ranking_0_1"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.critedge143.1:7  %data_ready_ranking_0_1 = phi i1 [ %data_ready_ranking_3_1, %vertices_gather_end1 ], [ false, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="data_ready_ranking_0_1"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.1:10  %i_rd_resp_0_1 = phi i32 [ %i_rd_resp_2_1, %vertices_gather_end1 ], [ 0, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="i_rd_resp_0_1"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.1:11  %i_wr_0_1 = phi i32 [ %i_wr_2_1, %vertices_gather_end1 ], [ 0, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="i_wr_0_1"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge143.1:12  %icmp_ln105_1 = icmp ult i32 %i_wr_0_1, %elem_val_length_1_new69_1

]]></Node>
<StgValue><ssdm name="icmp_ln105_1"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertices_gather_begin1:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge16.1:1  %icmp_ln125_1 = icmp ult i32 %i_rd_resp_0_1, %elem_val_length_1_new69_1

]]></Node>
<StgValue><ssdm name="icmp_ln125_1"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %valid_degree_0_1, label %._crit_edge19.1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2"

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_degree_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2:0  %rbegin10_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin10_1"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_degree_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln36"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_degree_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="513" op_0_bw="513" op_1_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2:2  %degrees_read_1 = call { i1, i512 } @_ssdm_op_NbRead.ap_fifo.volatile.i512P(i512* %degrees_read_data_V_data_V)

]]></Node>
<StgValue><ssdm name="degrees_read_1"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_degree_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2:3  %p_vld6 = extractvalue { i1, i512 } %degrees_read_1, 0

]]></Node>
<StgValue><ssdm name="p_vld6"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_degree_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2:4  %tmp_data_V_10 = extractvalue { i1, i512 } %degrees_read_1, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_degree_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2:5  %rend70_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str, i32 %rbegin10_1) nounwind

]]></Node>
<StgValue><ssdm name="rend70_1"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_degree_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2:6  br label %._crit_edge19.1

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge19.1:0  %p_Val2_3_1 = phi i512 [ %resp_degree_2_1, %9 ], [ %tmp_data_V_10, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2" ]

]]></Node>
<StgValue><ssdm name="p_Val2_3_1"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge19.1:1  %valid_degree_1_1 = phi i1 [ %valid_degree_0_1, %9 ], [ %p_vld6, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region2" ]

]]></Node>
<StgValue><ssdm name="valid_degree_1_1"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge19.1:2  br i1 %valid_ranking_0_1, label %._crit_edge20.1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3"

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3:0  %rbegin13_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin13_1"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln36"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="513" op_0_bw="513" op_1_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3:2  %rankings_read_1 = call { i1, i512 } @_ssdm_op_NbRead.ap_fifo.volatile.i512P(i512* %rankings_read_data_V_data_V)

]]></Node>
<StgValue><ssdm name="rankings_read_1"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3:3  %p_vld8 = extractvalue { i1, i512 } %rankings_read_1, 0

]]></Node>
<StgValue><ssdm name="p_vld8"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="512" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3:4  %tmp_data_V_11 = extractvalue { i1, i512 } %rankings_read_1, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3:5  %rend66_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str, i32 %rbegin13_1) nounwind

]]></Node>
<StgValue><ssdm name="rend66_1"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="valid_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3:6  br label %._crit_edge20.1

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
._crit_edge20.1:0  %p_Val2_2_1 = phi i512 [ %resp_ranking_2_1, %._crit_edge19.1 ], [ %tmp_data_V_11, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3" ]

]]></Node>
<StgValue><ssdm name="p_Val2_2_1"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge20.1:1  %valid_ranking_1_1 = phi i1 [ %valid_ranking_0_1, %._crit_edge19.1 ], [ %p_vld8, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region3" ]

]]></Node>
<StgValue><ssdm name="valid_ranking_1_1"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="512">
<![CDATA[
._crit_edge20.1:2  %trunc_ln647_2 = trunc i512 %p_Val2_2_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647_2"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="512">
<![CDATA[
._crit_edge20.1:3  %trunc_ln647_3 = trunc i512 %p_Val2_3_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln647_3"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:4  %p_Result_2_1_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_1"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:5  %p_Result_3_1_1 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_1"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:6  %p_Result_2_1_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_2"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:7  %p_Result_3_1_2 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_2"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:8  %p_Result_2_1_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_3"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:9  %p_Result_3_1_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_3"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:10  %p_Result_2_1_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_4"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:11  %p_Result_3_1_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_4"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:12  %p_Result_2_1_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_5"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:13  %p_Result_3_1_5 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_5"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:14  %p_Result_2_1_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_6"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:15  %p_Result_3_1_6 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_6"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:16  %p_Result_2_1_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_7"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:17  %p_Result_3_1_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_7"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:18  %p_Result_2_1_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_8"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:19  %p_Result_3_1_8 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_8"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:20  %p_Result_2_1_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_9"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:21  %p_Result_3_1_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_9"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:22  %p_Result_2_1_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_s"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:23  %p_Result_3_1_s = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_s"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:24  %p_Result_2_1_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_10"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:25  %p_Result_3_1_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_10"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:26  %p_Result_2_1_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_11"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:27  %p_Result_3_1_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_11"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:28  %p_Result_2_1_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_12"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:29  %p_Result_3_1_12 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_12"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:30  %p_Result_2_1_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_13"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:31  %p_Result_3_1_13 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_13"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:32  %p_Result_2_1_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_2_1, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_2_1_14"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge20.1:33  %p_Result_3_1_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_3_1, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="p_Result_3_1_14"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge20.1:34  %and_ln136_1 = and i1 %valid_degree_1_1, %valid_ranking_1_1

]]></Node>
<StgValue><ssdm name="and_ln136_1"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:0  %rbegin15_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin15_1"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:2  %tmp_3_2 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i1 false, i32 %p_Result_3_1_14, i32 %p_Result_2_1_14, i32 %p_Result_3_1_13, i32 %p_Result_2_1_13, i32 %p_Result_3_1_12, i32 %p_Result_2_1_12, i32 %p_Result_3_1_11, i32 %p_Result_2_1_11, i32 %p_Result_3_1_10, i32 %p_Result_2_1_10, i32 %p_Result_3_1_s, i32 %p_Result_2_1_s, i32 %p_Result_3_1_9, i32 %p_Result_2_1_9, i32 %p_Result_3_1_8, i32 %p_Result_2_1_8, i32 %p_Result_3_1_7, i32 %p_Result_2_1_7, i32 %p_Result_3_1_6, i32 %p_Result_2_1_6, i32 %p_Result_3_1_5, i32 %p_Result_2_1_5, i32 %p_Result_3_1_4, i32 %p_Result_2_1_4, i32 %p_Result_3_1_3, i32 %p_Result_2_1_3, i32 %p_Result_3_1_2, i32 %p_Result_2_1_2, i32 %p_Result_3_1_1, i32 %p_Result_2_1_1, i32 %trunc_ln647_3, i32 %trunc_ln647_2)

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:3  %full_n_471_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %vertex_out_q_fifo_V_1, i1025 %tmp_3_2)

]]></Node>
<StgValue><ssdm name="full_n_471_1"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:4  %rend93_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin15_1) nounwind

]]></Node>
<StgValue><ssdm name="rend93_1"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:5  %rbegin16_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([64 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_empty_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin16_1"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln21"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:7  %tmp_674_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1025P(i1025* %vertex_in_q_fifo_V_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_674_1"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:8  %rend102_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([64 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_empty_OC_region_str, i32 %rbegin16_1) nounwind

]]></Node>
<StgValue><ssdm name="rend102_1"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:9  br i1 %tmp_674_1, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1", label %vertices_gather_end1

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:0  %rbegin17_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_peek_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin17_1"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln59"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1025" op_0_bw="1025" op_1_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:2  %vertex_in_q_peek_val_1_read = call i1025 @_ssdm_op_Read.ap_auto.i1025P(i1025* %vertex_in_q_peek_val_1)

]]></Node>
<StgValue><ssdm name="vertex_in_q_peek_val_1_read"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:3  %rend104_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_peek_OC_region_str, i32 %rbegin17_1) nounwind

]]></Node>
<StgValue><ssdm name="rend104_1"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="1025">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:4  %trunc_ln106_31 = trunc i1025 %vertex_in_q_peek_val_1_read to i32

]]></Node>
<StgValue><ssdm name="trunc_ln106_31"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:5  %trunc_ln106_15 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="trunc_ln106_15"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:6  %val_assign_190_1 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="val_assign_190_1"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:7  %trunc_ln106_16 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="trunc_ln106_16"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:8  %val_assign_190_2 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="val_assign_190_2"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:9  %trunc_ln106_17 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="trunc_ln106_17"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:10  %val_assign_190_3 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="val_assign_190_3"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:11  %trunc_ln106_18 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="trunc_ln106_18"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:12  %val_assign_190_4 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="val_assign_190_4"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:13  %trunc_ln106_19 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="trunc_ln106_19"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:14  %val_assign_190_5 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="val_assign_190_5"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:15  %trunc_ln106_20 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="trunc_ln106_20"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:16  %val_assign_190_6 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="val_assign_190_6"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:17  %trunc_ln106_21 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="trunc_ln106_21"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:18  %val_assign_190_7 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="val_assign_190_7"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:19  %trunc_ln106_22 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="trunc_ln106_22"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:20  %val_assign_190_8 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 512, i32 543)

]]></Node>
<StgValue><ssdm name="val_assign_190_8"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:21  %trunc_ln106_23 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 544, i32 575)

]]></Node>
<StgValue><ssdm name="trunc_ln106_23"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:22  %val_assign_190_9 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 576, i32 607)

]]></Node>
<StgValue><ssdm name="val_assign_190_9"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:23  %trunc_ln106_24 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 608, i32 639)

]]></Node>
<StgValue><ssdm name="trunc_ln106_24"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:24  %val_assign_190_s = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 640, i32 671)

]]></Node>
<StgValue><ssdm name="val_assign_190_s"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:25  %trunc_ln106_25 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 672, i32 703)

]]></Node>
<StgValue><ssdm name="trunc_ln106_25"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:26  %val_assign_190_10 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 704, i32 735)

]]></Node>
<StgValue><ssdm name="val_assign_190_10"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:27  %trunc_ln106_26 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 736, i32 767)

]]></Node>
<StgValue><ssdm name="trunc_ln106_26"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:28  %val_assign_190_11 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 768, i32 799)

]]></Node>
<StgValue><ssdm name="val_assign_190_11"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:29  %trunc_ln106_27 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 800, i32 831)

]]></Node>
<StgValue><ssdm name="trunc_ln106_27"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:30  %val_assign_190_12 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 832, i32 863)

]]></Node>
<StgValue><ssdm name="val_assign_190_12"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:31  %trunc_ln106_28 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 864, i32 895)

]]></Node>
<StgValue><ssdm name="trunc_ln106_28"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:32  %val_assign_190_13 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 896, i32 927)

]]></Node>
<StgValue><ssdm name="val_assign_190_13"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:33  %trunc_ln106_29 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 928, i32 959)

]]></Node>
<StgValue><ssdm name="trunc_ln106_29"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:34  %val_assign_190_14 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 960, i32 991)

]]></Node>
<StgValue><ssdm name="val_assign_190_14"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="1025" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:35  %trunc_ln106_30 = call i32 @_ssdm_op_PartSelect.i32.i1025.i32.i32(i1025 %vertex_in_q_peek_val_1_read, i32 992, i32 1023)

]]></Node>
<StgValue><ssdm name="trunc_ln106_30"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:36  %tmp_data_V_6 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %val_assign_190_14, i32 %val_assign_190_13, i32 %val_assign_190_12, i32 %val_assign_190_11, i32 %val_assign_190_10, i32 %val_assign_190_s, i32 %val_assign_190_9, i32 %val_assign_190_8, i32 %val_assign_190_7, i32 %val_assign_190_6, i32 %val_assign_190_5, i32 %val_assign_190_4, i32 %val_assign_190_3, i32 %val_assign_190_2, i32 %val_assign_190_1, i32 %trunc_ln106_31)

]]></Node>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="512" op_0_bw="512" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:37  %tmp_data_V_8 = call i512 @_ssdm_op_BitConcatenate.i512.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i32 %trunc_ln106_30, i32 %trunc_ln106_29, i32 %trunc_ln106_28, i32 %trunc_ln106_27, i32 %trunc_ln106_26, i32 %trunc_ln106_25, i32 %trunc_ln106_24, i32 %trunc_ln106_23, i32 %trunc_ln106_22, i32 %trunc_ln106_21, i32 %trunc_ln106_20, i32 %trunc_ln106_19, i32 %trunc_ln106_18, i32 %trunc_ln106_17, i32 %trunc_ln106_16, i32 %trunc_ln106_15)

]]></Node>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:38  %add_ln154_1 = add i32 %i_wr_0_1, %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="add_ln154_1"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:39  %tmp_26 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln154_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="28">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:40  %tmp_32 = zext i28 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1:41  br i1 %addr_ready_ranking_0_1, label %._crit_edge23.1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region2"

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region2:0  %rbegin19_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin19_1"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region2:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln48"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region2:2  %full_n_9_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %rankings_write_addr_V, i64 %tmp_32)

]]></Node>
<StgValue><ssdm name="full_n_9_1"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region2:3  %rend127_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str, i32 %rbegin19_1) nounwind

]]></Node>
<StgValue><ssdm name="rend127_1"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region2:4  br label %._crit_edge23.1

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge23.1:0  %addr_ready_ranking_1_1 = phi i1 [ %full_n_9_1, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region2" ], [ %addr_ready_ranking_0_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::peek.region1" ]

]]></Node>
<StgValue><ssdm name="addr_ready_ranking_1_1"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23.1:1  br i1 %data_ready_ranking_0_1, label %._crit_edge24.1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region2"

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region2:0  %rbegin20_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin20_1"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region2:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln58"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region2:2  %full_n_10_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i512P(i512* %rankings_write_data_V_data_V, i512 %tmp_data_V_6)

]]></Node>
<StgValue><ssdm name="full_n_10_1"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region2:3  %rend135_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str, i32 %rbegin20_1) nounwind

]]></Node>
<StgValue><ssdm name="rend135_1"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_ranking_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region2:4  br label %._crit_edge24.1

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge24.1:0  %data_ready_ranking_1_1 = phi i1 [ %full_n_10_1, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region2" ], [ %data_ready_ranking_0_1, %._crit_edge23.1 ]

]]></Node>
<StgValue><ssdm name="data_ready_ranking_1_1"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge24.1:1  br i1 %addr_ready_tmp_0_1, label %._crit_edge25.1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region3"

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region3:0  %rbegin21_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin21_1"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region3:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln48"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region3:2  %full_n_11_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %tmps_write_addr_V, i64 %tmp_32)

]]></Node>
<StgValue><ssdm name="full_n_11_1"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region3:3  %rend123_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_addr_try_write_OC_region_str, i32 %rbegin21_1) nounwind

]]></Node>
<StgValue><ssdm name="rend123_1"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region3:4  br label %._crit_edge25.1

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge25.1:0  %addr_ready_tmp_1_1 = phi i1 [ %full_n_11_1, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_addr_try_write.region3" ], [ %addr_ready_tmp_0_1, %._crit_edge24.1 ]

]]></Node>
<StgValue><ssdm name="addr_ready_tmp_1_1"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25.1:1  br i1 %data_ready_tmp_0_1, label %._crit_edge26.1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region3"

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region3:0  %rbegin22_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin22_1"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region3:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln58"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region3:2  %full_n_12_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i512P(i512* %tmps_write_data_V_data_V, i512 %tmp_data_V_8)

]]></Node>
<StgValue><ssdm name="full_n_12_1"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region3:3  %rend131_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([71 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_write_data_try_write_OC_region_str, i32 %rbegin22_1) nounwind

]]></Node>
<StgValue><ssdm name="rend131_1"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="data_ready_tmp_0_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region3:4  br label %._crit_edge26.1

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge26.1:0  %data_ready_tmp_1_1 = phi i1 [ %full_n_12_1, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::write_data_try_write.region3" ], [ %data_ready_tmp_0_1, %._crit_edge25.1 ]

]]></Node>
<StgValue><ssdm name="data_ready_tmp_1_1"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge26.1:1  br i1 %addr_ready_ranking_1_1, label %10, label %vertices_gather_end1

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %data_ready_ranking_1_1, label %11, label %vertices_gather_end1

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %addr_ready_tmp_1_1, label %12, label %vertices_gather_end1

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
<literal name="addr_ready_tmp_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %data_ready_tmp_1_1, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1", label %vertices_gather_end1

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
<literal name="addr_ready_tmp_1_1" val="1"/>
<literal name="data_ready_tmp_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1:0  %rbegin23_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin23_1"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
<literal name="addr_ready_tmp_1_1" val="1"/>
<literal name="data_ready_tmp_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln94"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
<literal name="addr_ready_tmp_1_1" val="1"/>
<literal name="data_ready_tmp_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1026" op_0_bw="1026" op_1_bw="1025" op_2_bw="1">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1:2  %empty_217 = call { i1, i1025 } @_ssdm_op_NbRead.ap_fifo.volatile.i1025P(i1025* %vertex_in_q_fifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
<literal name="addr_ready_tmp_1_1" val="1"/>
<literal name="data_ready_tmp_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1:3  %rend139_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([63 x i8]* @tlp_KD_KD_istream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_read_OC_region_str, i32 %rbegin23_1) nounwind

]]></Node>
<StgValue><ssdm name="rend139_1"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
<literal name="addr_ready_tmp_1_1" val="1"/>
<literal name="data_ready_tmp_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1:4  %add_ln170_1 = add i32 %i_wr_0_1, 16

]]></Node>
<StgValue><ssdm name="add_ln170_1"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="tmp_674_1" val="1"/>
<literal name="addr_ready_ranking_1_1" val="1"/>
<literal name="data_ready_ranking_1_1" val="1"/>
<literal name="addr_ready_tmp_1_1" val="1"/>
<literal name="data_ready_tmp_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1:5  br label %vertices_gather_end1

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end1:0  %data_ready_tmp_3_1 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1" ], [ %data_ready_tmp_1_1, %12 ], [ %data_ready_tmp_1_1, %11 ], [ %data_ready_tmp_1_1, %10 ], [ %data_ready_tmp_1_1, %._crit_edge26.1 ], [ %data_ready_tmp_0_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1" ]

]]></Node>
<StgValue><ssdm name="data_ready_tmp_3_1"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end1:1  %addr_ready_tmp_3_1 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1" ], [ true, %12 ], [ %addr_ready_tmp_1_1, %11 ], [ %addr_ready_tmp_1_1, %10 ], [ %addr_ready_tmp_1_1, %._crit_edge26.1 ], [ %addr_ready_tmp_0_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1" ]

]]></Node>
<StgValue><ssdm name="addr_ready_tmp_3_1"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end1:2  %addr_ready_ranking_3_1 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1" ], [ true, %12 ], [ true, %11 ], [ true, %10 ], [ %addr_ready_ranking_1_1, %._crit_edge26.1 ], [ %addr_ready_ranking_0_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1" ]

]]></Node>
<StgValue><ssdm name="addr_ready_ranking_3_1"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0">
<![CDATA[
vertices_gather_end1:3  %data_ready_ranking_3_1 = phi i1 [ false, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1" ], [ true, %12 ], [ true, %11 ], [ %data_ready_ranking_1_1, %10 ], [ %data_ready_ranking_1_1, %._crit_edge26.1 ], [ %data_ready_ranking_0_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1" ]

]]></Node>
<StgValue><ssdm name="data_ready_ranking_3_1"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0">
<![CDATA[
vertices_gather_end1:4  %i_wr_2_1 = phi i32 [ %add_ln170_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::read.region1" ], [ %i_wr_0_1, %12 ], [ %i_wr_0_1, %11 ], [ %i_wr_0_1, %10 ], [ %i_wr_0_1, %._crit_edge26.1 ], [ %i_wr_0_1, %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1" ]

]]></Node>
<StgValue><ssdm name="i_wr_2_1"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertices_gather_end1:5  %empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0">
<![CDATA[
vertices_gather_end1:6  br label %.critedge143.1

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="484" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.1:8  %i_rd_req_degree_0_1 = phi i32 [ %i_rd_req_degree_1_1, %vertices_gather_end1 ], [ 0, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="i_rd_req_degree_0_1"/></StgValue>
</operation>

<operation id="485" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.critedge143.1:9  %i_rd_req_ranking_0_1 = phi i32 [ %i_rd_req_ranking_1_1, %vertices_gather_end1 ], [ 0, %.critedge143.1.preheader ]

]]></Node>
<StgValue><ssdm name="i_rd_req_ranking_0_1"/></StgValue>
</operation>

<operation id="486" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge143.1:13  br i1 %icmp_ln105_1, label %vertices_gather_begin1, label %hls_label_2_end.loopexit

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="487" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
vertices_gather_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln106"/></StgValue>
</operation>

<operation id="488" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertices_gather_begin1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln107"/></StgValue>
</operation>

<operation id="489" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertices_gather_begin1:3  %icmp_ln109_2 = icmp ult i32 %i_rd_req_degree_0_1, %elem_val_length_1_new69_1

]]></Node>
<StgValue><ssdm name="icmp_ln109_2"/></StgValue>
</operation>

<operation id="490" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vertices_gather_begin1:4  br i1 %icmp_ln109_2, label %7, label %._crit_edge14.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="33" op_0_bw="32">
<![CDATA[
:0  %zext_ln109_2 = zext i32 %i_rd_req_degree_0_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="33" op_0_bw="32">
<![CDATA[
:1  %zext_ln109_3 = zext i32 %i_rd_resp_0_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %add_ln109_1 = add i33 %zext_ln109_3, 800

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %icmp_ln109_3 = icmp ult i33 %zext_ln109_2, %add_ln109_1

]]></Node>
<StgValue><ssdm name="icmp_ln109_3"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln109_3, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2", label %._crit_edge14.1

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:0  %add_ln112_1 = add i32 %i_rd_req_degree_0_1, %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="497" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:1  %tmp_23 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln112_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="498" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="28">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:2  %tmp_29 = zext i28 %tmp_23 to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="499" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:3  %rbegin8_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin8_1"/></StgValue>
</operation>

<operation id="500" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln26"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:5  %full_n_1_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %degrees_read_addr_V, i64 %tmp_29)

]]></Node>
<StgValue><ssdm name="full_n_1_1"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:6  %rend58_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str, i32 %rbegin8_1) nounwind

]]></Node>
<StgValue><ssdm name="rend58_1"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:7  %add_ln114_1 = add i32 %i_rd_req_degree_0_1, 16

]]></Node>
<StgValue><ssdm name="add_ln114_1"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:8  %select_ln112_1 = select i1 %full_n_1_1, i32 %add_ln114_1, i32 %i_rd_req_degree_0_1

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln109_2" val="1"/>
<literal name="icmp_ln109_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2:9  br label %._crit_edge14.1

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge14.1:0  %i_rd_req_degree_1_1 = phi i32 [ %select_ln112_1, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region2" ], [ %i_rd_req_degree_0_1, %vertices_gather_begin1 ], [ %i_rd_req_degree_0_1, %7 ]

]]></Node>
<StgValue><ssdm name="i_rd_req_degree_1_1"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge14.1:1  %icmp_ln116_2 = icmp ult i32 %i_rd_req_ranking_0_1, %elem_val_length_1_new69_1

]]></Node>
<StgValue><ssdm name="icmp_ln116_2"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge14.1:2  br i1 %icmp_ln116_2, label %8, label %._crit_edge16.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="33" op_0_bw="32">
<![CDATA[
:0  %zext_ln116_2 = zext i32 %i_rd_req_ranking_0_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="33" op_0_bw="32">
<![CDATA[
:1  %zext_ln116_3 = zext i32 %i_rd_resp_0_1 to i33

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %add_ln116_1 = add i33 %zext_ln116_3, 800

]]></Node>
<StgValue><ssdm name="add_ln116_1"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %icmp_ln116_3 = icmp ult i33 %zext_ln116_2, %add_ln116_1

]]></Node>
<StgValue><ssdm name="icmp_ln116_3"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln116_3, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3", label %._crit_edge16.1

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:0  %add_ln119_1 = add i32 %i_rd_req_ranking_0_1, %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:1  %tmp_24 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln119_1, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="28">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:2  %tmp_30 = zext i28 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:3  %rbegin9_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin9_1"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln26"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:5  %full_n_2_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %rankings_read_addr_V, i64 %tmp_30)

]]></Node>
<StgValue><ssdm name="full_n_2_1"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:6  %rend55_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str, i32 %rbegin9_1) nounwind

]]></Node>
<StgValue><ssdm name="rend55_1"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:7  %add_ln121_1 = add i32 %i_rd_req_ranking_0_1, 16

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:8  %select_ln119_1 = select i1 %full_n_2_1, i32 %add_ln121_1, i32 %i_rd_req_ranking_0_1

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln116_2" val="1"/>
<literal name="icmp_ln116_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3:9  br label %._crit_edge16.1

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge16.1:0  %i_rd_req_ranking_1_1 = phi i32 [ %select_ln119_1, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region3" ], [ %i_rd_req_ranking_0_1, %._crit_edge14.1 ], [ %i_rd_req_ranking_0_1, %8 ]

]]></Node>
<StgValue><ssdm name="i_rd_req_ranking_1_1"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge16.1:2  br i1 %icmp_ln125_1, label %9, label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1"

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge20.1:35  br i1 %and_ln136_1, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1", label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1"

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
<literal name="full_n_471_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:5  %add_ln138_1 = add i32 %i_rd_resp_0_1, 16

]]></Node>
<StgValue><ssdm name="add_ln138_1"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:6  %xor_ln137_1 = xor i1 %full_n_471_1, true

]]></Node>
<StgValue><ssdm name="xor_ln137_1"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:7  %select_ln137_1 = select i1 %full_n_471_1, i32 %add_ln138_1, i32 %i_rd_resp_0_1

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
<literal name="icmp_ln125_1" val="1"/>
<literal name="and_ln136_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1:8  br label %"tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1"

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:0  %resp_degree_4_1 = phi i512 [ %p_Val2_3_1, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1" ], [ %p_Val2_3_1, %._crit_edge20.1 ], [ %resp_degree_2_1, %._crit_edge16.1 ]

]]></Node>
<StgValue><ssdm name="resp_degree_4_1"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:1  %resp_ranking_4_1 = phi i512 [ %p_Val2_2_1, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1" ], [ %p_Val2_2_1, %._crit_edge20.1 ], [ %resp_ranking_2_1, %._crit_edge16.1 ]

]]></Node>
<StgValue><ssdm name="resp_ranking_4_1"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:2  %valid_ranking_3_1 = phi i1 [ %xor_ln137_1, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1" ], [ %valid_ranking_1_1, %._crit_edge20.1 ], [ %valid_ranking_0_1, %._crit_edge16.1 ]

]]></Node>
<StgValue><ssdm name="valid_ranking_3_1"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:3  %valid_degree_3_1 = phi i1 [ %xor_ln137_1, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1" ], [ %valid_degree_1_1, %._crit_edge20.1 ], [ %valid_degree_0_1, %._crit_edge16.1 ]

]]></Node>
<StgValue><ssdm name="valid_degree_3_1"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
tlp::istream<tlp::vec_t<VertexAttrKernel, 16ul> >::empty.region1:4  %i_rd_resp_2_1 = phi i32 [ %select_ln137_1, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region1" ], [ %i_rd_resp_0_1, %._crit_edge20.1 ], [ %i_rd_resp_0_1, %._crit_edge16.1 ]

]]></Node>
<StgValue><ssdm name="i_rd_resp_2_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="536" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
<literal name="done_1_0" val="0"/>
<literal name="p_vld3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end.loopexit:0  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="537" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0">
<![CDATA[
hls_label_2_end:0  %resp_degree_5_1 = phi i512 [ %resp_degree_5_0, %hls_label_2 ], [ %resp_degree_5_0, %"tlp::istream<VertexReq>::try_read.region" ], [ %resp_degree_2_1, %hls_label_2_end.loopexit ]

]]></Node>
<StgValue><ssdm name="resp_degree_5_1"/></StgValue>
</operation>

<operation id="538" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0" op_4_bw="512" op_5_bw="0">
<![CDATA[
hls_label_2_end:1  %resp_ranking_5_1 = phi i512 [ %resp_ranking_5_0, %hls_label_2 ], [ %resp_ranking_5_0, %"tlp::istream<VertexReq>::try_read.region" ], [ %resp_ranking_2_1, %hls_label_2_end.loopexit ]

]]></Node>
<StgValue><ssdm name="resp_ranking_5_1"/></StgValue>
</operation>

<operation id="539" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:2  %empty_215 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_6)

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="540" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
hls_label_2_end:3  store i512 %resp_degree_5_1, i512* %tmp_data_V_1

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="541" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="512">
<![CDATA[
hls_label_2_end:4  store i512 %resp_ranking_5_1, i512* %tmp_data_V

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="542" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_n" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:5  br label %try_read.region1.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="543" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0">
<![CDATA[
try_read.region1.backedge:0  br label %"tlp::istream<VertexReq>::try_read.region1"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="544" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
.critedge:0  %call_ret = call fastcc { i32, i32 } @"reg<VertexReq>"(i32 %elem_val_offset, i32 %elem_val_length)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="545" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="64">
<![CDATA[
.critedge:1  %req_offset = extractvalue { i32, i32 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="req_offset"/></StgValue>
</operation>

<operation id="546" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="64">
<![CDATA[
.critedge:2  %req_length = extractvalue { i32, i32 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="req_length"/></StgValue>
</operation>

<operation id="547" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0">
<![CDATA[
.critedge:3  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="548" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst:0  %ready_1_1_218 = phi i1 [ %ready_1_1_load, %.critedge ], [ %and_ln49, %meminst ]

]]></Node>
<StgValue><ssdm name="ready_1_1_218"/></StgValue>
</operation>

<operation id="549" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst:1  %ready_0_1_219 = phi i1 [ %ready_0_1_load, %.critedge ], [ %and_ln49_1, %meminst ]

]]></Node>
<StgValue><ssdm name="ready_0_1_219"/></StgValue>
</operation>

<operation id="550" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst:2  %phi_ln49 = phi i1 [ false, %.critedge ], [ %xor_ln49, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln49"/></StgValue>
</operation>

<operation id="551" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst:3  %xor_ln49 = xor i1 %phi_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="552" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst:4  %and_ln49 = and i1 %ready_1_1_218, %xor_ln49

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="553" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst:5  %and_ln49_1 = and i1 %phi_ln49, %ready_0_1_219

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="554" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_ready_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="555" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_220 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="556" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %phi_ln49, label %.preheader144.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="557" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0">
<![CDATA[
.preheader144.preheader:0  br label %.preheader144

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="558" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader144:2  %i_resp_0 = phi i32 [ %i_resp_2, %vertices_scatter_end ], [ 0, %.preheader144.preheader ]

]]></Node>
<StgValue><ssdm name="i_resp_0"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader144:4  %valid_0 = phi i1 [ %valid_3, %vertices_scatter_end ], [ false, %.preheader144.preheader ]

]]></Node>
<StgValue><ssdm name="valid_0"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader144:5  %icmp_ln51 = icmp ult i32 %i_resp_0, %req_length

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1  br i1 %valid_0, label %._crit_edge9, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4"

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:0  %rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:1  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="speclatency_ln36"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="513" op_0_bw="513" op_1_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:2  %tmps_read = call { i1, i512 } @_ssdm_op_NbRead.ap_fifo.volatile.i512P(i512* %tmps_read_data_V_data_V)

]]></Node>
<StgValue><ssdm name="tmps_read"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:3  %empty_n_2 = extractvalue { i1, i512 } %tmps_read, 0

]]></Node>
<StgValue><ssdm name="empty_n_2"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="512" op_0_bw="513">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:4  %tmp_data_V_12 = extractvalue { i1, i512 } %tmps_read, 1

]]></Node>
<StgValue><ssdm name="tmp_data_V_12"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:5  %rend74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([69 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_data_try_read_OC_region_str, i32 %rbegin7) nounwind

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:6  store i512 %tmp_data_V_12, i512* %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_0" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4:7  br label %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="570" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader144:0  %ready_1_3 = phi i1 [ %ready_1_5, %vertices_scatter_end ], [ %and_ln49, %.preheader144.preheader ]

]]></Node>
<StgValue><ssdm name="ready_1_3"/></StgValue>
</operation>

<operation id="571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader144:1  %ready_0_3 = phi i1 [ %ready_0_5, %vertices_scatter_end ], [ %and_ln49_1, %.preheader144.preheader ]

]]></Node>
<StgValue><ssdm name="ready_0_3"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader144:3  %i_req_0 = phi i32 [ %i_req_1, %vertices_scatter_end ], [ 0, %.preheader144.preheader ]

]]></Node>
<StgValue><ssdm name="i_req_0"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader144:6  br i1 %icmp_ln51, label %vertices_scatter_begin, label %try_read.region1.loopexit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
vertices_scatter_begin:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln51"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
vertices_scatter_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertices_scatter_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln52"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
vertices_scatter_begin:3  %icmp_ln54 = icmp ult i32 %i_req_0, %req_length

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
vertices_scatter_begin:4  br i1 %icmp_ln54, label %13, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="33" op_0_bw="32">
<![CDATA[
:0  %zext_ln54 = zext i32 %i_req_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="33" op_0_bw="32">
<![CDATA[
:1  %zext_ln54_1 = zext i32 %i_resp_0 to i33

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2  %add_ln54 = add i33 %zext_ln54_1, 800

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3  %icmp_ln54_1 = icmp ult i33 %zext_ln54, %add_ln54

]]></Node>
<StgValue><ssdm name="icmp_ln54_1"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln54_1, label %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4", label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:0  %add_ln56 = add i32 %i_req_0, %req_offset

]]></Node>
<StgValue><ssdm name="add_ln56"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:1  %addr_assign = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln56, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="addr_assign"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="28">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:2  %tmp_2 = zext i28 %addr_assign to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:3  %rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln26"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:5  %full_n = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i64P(i64* %tmps_read_addr_V, i64 %tmp_2)

]]></Node>
<StgValue><ssdm name="full_n"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:6  %rend62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([70 x i8]* @tlp_KD_KD_async_mmap_MD_tlp_KD_KD_vec_t_MD_float_MC_AC_16ul_OD_AC_OD_KD_KD_read_addr_try_write_OC_region_str, i32 %rbegin5) nounwind

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:7  %i_req = add i32 %i_req_0, 16

]]></Node>
<StgValue><ssdm name="i_req"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:8  %select_ln56 = select i1 %full_n, i32 %i_req, i32 %i_req_0

]]></Node>
<StgValue><ssdm name="select_ln56"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="icmp_ln54" val="1"/>
<literal name="icmp_ln54_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4:9  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="594" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:0  %i_req_1 = phi i32 [ %select_ln56, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_addr_try_write.region4" ], [ %i_req_0, %vertices_scatter_begin ], [ %i_req_0, %13 ]

]]></Node>
<StgValue><ssdm name="i_req_1"/></StgValue>
</operation>

<operation id="595" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge9:0  %valid_1 = phi i1 [ %valid_0, %._crit_edge ], [ %empty_n_2, %"tlp::async_mmap<tlp::vec_t<float, 16ul> >::read_data_try_read.region4" ]

]]></Node>
<StgValue><ssdm name="valid_1"/></StgValue>
</operation>

<operation id="596" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
._crit_edge9:1  %p_Val2_1 = load i512* %p_Val2_s

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="597" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="512">
<![CDATA[
._crit_edge9:2  %empty_221 = trunc i512 %p_Val2_1 to i32

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="598" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:3  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="599" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:4  %tmp_9 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 64, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="600" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:5  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 96, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="601" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:6  %tmp_11 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 128, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="602" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:7  %tmp_14 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 160, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="603" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:8  %tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 192, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="604" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:9  %tmp_16 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 224, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="605" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:10  %tmp_17 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 256, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="606" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:11  %tmp_18 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 288, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="607" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:12  %tmp_19 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 320, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="608" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:13  %tmp_20 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 352, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="609" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:14  %tmp_21 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 384, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="610" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:15  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 416, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="611" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:16  %tmp_27 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 448, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="612" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge9:17  %tmp_28 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %p_Val2_1, i32 480, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="613" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge9:18  br i1 %valid_1, label %.preheader2.0, label %vertices_scatter_end

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="614" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.0:0  br i1 %ready_0_3, label %._crit_edge11.0, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2"

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="615" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:0  %rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="616" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="617" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:2  %tmp_1_1 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i1 false, i32 %tmp_28, i32 0, i32 %tmp_27, i32 0, i32 %tmp_22, i32 0, i32 %tmp_21, i32 0, i32 %tmp_20, i32 0, i32 %tmp_19, i32 0, i32 %tmp_18, i32 0, i32 %tmp_17, i32 0, i32 %tmp_16, i32 0, i32 %tmp_15, i32 0, i32 %tmp_14, i32 0, i32 %tmp_11, i32 0, i32 %tmp_10, i32 0, i32 %tmp_9, i32 0, i32 %tmp_7, i32 0, i32 %empty_221, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="618" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:3  %ready_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %vertex_out_q_fifo_V_0, i1025 %tmp_1_1)

]]></Node>
<StgValue><ssdm name="ready_0"/></StgValue>
</operation>

<operation id="619" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:4  %rend97_0 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin2) nounwind

]]></Node>
<StgValue><ssdm name="rend97_0"/></StgValue>
</operation>

<operation id="620" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2:5  br label %._crit_edge11.0

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="621" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge11.0:0  %ready_0_4 = phi i1 [ %ready_0_3, %.preheader2.0 ], [ %ready_0, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region2" ]

]]></Node>
<StgValue><ssdm name="ready_0_4"/></StgValue>
</operation>

<operation id="622" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11.0:1  br i1 %ready_1_3, label %._crit_edge11.1, label %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3"

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="623" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:0  %rbegin12_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str) nounwind

]]></Node>
<StgValue><ssdm name="rbegin12_1"/></StgValue>
</operation>

<operation id="624" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specprotocol_ln137"/></StgValue>
</operation>

<operation id="625" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1025" op_0_bw="1025" op_1_bw="1" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:2  %tmp_1_2 = call i1025 @_ssdm_op_BitConcatenate.i1025.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32(i1 false, i32 %tmp_28, i32 0, i32 %tmp_27, i32 0, i32 %tmp_22, i32 0, i32 %tmp_21, i32 0, i32 %tmp_20, i32 0, i32 %tmp_19, i32 0, i32 %tmp_18, i32 0, i32 %tmp_17, i32 0, i32 %tmp_16, i32 0, i32 %tmp_15, i32 0, i32 %tmp_14, i32 0, i32 %tmp_11, i32 0, i32 %tmp_10, i32 0, i32 %tmp_9, i32 0, i32 %tmp_7, i32 0, i32 %empty_221, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="626" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1025" op_2_bw="1025">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:3  %ready_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1025P(i1025* %vertex_out_q_fifo_V_1, i1025 %tmp_1_2)

]]></Node>
<StgValue><ssdm name="ready_1"/></StgValue>
</operation>

<operation id="627" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:4  %rend97_1 = call i32 (...)* @_ssdm_op_SpecRegionEnd([68 x i8]* @tlp_KD_KD_ostream_MD_tlp_KD_KD_vec_t_MD_VertexAttrKernel_MC_AC_16ul_OD_AC_OD_KD_KD_try_write_OC_region_str, i32 %rbegin12_1) nounwind

]]></Node>
<StgValue><ssdm name="rend97_1"/></StgValue>
</operation>

<operation id="628" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_1_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="0" op_0_bw="0">
<![CDATA[
tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3:5  br label %._crit_edge11.1

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="629" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge11.1:0  %ready_1_4 = phi i1 [ %ready_1_3, %._crit_edge11.0 ], [ %ready_1, %"tlp::ostream<tlp::vec_t<VertexAttrKernel, 16ul> >::try_write.region3" ]

]]></Node>
<StgValue><ssdm name="ready_1_4"/></StgValue>
</operation>

<operation id="630" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11.1:1  br i1 %ready_0_4, label %"All<2>.exit", label %vertices_scatter_end

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="631" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
All<2>.exit:0  %i_resp = add i32 %i_resp_0, 16

]]></Node>
<StgValue><ssdm name="i_resp"/></StgValue>
</operation>

<operation id="632" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
All<2>.exit:1  %xor_ln72 = xor i1 %ready_1_4, true

]]></Node>
<StgValue><ssdm name="xor_ln72"/></StgValue>
</operation>

<operation id="633" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
All<2>.exit:2  %select_ln72 = select i1 %ready_1_4, i32 %i_resp, i32 %i_resp_0

]]></Node>
<StgValue><ssdm name="select_ln72"/></StgValue>
</operation>

<operation id="634" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
<literal name="valid_1" val="1"/>
<literal name="ready_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
All<2>.exit:3  br label %vertices_scatter_end

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="635" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
vertices_scatter_end:0  %ready_1_5 = phi i1 [ %ready_1_4, %._crit_edge11.1 ], [ %ready_1_3, %._crit_edge9 ], [ false, %"All<2>.exit" ]

]]></Node>
<StgValue><ssdm name="ready_1_5"/></StgValue>
</operation>

<operation id="636" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
vertices_scatter_end:1  %ready_0_5 = phi i1 [ %ready_0_4, %._crit_edge11.1 ], [ %ready_0_3, %._crit_edge9 ], [ %xor_ln72, %"All<2>.exit" ]

]]></Node>
<StgValue><ssdm name="ready_0_5"/></StgValue>
</operation>

<operation id="637" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
vertices_scatter_end:2  %i_resp_2 = phi i32 [ %i_resp_0, %._crit_edge11.1 ], [ %i_resp_0, %._crit_edge9 ], [ %select_ln72, %"All<2>.exit" ]

]]></Node>
<StgValue><ssdm name="i_resp_2"/></StgValue>
</operation>

<operation id="638" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
vertices_scatter_end:3  %valid_3 = phi i1 [ true, %._crit_edge11.1 ], [ %valid_1, %._crit_edge9 ], [ %xor_ln72, %"All<2>.exit" ]

]]></Node>
<StgValue><ssdm name="valid_3"/></StgValue>
</operation>

<operation id="639" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
vertices_scatter_end:4  %empty_222 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="640" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0">
<![CDATA[
vertices_scatter_end:5  br label %.preheader144

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="641" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
try_read.region1.loopexit:0  store i1 %ready_1_3, i1* %ready_1_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
try_read.region1.loopexit:1  store i1 %ready_0_3, i1* %ready_0_1

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
try_read.region1.loopexit:2  br label %try_read.region1.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
