PPA Report for sd2twos_pipeline.v (Module: sd2twos_pipeline)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 13
FF Count: 19
IO Count: 19
Cell Count: 87

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 710.23 MHz
Reg-to-Reg Critical Path Delay: 1.219 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
