library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity CONTA_ASC is
	port(
		EN,CLOCK_M,RST: in std_logic;
		CNT_U: out std_logic_vector(9 downto 0)
	);
end CONTA_ASC;
	
architecture bhv of CONTA_ASC is
	signal counter: std_logic_vector(9 downto 0);
	signal enter: std_logic;
begin

enter <= SPEED(3) and EN_TIME and SPEED(2) and SPEED(1);

P1:process(CLOCK_M,RST)
	begin
		if RST = '0' then
			counter <= "0000000000";
		else 
			counter <= counter + '1';
		end if;
	end process; 
	CNT_D <= counter;
end bhv;