#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 25 08:09:01 2019
# Process ID: 12076
# Current directory: C:/CPU/CPU/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3640 C:\CPU\CPU\project_1\project_1.xpr
# Log file: C:/CPU/CPU/project_1/vivado.log
# Journal file: C:/CPU/CPU/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CPU/CPU/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 860.047 ; gain = 155.797
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../51-100.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 09:15:06 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 25 09:15:32 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1147.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1147.348 ; gain = 0.000
run 250 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.199 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
set_property -dict [list CONFIG.Coe_File {c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../51-100.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 09:25:39 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1170.500 ; gain = 0.000
run 250 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
set_property -dict [list CONFIG.Coe_File {c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../51-100.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 09:35:14 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.891 ; gain = 0.000
run 250 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../51-100.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 09:43:04 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1190.824 ; gain = 0.000
run 250 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../memory.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP memory, cache-ID = 582aaa6dad2a3078; cache size = 2.460 MB.
catch { [ delete_ip_run [get_ips -all memory] ] }
INFO: [Project 1-386] Moving file 'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci' from fileset 'memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci'
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1193.926 ; gain = 0.000
run 250 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../51-100.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 10:05:48 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1198.039 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
set_property -dict [list CONFIG.Coe_File {c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../51-100.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 10:13:19 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1205.113 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/51-100.coe'
set_property -dict [list CONFIG.Coe_File {c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/51-100.coe' provided. It will be converted relative to IP Instance files '../../51-100.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 10:20:24 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1208.684 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../memory.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP memory, cache-ID = 582aaa6dad2a3078; cache size = 2.895 MB.
catch { [ delete_ip_run [get_ips -all memory] ] }
INFO: [Project 1-386] Moving file 'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci' from fileset 'memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci'
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4 -scripts_only
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci' is already up-to-date
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci' is already up-to-date
[Thu Apr 25 10:25:32 2019] Launched synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 10:25:32 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.215 ; gain = 0.000
run 200 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/257.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/257.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/257.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/257.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/257.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/257.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/257.coe' provided. It will be converted relative to IP Instance files '../../257.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP memory, cache-ID = 9659f973308a3938; cache size = 2.895 MB.
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci'
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.629 ; gain = 0.000
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1222.629 ; gain = 0.000
run 1 us
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1222.629 ; gain = 0.000
run 1 us
run 1 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CPU/CPU/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci' is already up-to-date
[Thu Apr 25 12:20:07 2019] Launched synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 12:20:07 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.629 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747914A
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../MPY.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 12:28:53 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CPU/CPU/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 12:33:08 2019] Launched synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 12:33:08 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747914A
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1911.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1911.305 ; gain = 0.000
run 1 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/MPY.coe'
set_property -dict [list CONFIG.Coe_File {c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/MPY.coe' provided. It will be converted relative to IP Instance files '../../MPY.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 12:39:49 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CPU/CPU/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 12:40:17 2019] Launched memory_synth_1, synth_1...
Run output will be captured here:
memory_synth_1: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
synth_1: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 12:40:17 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747914A
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../memory.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP memory, cache-ID = 582aaa6dad2a3078; cache size = 3.184 MB.
catch { [ delete_ip_run [get_ips -all memory] ] }
INFO: [Project 1-386] Moving file 'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci' from fileset 'memory' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci'
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci' is already up-to-date
[Thu Apr 25 12:47:17 2019] Launched synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 12:47:17 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/memory.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/memory.coe'
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747914A
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
set_property -dict [list CONFIG.Coe_File {C:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../yanshou.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 13:29:40 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/yanshou.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1911.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 1911.305 ; gain = 0.000
run 200 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
set_property -dict [list CONFIG.Coe_File {c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe}] [get_ips memory]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../yanshou.coe'
generate_target all [get_files  C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'memory'...
catch { config_ip_cache -export [get_ips -all memory] }
export_ip_user_files -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -no_script -sync -force -quiet
reset_run memory_synth_1
launch_runs -jobs 4 memory_synth_1
[Thu Apr 25 13:38:51 2019] Launched memory_synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/memory_synth_1/runme.log
export_simulation -of_objects [get_files C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/memory.xci] -directory C:/CPU/CPU/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/CPU/CPU/project_1/project_1.ip_user_files -ipstatic_source_dir C:/CPU/CPU/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/CPU/CPU/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/yanshou.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/ip/memory/sim/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1925.336 ; gain = 0.000
run 200 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CPU/CPU/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 13:44:57 2019] Launched synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 13:44:57 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747914A
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/yanshou.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CU
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2144.059 ; gain = 0.000
run 200 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/yanshou.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2144.391 ; gain = 0.332
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/yanshou.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 2146.555 ; gain = 1.266
run 80 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/yanshou.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 2146.555 ; gain = 0.000
run 50 us
run 5 us
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 14:05:26 2019] Launched synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 14:05:26 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747914A
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.mif'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/yanshou.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/memory.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/MPY.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/zuhe.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/qqq.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/257.coe'
INFO: [SIM-utils-43] Exported 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim/51-100.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_vlog.prj"
"xvhdl --incr --relax -prj sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CPU/CPU/project_1/project_1.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2f5e7dfa66c34837b173217ee4053336 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_behav xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.CU [cu_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.BR [br_default]
Compiling architecture behavioral of entity xil_defaultlib.IR [ir_default]
Compiling architecture behavioral of entity xil_defaultlib.MAR [mar_default]
Compiling architecture behavioral of entity xil_defaultlib.MBR [mbr_default]
Compiling architecture behavioral of entity xil_defaultlib.PC [pc_default]
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.memory
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CPU/CPU/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_behav -key {Behavioral:sim_1:Functional:sim} -tclbatch {sim.tcl} -view {C:/CPU/CPU/project_1/sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/CPU/CPU/project_1/sim_behav.wcfg
source sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module sim.top_sim.U8.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2149.539 ; gain = 0.000
run 60 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/CPU/CPU/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Apr 25 14:15:51 2019] Launched synth_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/synth_1/runme.log
[Thu Apr 25 14:15:51 2019] Launched impl_1...
Run output will be captured here: C:/CPU/CPU/project_1/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747914A
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/CPU/CPU/project_1/project_1.runs/impl_1/TOP.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/CPU/CPU/project_1/project_1.srcs/sources_1/yanshou.coe' provided. It will be converted relative to IP Instance files '../../../../project_1.srcs/sources_1/yanshou.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 22:42:51 2019...
