INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab4/SooHooCPE133Lab4.srcs/sim_1/new/EightBitRCA_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EightBitRCA_sim
