// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_47 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_7_val,
        x_9_val,
        x_11_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_11_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_324_p2;
reg   [0:0] icmp_ln86_reg_1276;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1276_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1276_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1276_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1340_fu_330_p2;
reg   [0:0] icmp_ln86_1340_reg_1287;
wire   [0:0] icmp_ln86_1341_fu_336_p2;
reg   [0:0] icmp_ln86_1341_reg_1292;
reg   [0:0] icmp_ln86_1341_reg_1292_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1342_fu_342_p2;
reg   [0:0] icmp_ln86_1342_reg_1298;
wire   [0:0] icmp_ln86_1343_fu_348_p2;
reg   [0:0] icmp_ln86_1343_reg_1304;
wire   [0:0] icmp_ln86_1344_fu_354_p2;
reg   [0:0] icmp_ln86_1344_reg_1310;
reg   [0:0] icmp_ln86_1344_reg_1310_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1344_reg_1310_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1345_fu_360_p2;
reg   [0:0] icmp_ln86_1345_reg_1316;
reg   [0:0] icmp_ln86_1345_reg_1316_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1345_reg_1316_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1345_reg_1316_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1346_fu_366_p2;
reg   [0:0] icmp_ln86_1346_reg_1322;
wire   [0:0] icmp_ln86_1347_fu_372_p2;
reg   [0:0] icmp_ln86_1347_reg_1328;
wire   [0:0] icmp_ln86_1348_fu_378_p2;
reg   [0:0] icmp_ln86_1348_reg_1333;
reg   [0:0] icmp_ln86_1348_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1348_reg_1333_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1349_fu_384_p2;
reg   [0:0] icmp_ln86_1349_reg_1339;
reg   [0:0] icmp_ln86_1349_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1349_reg_1339_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1350_fu_390_p2;
reg   [0:0] icmp_ln86_1350_reg_1345;
reg   [0:0] icmp_ln86_1350_reg_1345_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1350_reg_1345_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1350_reg_1345_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1351_fu_396_p2;
reg   [0:0] icmp_ln86_1351_reg_1351;
reg   [0:0] icmp_ln86_1351_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1351_reg_1351_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1351_reg_1351_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1351_reg_1351_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1352_fu_402_p2;
reg   [0:0] icmp_ln86_1352_reg_1357;
reg   [0:0] icmp_ln86_1352_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1352_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1352_reg_1357_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1352_reg_1357_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1353_fu_408_p2;
reg   [0:0] icmp_ln86_1353_reg_1363;
reg   [0:0] icmp_ln86_1353_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1353_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1353_reg_1363_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1353_reg_1363_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1353_reg_1363_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1353_reg_1363_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1354_fu_414_p2;
reg   [0:0] icmp_ln86_1354_reg_1369;
reg   [0:0] icmp_ln86_1354_reg_1369_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1355_fu_420_p2;
reg   [0:0] icmp_ln86_1355_reg_1374;
wire   [0:0] icmp_ln86_1356_fu_426_p2;
reg   [0:0] icmp_ln86_1356_reg_1379;
reg   [0:0] icmp_ln86_1356_reg_1379_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1357_fu_432_p2;
reg   [0:0] icmp_ln86_1357_reg_1384;
reg   [0:0] icmp_ln86_1357_reg_1384_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1358_fu_438_p2;
reg   [0:0] icmp_ln86_1358_reg_1389;
reg   [0:0] icmp_ln86_1358_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1358_reg_1389_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1359_fu_444_p2;
reg   [0:0] icmp_ln86_1359_reg_1394;
reg   [0:0] icmp_ln86_1359_reg_1394_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1359_reg_1394_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1360_fu_450_p2;
reg   [0:0] icmp_ln86_1360_reg_1399;
reg   [0:0] icmp_ln86_1360_reg_1399_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1360_reg_1399_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1361_fu_456_p2;
reg   [0:0] icmp_ln86_1361_reg_1404;
reg   [0:0] icmp_ln86_1361_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1361_reg_1404_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1361_reg_1404_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1362_fu_462_p2;
reg   [0:0] icmp_ln86_1362_reg_1409;
reg   [0:0] icmp_ln86_1362_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1362_reg_1409_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1362_reg_1409_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1363_fu_468_p2;
reg   [0:0] icmp_ln86_1363_reg_1414;
reg   [0:0] icmp_ln86_1363_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1363_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1363_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1364_fu_474_p2;
reg   [0:0] icmp_ln86_1364_reg_1419;
reg   [0:0] icmp_ln86_1364_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1364_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1364_reg_1419_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1364_reg_1419_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1365_fu_480_p2;
reg   [0:0] icmp_ln86_1365_reg_1424;
reg   [0:0] icmp_ln86_1365_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1365_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1365_reg_1424_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1365_reg_1424_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1366_fu_486_p2;
reg   [0:0] icmp_ln86_1366_reg_1429;
reg   [0:0] icmp_ln86_1366_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1366_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1366_reg_1429_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1366_reg_1429_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1367_fu_492_p2;
reg   [0:0] icmp_ln86_1367_reg_1434;
reg   [0:0] icmp_ln86_1367_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1367_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1367_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1367_reg_1434_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1367_reg_1434_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1368_fu_498_p2;
reg   [0:0] icmp_ln86_1368_reg_1439;
reg   [0:0] icmp_ln86_1368_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1368_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1368_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1368_reg_1439_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1368_reg_1439_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1368_reg_1439_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_504_p2;
reg   [0:0] and_ln102_reg_1444;
reg   [0:0] and_ln102_reg_1444_pp0_iter1_reg;
wire   [0:0] and_ln102_1298_fu_520_p2;
reg   [0:0] and_ln102_1298_reg_1454;
wire   [0:0] and_ln102_1299_fu_529_p2;
reg   [0:0] and_ln102_1299_reg_1461;
reg   [0:0] and_ln102_1299_reg_1461_pp0_iter2_reg;
wire   [0:0] and_ln104_256_fu_539_p2;
reg   [0:0] and_ln104_256_reg_1468;
reg   [0:0] and_ln104_256_reg_1468_pp0_iter2_reg;
wire   [0:0] and_ln102_1302_fu_545_p2;
reg   [0:0] and_ln102_1302_reg_1474;
wire   [0:0] and_ln102_1303_fu_560_p2;
reg   [0:0] and_ln102_1303_reg_1480;
wire   [0:0] or_ln117_fu_576_p2;
reg   [0:0] or_ln117_reg_1486;
wire   [0:0] and_ln102_1297_fu_587_p2;
reg   [0:0] and_ln102_1297_reg_1491;
reg   [0:0] and_ln102_1297_reg_1491_pp0_iter3_reg;
wire   [0:0] and_ln104_255_fu_597_p2;
reg   [0:0] and_ln104_255_reg_1498;
reg   [0:0] and_ln104_255_reg_1498_pp0_iter3_reg;
wire   [0:0] and_ln102_1305_fu_607_p2;
reg   [0:0] and_ln102_1305_reg_1504;
wire   [0:0] or_ln117_1209_fu_700_p2;
reg   [0:0] or_ln117_1209_reg_1510;
wire   [3:0] select_ln117_1307_fu_713_p3;
reg   [3:0] select_ln117_1307_reg_1515;
wire   [0:0] or_ln117_1211_fu_721_p2;
reg   [0:0] or_ln117_1211_reg_1520;
wire   [0:0] and_ln102_1300_fu_725_p2;
reg   [0:0] and_ln102_1300_reg_1527;
wire   [0:0] and_ln104_257_fu_734_p2;
reg   [0:0] and_ln104_257_reg_1533;
reg   [0:0] and_ln104_257_reg_1533_pp0_iter4_reg;
wire   [0:0] and_ln102_1306_fu_749_p2;
reg   [0:0] and_ln102_1306_reg_1539;
wire   [4:0] select_ln117_1313_fu_840_p3;
reg   [4:0] select_ln117_1313_reg_1544;
wire   [0:0] or_ln117_1216_fu_847_p2;
reg   [0:0] or_ln117_1216_reg_1549;
wire   [0:0] and_ln102_1301_fu_852_p2;
reg   [0:0] and_ln102_1301_reg_1555;
wire   [0:0] and_ln104_258_fu_861_p2;
reg   [0:0] and_ln104_258_reg_1561;
reg   [0:0] and_ln104_258_reg_1561_pp0_iter5_reg;
reg   [0:0] and_ln104_258_reg_1561_pp0_iter6_reg;
wire   [0:0] and_ln102_1308_fu_875_p2;
reg   [0:0] and_ln102_1308_reg_1567;
wire   [0:0] or_ln117_1220_fu_949_p2;
reg   [0:0] or_ln117_1220_reg_1573;
wire   [4:0] select_ln117_1319_fu_963_p3;
reg   [4:0] select_ln117_1319_reg_1578;
wire   [0:0] or_ln117_1222_fu_971_p2;
reg   [0:0] or_ln117_1222_reg_1583;
wire   [0:0] or_ln117_1226_fu_1059_p2;
reg   [0:0] or_ln117_1226_reg_1591;
wire   [4:0] select_ln117_1325_fu_1071_p3;
reg   [4:0] select_ln117_1325_reg_1597;
wire   [0:0] or_ln117_1228_fu_1093_p2;
reg   [0:0] or_ln117_1228_reg_1602;
wire   [4:0] select_ln117_1327_fu_1105_p3;
reg   [4:0] select_ln117_1327_reg_1607;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_641_fu_510_p2;
wire   [0:0] and_ln104_fu_515_p2;
wire   [0:0] xor_ln104_644_fu_534_p2;
wire   [0:0] xor_ln104_643_fu_524_p2;
wire   [0:0] and_ln102_1325_fu_555_p2;
wire   [0:0] xor_ln104_647_fu_550_p2;
wire   [0:0] and_ln102_1326_fu_565_p2;
wire   [0:0] and_ln102_1311_fu_570_p2;
wire   [0:0] xor_ln104_fu_582_p2;
wire   [0:0] xor_ln104_642_fu_592_p2;
wire   [0:0] and_ln102_1304_fu_603_p2;
wire   [0:0] and_ln102_1310_fu_611_p2;
wire   [0:0] xor_ln117_fu_624_p2;
wire   [1:0] zext_ln117_fu_630_p1;
wire   [1:0] select_ln117_fu_634_p3;
wire   [1:0] select_ln117_1301_fu_641_p3;
wire   [0:0] and_ln102_1312_fu_615_p2;
wire   [2:0] zext_ln117_142_fu_648_p1;
wire   [0:0] or_ln117_1206_fu_652_p2;
wire   [2:0] select_ln117_1302_fu_657_p3;
wire   [0:0] or_ln117_1207_fu_664_p2;
wire   [2:0] select_ln117_1303_fu_668_p3;
wire   [2:0] select_ln117_1304_fu_676_p3;
wire   [0:0] and_ln102_1313_fu_619_p2;
wire   [3:0] zext_ln117_143_fu_684_p1;
wire   [0:0] or_ln117_1208_fu_688_p2;
wire   [3:0] select_ln117_1305_fu_693_p3;
wire   [3:0] select_ln117_1306_fu_705_p3;
wire   [0:0] xor_ln104_645_fu_729_p2;
wire   [0:0] xor_ln104_648_fu_739_p2;
wire   [0:0] and_ln102_1327_fu_754_p2;
wire   [0:0] xor_ln104_649_fu_744_p2;
wire   [0:0] and_ln102_1328_fu_768_p2;
wire   [0:0] and_ln102_1314_fu_759_p2;
wire   [0:0] or_ln117_1210_fu_778_p2;
wire   [0:0] and_ln102_1315_fu_764_p2;
wire   [3:0] select_ln117_1308_fu_783_p3;
wire   [0:0] or_ln117_1212_fu_790_p2;
wire   [3:0] select_ln117_1309_fu_795_p3;
wire   [0:0] or_ln117_1213_fu_802_p2;
wire   [0:0] and_ln102_1316_fu_773_p2;
wire   [3:0] select_ln117_1310_fu_806_p3;
wire   [0:0] or_ln117_1214_fu_814_p2;
wire   [3:0] select_ln117_1311_fu_820_p3;
wire   [3:0] select_ln117_1312_fu_828_p3;
wire   [4:0] zext_ln117_144_fu_836_p1;
wire   [0:0] xor_ln104_646_fu_856_p2;
wire   [0:0] xor_ln104_650_fu_866_p2;
wire   [0:0] and_ln102_1329_fu_884_p2;
wire   [0:0] and_ln102_1307_fu_871_p2;
wire   [0:0] and_ln102_1317_fu_880_p2;
wire   [0:0] or_ln117_1215_fu_899_p2;
wire   [0:0] and_ln102_1318_fu_889_p2;
wire   [4:0] select_ln117_1314_fu_904_p3;
wire   [0:0] or_ln117_1217_fu_911_p2;
wire   [4:0] select_ln117_1315_fu_916_p3;
wire   [0:0] or_ln117_1218_fu_923_p2;
wire   [0:0] and_ln102_1319_fu_894_p2;
wire   [4:0] select_ln117_1316_fu_927_p3;
wire   [0:0] or_ln117_1219_fu_935_p2;
wire   [4:0] select_ln117_1317_fu_941_p3;
wire   [4:0] select_ln117_1318_fu_955_p3;
wire   [0:0] xor_ln104_651_fu_975_p2;
wire   [0:0] and_ln102_1330_fu_985_p2;
wire   [0:0] xor_ln104_652_fu_980_p2;
wire   [0:0] and_ln102_1331_fu_999_p2;
wire   [0:0] and_ln102_1320_fu_990_p2;
wire   [0:0] or_ln117_1221_fu_1009_p2;
wire   [0:0] and_ln102_1321_fu_995_p2;
wire   [4:0] select_ln117_1320_fu_1014_p3;
wire   [0:0] or_ln117_1223_fu_1021_p2;
wire   [4:0] select_ln117_1321_fu_1026_p3;
wire   [0:0] or_ln117_1224_fu_1033_p2;
wire   [0:0] and_ln102_1322_fu_1004_p2;
wire   [4:0] select_ln117_1322_fu_1037_p3;
wire   [0:0] or_ln117_1225_fu_1045_p2;
wire   [4:0] select_ln117_1323_fu_1051_p3;
wire   [4:0] select_ln117_1324_fu_1063_p3;
wire   [0:0] and_ln102_1309_fu_1079_p2;
wire   [0:0] and_ln102_1323_fu_1083_p2;
wire   [0:0] or_ln117_1227_fu_1088_p2;
wire   [4:0] select_ln117_1326_fu_1098_p3;
wire   [0:0] xor_ln104_653_fu_1113_p2;
wire   [0:0] and_ln102_1332_fu_1118_p2;
wire   [0:0] and_ln102_1324_fu_1123_p2;
wire   [0:0] or_ln117_1229_fu_1128_p2;
wire   [10:0] agg_result_fu_1140_p65;
wire   [4:0] agg_result_fu_1140_p66;
wire   [10:0] agg_result_fu_1140_p67;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] agg_result_fu_1140_p1;
wire   [4:0] agg_result_fu_1140_p3;
wire   [4:0] agg_result_fu_1140_p5;
wire   [4:0] agg_result_fu_1140_p7;
wire   [4:0] agg_result_fu_1140_p9;
wire   [4:0] agg_result_fu_1140_p11;
wire   [4:0] agg_result_fu_1140_p13;
wire   [4:0] agg_result_fu_1140_p15;
wire   [4:0] agg_result_fu_1140_p17;
wire   [4:0] agg_result_fu_1140_p19;
wire   [4:0] agg_result_fu_1140_p21;
wire   [4:0] agg_result_fu_1140_p23;
wire   [4:0] agg_result_fu_1140_p25;
wire   [4:0] agg_result_fu_1140_p27;
wire   [4:0] agg_result_fu_1140_p29;
wire   [4:0] agg_result_fu_1140_p31;
wire  signed [4:0] agg_result_fu_1140_p33;
wire  signed [4:0] agg_result_fu_1140_p35;
wire  signed [4:0] agg_result_fu_1140_p37;
wire  signed [4:0] agg_result_fu_1140_p39;
wire  signed [4:0] agg_result_fu_1140_p41;
wire  signed [4:0] agg_result_fu_1140_p43;
wire  signed [4:0] agg_result_fu_1140_p45;
wire  signed [4:0] agg_result_fu_1140_p47;
wire  signed [4:0] agg_result_fu_1140_p49;
wire  signed [4:0] agg_result_fu_1140_p51;
wire  signed [4:0] agg_result_fu_1140_p53;
wire  signed [4:0] agg_result_fu_1140_p55;
wire  signed [4:0] agg_result_fu_1140_p57;
wire  signed [4:0] agg_result_fu_1140_p59;
wire  signed [4:0] agg_result_fu_1140_p61;
wire  signed [4:0] agg_result_fu_1140_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_65_5_11_1_1_x12 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x12_U672(
    .din0(11'd75),
    .din1(11'd2042),
    .din2(11'd259),
    .din3(11'd42),
    .din4(11'd1731),
    .din5(11'd1938),
    .din6(11'd1341),
    .din7(11'd2031),
    .din8(11'd206),
    .din9(11'd452),
    .din10(11'd11),
    .din11(11'd513),
    .din12(11'd29),
    .din13(11'd119),
    .din14(11'd457),
    .din15(11'd181),
    .din16(11'd1910),
    .din17(11'd1649),
    .din18(11'd1919),
    .din19(11'd1),
    .din20(11'd1979),
    .din21(11'd2036),
    .din22(11'd55),
    .din23(11'd1956),
    .din24(11'd2001),
    .din25(11'd111),
    .din26(11'd1860),
    .din27(11'd2041),
    .din28(11'd75),
    .din29(11'd1936),
    .din30(11'd61),
    .din31(11'd2024),
    .def(agg_result_fu_1140_p65),
    .sel(agg_result_fu_1140_p66),
    .dout(agg_result_fu_1140_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1297_reg_1491 <= and_ln102_1297_fu_587_p2;
        and_ln102_1297_reg_1491_pp0_iter3_reg <= and_ln102_1297_reg_1491;
        and_ln102_1298_reg_1454 <= and_ln102_1298_fu_520_p2;
        and_ln102_1299_reg_1461 <= and_ln102_1299_fu_529_p2;
        and_ln102_1299_reg_1461_pp0_iter2_reg <= and_ln102_1299_reg_1461;
        and_ln102_1300_reg_1527 <= and_ln102_1300_fu_725_p2;
        and_ln102_1301_reg_1555 <= and_ln102_1301_fu_852_p2;
        and_ln102_1302_reg_1474 <= and_ln102_1302_fu_545_p2;
        and_ln102_1303_reg_1480 <= and_ln102_1303_fu_560_p2;
        and_ln102_1305_reg_1504 <= and_ln102_1305_fu_607_p2;
        and_ln102_1306_reg_1539 <= and_ln102_1306_fu_749_p2;
        and_ln102_1308_reg_1567 <= and_ln102_1308_fu_875_p2;
        and_ln102_reg_1444 <= and_ln102_fu_504_p2;
        and_ln102_reg_1444_pp0_iter1_reg <= and_ln102_reg_1444;
        and_ln104_255_reg_1498 <= and_ln104_255_fu_597_p2;
        and_ln104_255_reg_1498_pp0_iter3_reg <= and_ln104_255_reg_1498;
        and_ln104_256_reg_1468 <= and_ln104_256_fu_539_p2;
        and_ln104_256_reg_1468_pp0_iter2_reg <= and_ln104_256_reg_1468;
        and_ln104_257_reg_1533 <= and_ln104_257_fu_734_p2;
        and_ln104_257_reg_1533_pp0_iter4_reg <= and_ln104_257_reg_1533;
        and_ln104_258_reg_1561 <= and_ln104_258_fu_861_p2;
        and_ln104_258_reg_1561_pp0_iter5_reg <= and_ln104_258_reg_1561;
        and_ln104_258_reg_1561_pp0_iter6_reg <= and_ln104_258_reg_1561_pp0_iter5_reg;
        icmp_ln86_1340_reg_1287 <= icmp_ln86_1340_fu_330_p2;
        icmp_ln86_1341_reg_1292 <= icmp_ln86_1341_fu_336_p2;
        icmp_ln86_1341_reg_1292_pp0_iter1_reg <= icmp_ln86_1341_reg_1292;
        icmp_ln86_1342_reg_1298 <= icmp_ln86_1342_fu_342_p2;
        icmp_ln86_1343_reg_1304 <= icmp_ln86_1343_fu_348_p2;
        icmp_ln86_1344_reg_1310 <= icmp_ln86_1344_fu_354_p2;
        icmp_ln86_1344_reg_1310_pp0_iter1_reg <= icmp_ln86_1344_reg_1310;
        icmp_ln86_1344_reg_1310_pp0_iter2_reg <= icmp_ln86_1344_reg_1310_pp0_iter1_reg;
        icmp_ln86_1345_reg_1316 <= icmp_ln86_1345_fu_360_p2;
        icmp_ln86_1345_reg_1316_pp0_iter1_reg <= icmp_ln86_1345_reg_1316;
        icmp_ln86_1345_reg_1316_pp0_iter2_reg <= icmp_ln86_1345_reg_1316_pp0_iter1_reg;
        icmp_ln86_1345_reg_1316_pp0_iter3_reg <= icmp_ln86_1345_reg_1316_pp0_iter2_reg;
        icmp_ln86_1346_reg_1322 <= icmp_ln86_1346_fu_366_p2;
        icmp_ln86_1347_reg_1328 <= icmp_ln86_1347_fu_372_p2;
        icmp_ln86_1348_reg_1333 <= icmp_ln86_1348_fu_378_p2;
        icmp_ln86_1348_reg_1333_pp0_iter1_reg <= icmp_ln86_1348_reg_1333;
        icmp_ln86_1348_reg_1333_pp0_iter2_reg <= icmp_ln86_1348_reg_1333_pp0_iter1_reg;
        icmp_ln86_1349_reg_1339 <= icmp_ln86_1349_fu_384_p2;
        icmp_ln86_1349_reg_1339_pp0_iter1_reg <= icmp_ln86_1349_reg_1339;
        icmp_ln86_1349_reg_1339_pp0_iter2_reg <= icmp_ln86_1349_reg_1339_pp0_iter1_reg;
        icmp_ln86_1350_reg_1345 <= icmp_ln86_1350_fu_390_p2;
        icmp_ln86_1350_reg_1345_pp0_iter1_reg <= icmp_ln86_1350_reg_1345;
        icmp_ln86_1350_reg_1345_pp0_iter2_reg <= icmp_ln86_1350_reg_1345_pp0_iter1_reg;
        icmp_ln86_1350_reg_1345_pp0_iter3_reg <= icmp_ln86_1350_reg_1345_pp0_iter2_reg;
        icmp_ln86_1351_reg_1351 <= icmp_ln86_1351_fu_396_p2;
        icmp_ln86_1351_reg_1351_pp0_iter1_reg <= icmp_ln86_1351_reg_1351;
        icmp_ln86_1351_reg_1351_pp0_iter2_reg <= icmp_ln86_1351_reg_1351_pp0_iter1_reg;
        icmp_ln86_1351_reg_1351_pp0_iter3_reg <= icmp_ln86_1351_reg_1351_pp0_iter2_reg;
        icmp_ln86_1351_reg_1351_pp0_iter4_reg <= icmp_ln86_1351_reg_1351_pp0_iter3_reg;
        icmp_ln86_1352_reg_1357 <= icmp_ln86_1352_fu_402_p2;
        icmp_ln86_1352_reg_1357_pp0_iter1_reg <= icmp_ln86_1352_reg_1357;
        icmp_ln86_1352_reg_1357_pp0_iter2_reg <= icmp_ln86_1352_reg_1357_pp0_iter1_reg;
        icmp_ln86_1352_reg_1357_pp0_iter3_reg <= icmp_ln86_1352_reg_1357_pp0_iter2_reg;
        icmp_ln86_1352_reg_1357_pp0_iter4_reg <= icmp_ln86_1352_reg_1357_pp0_iter3_reg;
        icmp_ln86_1353_reg_1363 <= icmp_ln86_1353_fu_408_p2;
        icmp_ln86_1353_reg_1363_pp0_iter1_reg <= icmp_ln86_1353_reg_1363;
        icmp_ln86_1353_reg_1363_pp0_iter2_reg <= icmp_ln86_1353_reg_1363_pp0_iter1_reg;
        icmp_ln86_1353_reg_1363_pp0_iter3_reg <= icmp_ln86_1353_reg_1363_pp0_iter2_reg;
        icmp_ln86_1353_reg_1363_pp0_iter4_reg <= icmp_ln86_1353_reg_1363_pp0_iter3_reg;
        icmp_ln86_1353_reg_1363_pp0_iter5_reg <= icmp_ln86_1353_reg_1363_pp0_iter4_reg;
        icmp_ln86_1353_reg_1363_pp0_iter6_reg <= icmp_ln86_1353_reg_1363_pp0_iter5_reg;
        icmp_ln86_1354_reg_1369 <= icmp_ln86_1354_fu_414_p2;
        icmp_ln86_1354_reg_1369_pp0_iter1_reg <= icmp_ln86_1354_reg_1369;
        icmp_ln86_1355_reg_1374 <= icmp_ln86_1355_fu_420_p2;
        icmp_ln86_1356_reg_1379 <= icmp_ln86_1356_fu_426_p2;
        icmp_ln86_1356_reg_1379_pp0_iter1_reg <= icmp_ln86_1356_reg_1379;
        icmp_ln86_1357_reg_1384 <= icmp_ln86_1357_fu_432_p2;
        icmp_ln86_1357_reg_1384_pp0_iter1_reg <= icmp_ln86_1357_reg_1384;
        icmp_ln86_1358_reg_1389 <= icmp_ln86_1358_fu_438_p2;
        icmp_ln86_1358_reg_1389_pp0_iter1_reg <= icmp_ln86_1358_reg_1389;
        icmp_ln86_1358_reg_1389_pp0_iter2_reg <= icmp_ln86_1358_reg_1389_pp0_iter1_reg;
        icmp_ln86_1359_reg_1394 <= icmp_ln86_1359_fu_444_p2;
        icmp_ln86_1359_reg_1394_pp0_iter1_reg <= icmp_ln86_1359_reg_1394;
        icmp_ln86_1359_reg_1394_pp0_iter2_reg <= icmp_ln86_1359_reg_1394_pp0_iter1_reg;
        icmp_ln86_1360_reg_1399 <= icmp_ln86_1360_fu_450_p2;
        icmp_ln86_1360_reg_1399_pp0_iter1_reg <= icmp_ln86_1360_reg_1399;
        icmp_ln86_1360_reg_1399_pp0_iter2_reg <= icmp_ln86_1360_reg_1399_pp0_iter1_reg;
        icmp_ln86_1361_reg_1404 <= icmp_ln86_1361_fu_456_p2;
        icmp_ln86_1361_reg_1404_pp0_iter1_reg <= icmp_ln86_1361_reg_1404;
        icmp_ln86_1361_reg_1404_pp0_iter2_reg <= icmp_ln86_1361_reg_1404_pp0_iter1_reg;
        icmp_ln86_1361_reg_1404_pp0_iter3_reg <= icmp_ln86_1361_reg_1404_pp0_iter2_reg;
        icmp_ln86_1362_reg_1409 <= icmp_ln86_1362_fu_462_p2;
        icmp_ln86_1362_reg_1409_pp0_iter1_reg <= icmp_ln86_1362_reg_1409;
        icmp_ln86_1362_reg_1409_pp0_iter2_reg <= icmp_ln86_1362_reg_1409_pp0_iter1_reg;
        icmp_ln86_1362_reg_1409_pp0_iter3_reg <= icmp_ln86_1362_reg_1409_pp0_iter2_reg;
        icmp_ln86_1363_reg_1414 <= icmp_ln86_1363_fu_468_p2;
        icmp_ln86_1363_reg_1414_pp0_iter1_reg <= icmp_ln86_1363_reg_1414;
        icmp_ln86_1363_reg_1414_pp0_iter2_reg <= icmp_ln86_1363_reg_1414_pp0_iter1_reg;
        icmp_ln86_1363_reg_1414_pp0_iter3_reg <= icmp_ln86_1363_reg_1414_pp0_iter2_reg;
        icmp_ln86_1364_reg_1419 <= icmp_ln86_1364_fu_474_p2;
        icmp_ln86_1364_reg_1419_pp0_iter1_reg <= icmp_ln86_1364_reg_1419;
        icmp_ln86_1364_reg_1419_pp0_iter2_reg <= icmp_ln86_1364_reg_1419_pp0_iter1_reg;
        icmp_ln86_1364_reg_1419_pp0_iter3_reg <= icmp_ln86_1364_reg_1419_pp0_iter2_reg;
        icmp_ln86_1364_reg_1419_pp0_iter4_reg <= icmp_ln86_1364_reg_1419_pp0_iter3_reg;
        icmp_ln86_1365_reg_1424 <= icmp_ln86_1365_fu_480_p2;
        icmp_ln86_1365_reg_1424_pp0_iter1_reg <= icmp_ln86_1365_reg_1424;
        icmp_ln86_1365_reg_1424_pp0_iter2_reg <= icmp_ln86_1365_reg_1424_pp0_iter1_reg;
        icmp_ln86_1365_reg_1424_pp0_iter3_reg <= icmp_ln86_1365_reg_1424_pp0_iter2_reg;
        icmp_ln86_1365_reg_1424_pp0_iter4_reg <= icmp_ln86_1365_reg_1424_pp0_iter3_reg;
        icmp_ln86_1366_reg_1429 <= icmp_ln86_1366_fu_486_p2;
        icmp_ln86_1366_reg_1429_pp0_iter1_reg <= icmp_ln86_1366_reg_1429;
        icmp_ln86_1366_reg_1429_pp0_iter2_reg <= icmp_ln86_1366_reg_1429_pp0_iter1_reg;
        icmp_ln86_1366_reg_1429_pp0_iter3_reg <= icmp_ln86_1366_reg_1429_pp0_iter2_reg;
        icmp_ln86_1366_reg_1429_pp0_iter4_reg <= icmp_ln86_1366_reg_1429_pp0_iter3_reg;
        icmp_ln86_1367_reg_1434 <= icmp_ln86_1367_fu_492_p2;
        icmp_ln86_1367_reg_1434_pp0_iter1_reg <= icmp_ln86_1367_reg_1434;
        icmp_ln86_1367_reg_1434_pp0_iter2_reg <= icmp_ln86_1367_reg_1434_pp0_iter1_reg;
        icmp_ln86_1367_reg_1434_pp0_iter3_reg <= icmp_ln86_1367_reg_1434_pp0_iter2_reg;
        icmp_ln86_1367_reg_1434_pp0_iter4_reg <= icmp_ln86_1367_reg_1434_pp0_iter3_reg;
        icmp_ln86_1367_reg_1434_pp0_iter5_reg <= icmp_ln86_1367_reg_1434_pp0_iter4_reg;
        icmp_ln86_1368_reg_1439 <= icmp_ln86_1368_fu_498_p2;
        icmp_ln86_1368_reg_1439_pp0_iter1_reg <= icmp_ln86_1368_reg_1439;
        icmp_ln86_1368_reg_1439_pp0_iter2_reg <= icmp_ln86_1368_reg_1439_pp0_iter1_reg;
        icmp_ln86_1368_reg_1439_pp0_iter3_reg <= icmp_ln86_1368_reg_1439_pp0_iter2_reg;
        icmp_ln86_1368_reg_1439_pp0_iter4_reg <= icmp_ln86_1368_reg_1439_pp0_iter3_reg;
        icmp_ln86_1368_reg_1439_pp0_iter5_reg <= icmp_ln86_1368_reg_1439_pp0_iter4_reg;
        icmp_ln86_1368_reg_1439_pp0_iter6_reg <= icmp_ln86_1368_reg_1439_pp0_iter5_reg;
        icmp_ln86_reg_1276 <= icmp_ln86_fu_324_p2;
        icmp_ln86_reg_1276_pp0_iter1_reg <= icmp_ln86_reg_1276;
        icmp_ln86_reg_1276_pp0_iter2_reg <= icmp_ln86_reg_1276_pp0_iter1_reg;
        icmp_ln86_reg_1276_pp0_iter3_reg <= icmp_ln86_reg_1276_pp0_iter2_reg;
        or_ln117_1209_reg_1510 <= or_ln117_1209_fu_700_p2;
        or_ln117_1211_reg_1520 <= or_ln117_1211_fu_721_p2;
        or_ln117_1216_reg_1549 <= or_ln117_1216_fu_847_p2;
        or_ln117_1220_reg_1573 <= or_ln117_1220_fu_949_p2;
        or_ln117_1222_reg_1583 <= or_ln117_1222_fu_971_p2;
        or_ln117_1226_reg_1591 <= or_ln117_1226_fu_1059_p2;
        or_ln117_1228_reg_1602 <= or_ln117_1228_fu_1093_p2;
        or_ln117_reg_1486 <= or_ln117_fu_576_p2;
        select_ln117_1307_reg_1515 <= select_ln117_1307_fu_713_p3;
        select_ln117_1313_reg_1544 <= select_ln117_1313_fu_840_p3;
        select_ln117_1319_reg_1578 <= select_ln117_1319_fu_963_p3;
        select_ln117_1325_reg_1597 <= select_ln117_1325_fu_1071_p3;
        select_ln117_1327_reg_1607 <= select_ln117_1327_fu_1105_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_11_val_int_reg <= x_11_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign agg_result_fu_1140_p65 = 'bx;

assign agg_result_fu_1140_p66 = ((or_ln117_1229_fu_1128_p2[0:0] == 1'b1) ? select_ln117_1327_reg_1607 : 5'd31);

assign and_ln102_1297_fu_587_p2 = (xor_ln104_fu_582_p2 & icmp_ln86_1341_reg_1292_pp0_iter1_reg);

assign and_ln102_1298_fu_520_p2 = (icmp_ln86_1342_reg_1298 & and_ln102_reg_1444);

assign and_ln102_1299_fu_529_p2 = (icmp_ln86_1343_reg_1304 & and_ln104_fu_515_p2);

assign and_ln102_1300_fu_725_p2 = (icmp_ln86_1344_reg_1310_pp0_iter2_reg & and_ln102_1297_reg_1491);

assign and_ln102_1301_fu_852_p2 = (icmp_ln86_1345_reg_1316_pp0_iter3_reg & and_ln104_255_reg_1498_pp0_iter3_reg);

assign and_ln102_1302_fu_545_p2 = (icmp_ln86_1346_reg_1322 & and_ln102_1298_fu_520_p2);

assign and_ln102_1303_fu_560_p2 = (and_ln102_reg_1444 & and_ln102_1325_fu_555_p2);

assign and_ln102_1304_fu_603_p2 = (icmp_ln86_1348_reg_1333_pp0_iter1_reg & and_ln102_1299_reg_1461);

assign and_ln102_1305_fu_607_p2 = (icmp_ln86_1349_reg_1339_pp0_iter1_reg & and_ln104_256_reg_1468);

assign and_ln102_1306_fu_749_p2 = (icmp_ln86_1350_reg_1345_pp0_iter2_reg & and_ln102_1300_fu_725_p2);

assign and_ln102_1307_fu_871_p2 = (icmp_ln86_1351_reg_1351_pp0_iter3_reg & and_ln104_257_reg_1533);

assign and_ln102_1308_fu_875_p2 = (icmp_ln86_1352_reg_1357_pp0_iter3_reg & and_ln102_1301_fu_852_p2);

assign and_ln102_1309_fu_1079_p2 = (icmp_ln86_1353_reg_1363_pp0_iter5_reg & and_ln104_258_reg_1561_pp0_iter5_reg);

assign and_ln102_1310_fu_611_p2 = (icmp_ln86_1354_reg_1369_pp0_iter1_reg & and_ln102_1302_reg_1474);

assign and_ln102_1311_fu_570_p2 = (and_ln102_1326_fu_565_p2 & and_ln102_1298_fu_520_p2);

assign and_ln102_1312_fu_615_p2 = (icmp_ln86_1356_reg_1379_pp0_iter1_reg & and_ln102_1303_reg_1480);

assign and_ln102_1313_fu_619_p2 = (icmp_ln86_1357_reg_1384_pp0_iter1_reg & and_ln102_1304_fu_603_p2);

assign and_ln102_1314_fu_759_p2 = (and_ln102_1327_fu_754_p2 & and_ln102_1299_reg_1461_pp0_iter2_reg);

assign and_ln102_1315_fu_764_p2 = (icmp_ln86_1359_reg_1394_pp0_iter2_reg & and_ln102_1305_reg_1504);

assign and_ln102_1316_fu_773_p2 = (and_ln104_256_reg_1468_pp0_iter2_reg & and_ln102_1328_fu_768_p2);

assign and_ln102_1317_fu_880_p2 = (icmp_ln86_1361_reg_1404_pp0_iter3_reg & and_ln102_1306_reg_1539);

assign and_ln102_1318_fu_889_p2 = (and_ln102_1329_fu_884_p2 & and_ln102_1300_reg_1527);

assign and_ln102_1319_fu_894_p2 = (icmp_ln86_1363_reg_1414_pp0_iter3_reg & and_ln102_1307_fu_871_p2);

assign and_ln102_1320_fu_990_p2 = (and_ln104_257_reg_1533_pp0_iter4_reg & and_ln102_1330_fu_985_p2);

assign and_ln102_1321_fu_995_p2 = (icmp_ln86_1365_reg_1424_pp0_iter4_reg & and_ln102_1308_reg_1567);

assign and_ln102_1322_fu_1004_p2 = (and_ln102_1331_fu_999_p2 & and_ln102_1301_reg_1555);

assign and_ln102_1323_fu_1083_p2 = (icmp_ln86_1367_reg_1434_pp0_iter5_reg & and_ln102_1309_fu_1079_p2);

assign and_ln102_1324_fu_1123_p2 = (and_ln104_258_reg_1561_pp0_iter6_reg & and_ln102_1332_fu_1118_p2);

assign and_ln102_1325_fu_555_p2 = (xor_ln104_643_fu_524_p2 & icmp_ln86_1347_reg_1328);

assign and_ln102_1326_fu_565_p2 = (xor_ln104_647_fu_550_p2 & icmp_ln86_1355_reg_1374);

assign and_ln102_1327_fu_754_p2 = (xor_ln104_648_fu_739_p2 & icmp_ln86_1358_reg_1389_pp0_iter2_reg);

assign and_ln102_1328_fu_768_p2 = (xor_ln104_649_fu_744_p2 & icmp_ln86_1360_reg_1399_pp0_iter2_reg);

assign and_ln102_1329_fu_884_p2 = (xor_ln104_650_fu_866_p2 & icmp_ln86_1362_reg_1409_pp0_iter3_reg);

assign and_ln102_1330_fu_985_p2 = (xor_ln104_651_fu_975_p2 & icmp_ln86_1364_reg_1419_pp0_iter4_reg);

assign and_ln102_1331_fu_999_p2 = (xor_ln104_652_fu_980_p2 & icmp_ln86_1366_reg_1429_pp0_iter4_reg);

assign and_ln102_1332_fu_1118_p2 = (xor_ln104_653_fu_1113_p2 & icmp_ln86_1368_reg_1439_pp0_iter6_reg);

assign and_ln102_fu_504_p2 = (icmp_ln86_fu_324_p2 & icmp_ln86_1340_fu_330_p2);

assign and_ln104_255_fu_597_p2 = (xor_ln104_fu_582_p2 & xor_ln104_642_fu_592_p2);

assign and_ln104_256_fu_539_p2 = (xor_ln104_644_fu_534_p2 & and_ln104_fu_515_p2);

assign and_ln104_257_fu_734_p2 = (xor_ln104_645_fu_729_p2 & and_ln102_1297_reg_1491);

assign and_ln104_258_fu_861_p2 = (xor_ln104_646_fu_856_p2 & and_ln104_255_reg_1498_pp0_iter3_reg);

assign and_ln104_fu_515_p2 = (xor_ln104_641_fu_510_p2 & icmp_ln86_reg_1276);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1140_p67;

assign icmp_ln86_1340_fu_330_p2 = (($signed(x_2_val_int_reg) < $signed(18'd260876)) ? 1'b1 : 1'b0);

assign icmp_ln86_1341_fu_336_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261700)) ? 1'b1 : 1'b0);

assign icmp_ln86_1342_fu_342_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260804)) ? 1'b1 : 1'b0);

assign icmp_ln86_1343_fu_348_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260810)) ? 1'b1 : 1'b0);

assign icmp_ln86_1344_fu_354_p2 = (($signed(x_0_val_int_reg) < $signed(18'd203)) ? 1'b1 : 1'b0);

assign icmp_ln86_1345_fu_360_p2 = (($signed(x_0_val_int_reg) < $signed(18'd262113)) ? 1'b1 : 1'b0);

assign icmp_ln86_1346_fu_366_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261274)) ? 1'b1 : 1'b0);

assign icmp_ln86_1347_fu_372_p2 = (($signed(x_0_val_int_reg) < $signed(18'd679)) ? 1'b1 : 1'b0);

assign icmp_ln86_1348_fu_378_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261653)) ? 1'b1 : 1'b0);

assign icmp_ln86_1349_fu_384_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261035)) ? 1'b1 : 1'b0);

assign icmp_ln86_1350_fu_390_p2 = (($signed(x_1_val_int_reg) < $signed(18'd212)) ? 1'b1 : 1'b0);

assign icmp_ln86_1351_fu_396_p2 = (($signed(x_1_val_int_reg) < $signed(18'd262105)) ? 1'b1 : 1'b0);

assign icmp_ln86_1352_fu_402_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261213)) ? 1'b1 : 1'b0);

assign icmp_ln86_1353_fu_408_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261275)) ? 1'b1 : 1'b0);

assign icmp_ln86_1354_fu_414_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260792)) ? 1'b1 : 1'b0);

assign icmp_ln86_1355_fu_420_p2 = (($signed(x_2_val_int_reg) < $signed(18'd260872)) ? 1'b1 : 1'b0);

assign icmp_ln86_1356_fu_426_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261414)) ? 1'b1 : 1'b0);

assign icmp_ln86_1357_fu_432_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_1358_fu_438_p2 = (($signed(x_9_val_int_reg) < $signed(18'd1161)) ? 1'b1 : 1'b0);

assign icmp_ln86_1359_fu_444_p2 = (($signed(x_2_val_int_reg) < $signed(18'd260891)) ? 1'b1 : 1'b0);

assign icmp_ln86_1360_fu_450_p2 = (($signed(x_1_val_int_reg) < $signed(18'd260967)) ? 1'b1 : 1'b0);

assign icmp_ln86_1361_fu_456_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261287)) ? 1'b1 : 1'b0);

assign icmp_ln86_1362_fu_462_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261726)) ? 1'b1 : 1'b0);

assign icmp_ln86_1363_fu_468_p2 = (($signed(x_0_val_int_reg) < $signed(18'd856)) ? 1'b1 : 1'b0);

assign icmp_ln86_1364_fu_474_p2 = (($signed(x_14_val_int_reg) < $signed(18'd26)) ? 1'b1 : 1'b0);

assign icmp_ln86_1365_fu_480_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260943)) ? 1'b1 : 1'b0);

assign icmp_ln86_1366_fu_486_p2 = (($signed(x_12_val_int_reg) < $signed(18'd261261)) ? 1'b1 : 1'b0);

assign icmp_ln86_1367_fu_492_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261505)) ? 1'b1 : 1'b0);

assign icmp_ln86_1368_fu_498_p2 = (($signed(x_3_val_int_reg) < $signed(18'd40)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_324_p2 = (($signed(x_14_val_int_reg) < $signed(18'd260822)) ? 1'b1 : 1'b0);

assign or_ln117_1206_fu_652_p2 = (and_ln102_1312_fu_615_p2 | and_ln102_1298_reg_1454);

assign or_ln117_1207_fu_664_p2 = (and_ln102_1303_reg_1480 | and_ln102_1298_reg_1454);

assign or_ln117_1208_fu_688_p2 = (and_ln102_reg_1444_pp0_iter1_reg | and_ln102_1313_fu_619_p2);

assign or_ln117_1209_fu_700_p2 = (and_ln102_reg_1444_pp0_iter1_reg | and_ln102_1304_fu_603_p2);

assign or_ln117_1210_fu_778_p2 = (or_ln117_1209_reg_1510 | and_ln102_1314_fu_759_p2);

assign or_ln117_1211_fu_721_p2 = (and_ln102_reg_1444_pp0_iter1_reg | and_ln102_1299_reg_1461);

assign or_ln117_1212_fu_790_p2 = (or_ln117_1211_reg_1520 | and_ln102_1315_fu_764_p2);

assign or_ln117_1213_fu_802_p2 = (or_ln117_1211_reg_1520 | and_ln102_1305_reg_1504);

assign or_ln117_1214_fu_814_p2 = (or_ln117_1213_fu_802_p2 | and_ln102_1316_fu_773_p2);

assign or_ln117_1215_fu_899_p2 = (icmp_ln86_reg_1276_pp0_iter3_reg | and_ln102_1317_fu_880_p2);

assign or_ln117_1216_fu_847_p2 = (icmp_ln86_reg_1276_pp0_iter2_reg | and_ln102_1306_fu_749_p2);

assign or_ln117_1217_fu_911_p2 = (or_ln117_1216_reg_1549 | and_ln102_1318_fu_889_p2);

assign or_ln117_1218_fu_923_p2 = (icmp_ln86_reg_1276_pp0_iter3_reg | and_ln102_1300_reg_1527);

assign or_ln117_1219_fu_935_p2 = (or_ln117_1218_fu_923_p2 | and_ln102_1319_fu_894_p2);

assign or_ln117_1220_fu_949_p2 = (or_ln117_1218_fu_923_p2 | and_ln102_1307_fu_871_p2);

assign or_ln117_1221_fu_1009_p2 = (or_ln117_1220_reg_1573 | and_ln102_1320_fu_990_p2);

assign or_ln117_1222_fu_971_p2 = (icmp_ln86_reg_1276_pp0_iter3_reg | and_ln102_1297_reg_1491_pp0_iter3_reg);

assign or_ln117_1223_fu_1021_p2 = (or_ln117_1222_reg_1583 | and_ln102_1321_fu_995_p2);

assign or_ln117_1224_fu_1033_p2 = (or_ln117_1222_reg_1583 | and_ln102_1308_reg_1567);

assign or_ln117_1225_fu_1045_p2 = (or_ln117_1224_fu_1033_p2 | and_ln102_1322_fu_1004_p2);

assign or_ln117_1226_fu_1059_p2 = (or_ln117_1222_reg_1583 | and_ln102_1301_reg_1555);

assign or_ln117_1227_fu_1088_p2 = (or_ln117_1226_reg_1591 | and_ln102_1323_fu_1083_p2);

assign or_ln117_1228_fu_1093_p2 = (or_ln117_1226_reg_1591 | and_ln102_1309_fu_1079_p2);

assign or_ln117_1229_fu_1128_p2 = (or_ln117_1228_reg_1602 | and_ln102_1324_fu_1123_p2);

assign or_ln117_fu_576_p2 = (and_ln102_1311_fu_570_p2 | and_ln102_1302_fu_545_p2);

assign select_ln117_1301_fu_641_p3 = ((or_ln117_reg_1486[0:0] == 1'b1) ? select_ln117_fu_634_p3 : 2'd3);

assign select_ln117_1302_fu_657_p3 = ((and_ln102_1298_reg_1454[0:0] == 1'b1) ? zext_ln117_142_fu_648_p1 : 3'd4);

assign select_ln117_1303_fu_668_p3 = ((or_ln117_1206_fu_652_p2[0:0] == 1'b1) ? select_ln117_1302_fu_657_p3 : 3'd5);

assign select_ln117_1304_fu_676_p3 = ((or_ln117_1207_fu_664_p2[0:0] == 1'b1) ? select_ln117_1303_fu_668_p3 : 3'd7);

assign select_ln117_1305_fu_693_p3 = ((and_ln102_reg_1444_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_143_fu_684_p1 : 4'd8);

assign select_ln117_1306_fu_705_p3 = ((or_ln117_1208_fu_688_p2[0:0] == 1'b1) ? select_ln117_1305_fu_693_p3 : 4'd9);

assign select_ln117_1307_fu_713_p3 = ((or_ln117_1209_fu_700_p2[0:0] == 1'b1) ? select_ln117_1306_fu_705_p3 : 4'd10);

assign select_ln117_1308_fu_783_p3 = ((or_ln117_1210_fu_778_p2[0:0] == 1'b1) ? select_ln117_1307_reg_1515 : 4'd11);

assign select_ln117_1309_fu_795_p3 = ((or_ln117_1211_reg_1520[0:0] == 1'b1) ? select_ln117_1308_fu_783_p3 : 4'd12);

assign select_ln117_1310_fu_806_p3 = ((or_ln117_1212_fu_790_p2[0:0] == 1'b1) ? select_ln117_1309_fu_795_p3 : 4'd13);

assign select_ln117_1311_fu_820_p3 = ((or_ln117_1213_fu_802_p2[0:0] == 1'b1) ? select_ln117_1310_fu_806_p3 : 4'd14);

assign select_ln117_1312_fu_828_p3 = ((or_ln117_1214_fu_814_p2[0:0] == 1'b1) ? select_ln117_1311_fu_820_p3 : 4'd15);

assign select_ln117_1313_fu_840_p3 = ((icmp_ln86_reg_1276_pp0_iter2_reg[0:0] == 1'b1) ? zext_ln117_144_fu_836_p1 : 5'd16);

assign select_ln117_1314_fu_904_p3 = ((or_ln117_1215_fu_899_p2[0:0] == 1'b1) ? select_ln117_1313_reg_1544 : 5'd17);

assign select_ln117_1315_fu_916_p3 = ((or_ln117_1216_reg_1549[0:0] == 1'b1) ? select_ln117_1314_fu_904_p3 : 5'd18);

assign select_ln117_1316_fu_927_p3 = ((or_ln117_1217_fu_911_p2[0:0] == 1'b1) ? select_ln117_1315_fu_916_p3 : 5'd19);

assign select_ln117_1317_fu_941_p3 = ((or_ln117_1218_fu_923_p2[0:0] == 1'b1) ? select_ln117_1316_fu_927_p3 : 5'd20);

assign select_ln117_1318_fu_955_p3 = ((or_ln117_1219_fu_935_p2[0:0] == 1'b1) ? select_ln117_1317_fu_941_p3 : 5'd21);

assign select_ln117_1319_fu_963_p3 = ((or_ln117_1220_fu_949_p2[0:0] == 1'b1) ? select_ln117_1318_fu_955_p3 : 5'd22);

assign select_ln117_1320_fu_1014_p3 = ((or_ln117_1221_fu_1009_p2[0:0] == 1'b1) ? select_ln117_1319_reg_1578 : 5'd23);

assign select_ln117_1321_fu_1026_p3 = ((or_ln117_1222_reg_1583[0:0] == 1'b1) ? select_ln117_1320_fu_1014_p3 : 5'd24);

assign select_ln117_1322_fu_1037_p3 = ((or_ln117_1223_fu_1021_p2[0:0] == 1'b1) ? select_ln117_1321_fu_1026_p3 : 5'd25);

assign select_ln117_1323_fu_1051_p3 = ((or_ln117_1224_fu_1033_p2[0:0] == 1'b1) ? select_ln117_1322_fu_1037_p3 : 5'd26);

assign select_ln117_1324_fu_1063_p3 = ((or_ln117_1225_fu_1045_p2[0:0] == 1'b1) ? select_ln117_1323_fu_1051_p3 : 5'd27);

assign select_ln117_1325_fu_1071_p3 = ((or_ln117_1226_fu_1059_p2[0:0] == 1'b1) ? select_ln117_1324_fu_1063_p3 : 5'd28);

assign select_ln117_1326_fu_1098_p3 = ((or_ln117_1227_fu_1088_p2[0:0] == 1'b1) ? select_ln117_1325_reg_1597 : 5'd29);

assign select_ln117_1327_fu_1105_p3 = ((or_ln117_1228_fu_1093_p2[0:0] == 1'b1) ? select_ln117_1326_fu_1098_p3 : 5'd30);

assign select_ln117_fu_634_p3 = ((and_ln102_1302_reg_1474[0:0] == 1'b1) ? zext_ln117_fu_630_p1 : 2'd2);

assign xor_ln104_641_fu_510_p2 = (icmp_ln86_1340_reg_1287 ^ 1'd1);

assign xor_ln104_642_fu_592_p2 = (icmp_ln86_1341_reg_1292_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_643_fu_524_p2 = (icmp_ln86_1342_reg_1298 ^ 1'd1);

assign xor_ln104_644_fu_534_p2 = (icmp_ln86_1343_reg_1304 ^ 1'd1);

assign xor_ln104_645_fu_729_p2 = (icmp_ln86_1344_reg_1310_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_646_fu_856_p2 = (icmp_ln86_1345_reg_1316_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_647_fu_550_p2 = (icmp_ln86_1346_reg_1322 ^ 1'd1);

assign xor_ln104_648_fu_739_p2 = (icmp_ln86_1348_reg_1333_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_649_fu_744_p2 = (icmp_ln86_1349_reg_1339_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_650_fu_866_p2 = (icmp_ln86_1350_reg_1345_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_651_fu_975_p2 = (icmp_ln86_1351_reg_1351_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_652_fu_980_p2 = (icmp_ln86_1352_reg_1357_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_653_fu_1113_p2 = (icmp_ln86_1353_reg_1363_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_582_p2 = (icmp_ln86_reg_1276_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_624_p2 = (1'd1 ^ and_ln102_1310_fu_611_p2);

assign zext_ln117_142_fu_648_p1 = select_ln117_1301_fu_641_p3;

assign zext_ln117_143_fu_684_p1 = select_ln117_1304_fu_676_p3;

assign zext_ln117_144_fu_836_p1 = select_ln117_1312_fu_828_p3;

assign zext_ln117_fu_630_p1 = xor_ln117_fu_624_p2;

endmodule //my_prj_decision_function_47
