// Seed: 2827150051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_12;
  timeunit 1ps;
  assign id_12[1] = id_7 + 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd54,
    parameter id_4 = 32'd50,
    parameter id_6 = 32'd36
) (
    output tri1 id_0,
    input uwire _id_1,
    output supply1 id_2,
    input tri id_3,
    input wor _id_4
);
  wire _id_6;
  wire [(  id_6  ) : {  id_1  ,  {  id_4  {  id_6  }  }  , "" ,  -1  }] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_8;
endmodule
