

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sat Oct 18 15:37:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.777 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n"   --->   Operation 6 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_accu32_loc = alloca i64 1"   --->   Operation 7 'alloca' 'FIR_accu32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i16 %FIR_delays, i64 0, i64 5" [FIR_HLS.cpp:62]   --->   Operation 8 'getelementptr' 'FIR_delays_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln62 = store i16 %x_n_read, i3 %FIR_delays_addr" [FIR_HLS.cpp:62]   --->   Operation 9 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_65_1, i16 %FIR_delays, i31 %FIR_accu32_loc, i14 %b_FIR_dec_int_40"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_65_1, i16 %FIR_delays, i31 %FIR_accu32_loc, i14 %b_FIR_dec_int_40"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_69_2, i16 %FIR_delays"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%shift_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %shift"   --->   Operation 13 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i3 %shift_read" [FIR_HLS.cpp:57]   --->   Operation 14 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %sext_ln57" [FIR_HLS.cpp:57]   --->   Operation 15 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%FIR_accu32_loc_load = load i31 %FIR_accu32_loc"   --->   Operation 16 'load' 'FIR_accu32_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (1.52ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_69_2, i16 %FIR_delays"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 18 [1/1] (1.31ns)   --->   "%ashr_ln73 = ashr i31 %FIR_accu32_loc_load, i31 %zext_ln57" [FIR_HLS.cpp:73]   --->   Operation 18 'ashr' 'ashr_ln73' <Predicate = true> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%y = trunc i31 %ashr_ln73" [FIR_HLS.cpp:73]   --->   Operation 19 'trunc' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln74 = ret i16 %y" [FIR_HLS.cpp:74]   --->   Operation 20 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	wire read operation ('x_n_read') on port 'x_n' [6]  (0.000 ns)
	'store' operation 0 bit ('store_ln62', FIR_HLS.cpp:62) of variable 'x_n_read' on array 'FIR_delays' [11]  (0.677 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 1.527ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'FIR_filter_Pipeline_VITIS_LOOP_69_2' [14]  (1.527 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
