

================================================================
== Vitis HLS Report for 'mmul'
================================================================
* Date:           Fri Feb 17 16:27:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        mmul
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.787 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.324 us|  0.324 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col_prod  |       79|       79|         9|          1|          1|    72|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [mmul.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.83ns)   --->   "%store_ln8 = store i7 0, i7 %indvar_flatten16" [mmul.cpp:8]   --->   Operation 25 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 26 [1/1] (0.83ns)   --->   "%store_ln8 = store i2 0, i2 %i" [mmul.cpp:8]   --->   Operation 26 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 27 [1/1] (0.83ns)   --->   "%store_ln8 = store i6 0, i6 %indvar_flatten" [mmul.cpp:8]   --->   Operation 27 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 28 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %j" [mmul.cpp:8]   --->   Operation 28 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 29 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %k" [mmul.cpp:8]   --->   Operation 29 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 30 [1/1] (0.83ns)   --->   "%store_ln8 = store i16 0, i16 %acc_V_1" [mmul.cpp:8]   --->   Operation 30 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body6" [mmul.cpp:8]   --->   Operation 31 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i7 %indvar_flatten16" [mmul.cpp:8]   --->   Operation 32 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.92ns)   --->   "%icmp_ln8 = icmp_eq  i7 %indvar_flatten16_load, i7 72" [mmul.cpp:8]   --->   Operation 33 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.27ns)   --->   "%add_ln8_1 = add i7 %indvar_flatten16_load, i7 1" [mmul.cpp:8]   --->   Operation 34 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc25, void %for.end27" [mmul.cpp:8]   --->   Operation 35 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 36 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.90ns)   --->   "%icmp_ln10 = icmp_eq  i6 %indvar_flatten_load_1, i6 24" [mmul.cpp:10]   --->   Operation 37 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.18ns)   --->   "%add_ln10_1 = add i6 %indvar_flatten_load, i6 1" [mmul.cpp:10]   --->   Operation 39 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.52ns)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i6 1, i6 %add_ln10_1" [mmul.cpp:10]   --->   Operation 40 'select' 'select_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.83ns)   --->   "%store_ln12 = store i7 %add_ln8_1, i7 %indvar_flatten16" [mmul.cpp:12]   --->   Operation 41 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "%store_ln12 = store i6 %select_ln10_2, i6 %indvar_flatten" [mmul.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [mmul.cpp:12]   --->   Operation 43 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [mmul.cpp:8]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [mmul.cpp:8]   --->   Operation 45 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln8 = add i2 %i_load, i2 1" [mmul.cpp:8]   --->   Operation 46 'add' 'add_ln8' <Predicate = (icmp_ln10)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.51ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i3 0, i3 %j_load" [mmul.cpp:8]   --->   Operation 47 'select' 'select_ln8' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.48ns)   --->   "%select_ln8_1 = select i1 %icmp_ln10, i2 %add_ln8, i2 %i_load" [mmul.cpp:8]   --->   Operation 48 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln8_1, i2 0"   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln8)   --->   "%xor_ln8 = xor i1 %icmp_ln10, i1 1" [mmul.cpp:8]   --->   Operation 50 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.68ns)   --->   "%icmp_ln12 = icmp_eq  i3 %k_load, i3 4" [mmul.cpp:12]   --->   Operation 51 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln8 = and i1 %icmp_ln12, i1 %xor_ln8" [mmul.cpp:8]   --->   Operation 52 'and' 'and_ln8' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.93ns)   --->   "%add_ln10 = add i3 %select_ln8, i3 1" [mmul.cpp:10]   --->   Operation 53 'add' 'add_ln10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %and_ln8, i1 %icmp_ln10" [mmul.cpp:10]   --->   Operation 54 'or' 'or_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i3 0, i3 %k_load" [mmul.cpp:10]   --->   Operation 55 'select' 'select_ln10' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i3 %select_ln10" [mmul.cpp:10]   --->   Operation 56 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.51ns)   --->   "%select_ln10_1 = select i1 %and_ln8, i3 %add_ln10, i3 %select_ln8" [mmul.cpp:10]   --->   Operation 57 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i3 %select_ln10"   --->   Operation 58 'zext' 'zext_ln1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln1317 = add i4 %tmp, i4 %zext_ln1317"   --->   Operation 59 'add' 'add_ln1317' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.68ns)   --->   "%icmp_ln14 = icmp_eq  i3 %select_ln10, i3 0" [mmul.cpp:14]   --->   Operation 60 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.68ns)   --->   "%icmp_ln16 = icmp_eq  i3 %select_ln10, i3 3" [mmul.cpp:16]   --->   Operation 61 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc, void %if.then16" [mmul.cpp:16]   --->   Operation 62 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.93ns)   --->   "%add_ln12 = add i3 %select_ln10, i3 1" [mmul.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.83ns)   --->   "%store_ln12 = store i2 %select_ln8_1, i2 %i" [mmul.cpp:12]   --->   Operation 64 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_2 : Operation 65 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %select_ln10_1, i3 %j" [mmul.cpp:12]   --->   Operation 65 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln8_1, i3 0" [mmul.cpp:16]   --->   Operation 66 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln8_1, i1 0" [mmul.cpp:16]   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %tmp_2" [mmul.cpp:16]   --->   Operation 68 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln16 = sub i5 %tmp_1, i5 %zext_ln16" [mmul.cpp:16]   --->   Operation 69 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i3 %select_ln10_1" [mmul.cpp:16]   --->   Operation 70 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.92ns) (root node of TernaryAdder)   --->   "%add_ln16 = add i5 %sub_ln16, i5 %zext_ln16_1" [mmul.cpp:16]   --->   Operation 71 'add' 'add_ln16' <Predicate = true> <Delay = 1.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln10, i3 0"   --->   Operation 72 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln10, i1 0"   --->   Operation 73 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i4 %tmp_4"   --->   Operation 74 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319 = sub i5 %tmp_3, i5 %zext_ln1319"   --->   Operation 75 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (1.92ns) (root node of TernaryAdder)   --->   "%add_ln1319 = add i5 %sub_ln1319, i5 %zext_ln16_1"   --->   Operation 76 'add' 'add_ln1319' <Predicate = true> <Delay = 1.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %add_ln12, i3 %k" [mmul.cpp:12]   --->   Operation 77 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i4 %add_ln1317"   --->   Operation 78 'zext' 'zext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln1317_1"   --->   Operation 79 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i5 %add_ln1319"   --->   Operation 80 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i16 %b, i64 0, i64 %zext_ln1319_1"   --->   Operation 81 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (1.14ns)   --->   "%a_load = load i4 %a_addr"   --->   Operation 82 'load' 'a_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 83 [2/2] (1.14ns)   --->   "%b_load = load i5 %b_addr"   --->   Operation 83 'load' 'b_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>

State 5 <SV = 4> <Delay = 2.16>
ST_5 : Operation 84 [1/2] (1.14ns)   --->   "%a_load = load i4 %a_addr"   --->   Operation 84 'load' 'a_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 85 [1/2] (1.14ns)   --->   "%b_load = load i5 %b_addr"   --->   Operation 85 'load' 'b_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_5 : Operation 86 [3/3] (1.02ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 86 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 87 [2/3] (1.02ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 87 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.88>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i16 %acc_V_1" [mmul.cpp:14]   --->   Operation 88 'load' 'acc_V_1_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.39ns)   --->   "%acc_V_2 = select i1 %icmp_ln14, i16 0, i16 %acc_V_1_load" [mmul.cpp:14]   --->   Operation 89 'select' 'acc_V_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 90 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [2/2] (1.49ns) (root node of the DSP)   --->   "%acc_V = add i16 %mul_ln859, i16 %acc_V_2"   --->   Operation 91 'add' 'acc_V' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_prod_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72"   --->   Operation 93 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i5 %add_ln16" [mmul.cpp:16]   --->   Operation 95 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln16_2" [mmul.cpp:16]   --->   Operation 96 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution2/directives.tcl:7]   --->   Operation 97 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mmul.cpp:6]   --->   Operation 98 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (1.49ns) (root node of the DSP)   --->   "%acc_V = add i16 %mul_ln859, i16 %acc_V_2"   --->   Operation 99 'add' 'acc_V' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.83ns)   --->   "%store_ln12 = store i16 %acc_V, i16 %acc_V_1" [mmul.cpp:12]   --->   Operation 100 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body6" [mmul.cpp:12]   --->   Operation 101 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [mmul.cpp:20]   --->   Operation 104 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.14>
ST_9 : Operation 102 [1/1] (1.14ns)   --->   "%store_ln16 = store i16 %acc_V, i5 %c_addr" [mmul.cpp:16]   --->   Operation 102 'store' 'store_ln16' <Predicate = (icmp_ln16)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [mmul.cpp:16]   --->   Operation 103 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.54ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [7]  (0 ns)
	'load' operation ('indvar_flatten_load', mmul.cpp:10) on local variable 'indvar_flatten' [84]  (0 ns)
	'add' operation ('add_ln10_1', mmul.cpp:10) [86]  (1.19 ns)
	'select' operation ('select_ln10_2', mmul.cpp:10) [87]  (0.521 ns)
	'store' operation ('store_ln12', mmul.cpp:12) of variable 'select_ln10_2', mmul.cpp:10 on local variable 'indvar_flatten' [90]  (0.833 ns)

 <State 2>: 2.79ns
The critical path consists of the following:
	'load' operation ('j_load', mmul.cpp:8) on local variable 'j' [32]  (0 ns)
	'select' operation ('select_ln8', mmul.cpp:8) [39]  (0.51 ns)
	'add' operation ('add_ln10', mmul.cpp:10) [49]  (0.934 ns)
	'select' operation ('select_ln10_1', mmul.cpp:10) [54]  (0.51 ns)
	'store' operation ('store_ln12', mmul.cpp:12) of variable 'select_ln10_1', mmul.cpp:10 on local variable 'j' [91]  (0.833 ns)

 <State 3>: 1.92ns
The critical path consists of the following:
	'sub' operation ('sub_ln16', mmul.cpp:16) [45]  (0 ns)
	'add' operation ('add_ln16', mmul.cpp:16) [56]  (1.92 ns)

 <State 4>: 1.15ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr') [62]  (0 ns)
	'load' operation ('a_load') on array 'a' [74]  (1.15 ns)

 <State 5>: 2.17ns
The critical path consists of the following:
	'load' operation ('a_load') on array 'a' [74]  (1.15 ns)
	'mul' operation of DSP[77] ('mul_ln859') [76]  (1.02 ns)

 <State 6>: 1.02ns
The critical path consists of the following:
	'mul' operation of DSP[77] ('mul_ln859') [76]  (1.02 ns)

 <State 7>: 1.88ns
The critical path consists of the following:
	'load' operation ('acc_V_1_load', mmul.cpp:14) on local variable 'acc.V' [30]  (0 ns)
	'select' operation ('acc.V', mmul.cpp:14) [73]  (0.39 ns)
	'add' operation of DSP[77] ('acc.V') [77]  (1.49 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'add' operation of DSP[77] ('acc.V') [77]  (1.49 ns)
	'store' operation ('store_ln12', mmul.cpp:12) of variable 'acc.V' on local variable 'acc.V' [93]  (0.833 ns)

 <State 9>: 1.15ns
The critical path consists of the following:
	'store' operation ('store_ln16', mmul.cpp:16) of variable 'acc.V' on array 'c' [81]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
