<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  7444, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 15491, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 13822, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 12881, user inline pragmas are applied</column>
            <column name="">(4) simplification, 12614, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 38765, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 26555, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate , 30695, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 30638, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 30599, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 26822, loop and instruction simplification</column>
            <column name="">(2) parallelization, 26813, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 26813, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 26798, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 27176, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 27357, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="Cnn" col1="__merlinkernel_Cnn.c:158" col2="7444" col3="12614" col4="30599" col5="26798" col6="27357">
                    <row id="10" col0="mars_kernel_0_1" col1="__merlinkernel_Cnn.c:150" col2="7356" col2_disp="7,356 (3 calls)" col3="12567" col3_disp="12,567 (3 calls)" col4="30276" col4_disp="30,276 (3 calls)" col5="26475" col5_disp="26,475 (3 calls)" col6="27027" col6_disp="27,027 (3 calls)">
                        <row id="1" col0="mars_kernel_0_1_bus" col1="__merlinkernel_Cnn.c:134" col2="7344" col2_disp="7,344 (3 calls)" col3="12561" col3_disp="12,561 (3 calls)" col4="30270" col4_disp="30,270 (3 calls)" col5="26469" col5_disp="26,469 (3 calls)" col6="27018" col6_disp="27,018 (3 calls)">
                            <row id="14" col0="mars_kernel_0_1_node_0_stage_0" col1="__merlinkernel_Cnn.c:26" col2="2244" col2_disp="2,244 (3 calls)" col3="4569" col3_disp="4,569 (3 calls)" col4="6462" col4_disp="6,462 (3 calls)" col5="5646" col5_disp="5,646 (3 calls)" col6="5814" col6_disp="5,814 (3 calls)">
                                <row id="12" col0="memcpy_wide_bus_read_float_3d_224_224_512" col1="mars_wide_bus_3d.h:1648" col2="2220" col2_disp="2,220 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="9" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="1170" col2_disp="1,170 (15 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="3" col0="mars_kernel_0_1_node_1_stage_0" col1="__merlinkernel_Cnn.c:54" col2="159" col2_disp=" 159 (3 calls)" col3="72" col3_disp="   72 (3 calls)" col4="588" col4_disp="  588 (3 calls)" col5="588" col5_disp="  588 (3 calls)" col6="615" col6_disp="  615 (3 calls)">
                                <row id="5" col0="merlin_memcpy_0" col1="__merlinkernel_Cnn.c:35" col2="138" col2_disp=" 138 (3 calls)" col3="51" col3_disp="   51 (3 calls)" col4="567" col4_disp="  567 (3 calls)" col5="567" col5_disp="  567 (3 calls)" col6="591" col6_disp="  591 (3 calls)"/>
                            </row>
                            <row id="7" col0="mars_kernel_0_1_node_2_stage_1" col1="__merlinkernel_Cnn.c:63" col2="1977" col2_disp="1,977 (3 calls)" col3="888" col3_disp="  888 (3 calls)" col4="6993" col4_disp="6,993 (3 calls)" col5="6897" col5_disp="6,897 (3 calls)" col6="6753" col6_disp="6,753 (3 calls)">
                                <row id="11" col0="memcpy_wide_bus_read_float_2d_228_128" col1="mars_wide_bus_2d.h:1326" col2="1686" col2_disp="1,686 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="13" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="936" col2_disp=" 936 (12 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                            <row id="4" col0="mars_kernel_0_1_node_3_stage_2" col1="__merlinkernel_Cnn.c:125" col2="2853" col2_disp="2,853 (3 calls)" col3="6984" col3_disp="6,984 (3 calls)" col4="16179" col4_disp="16,179 (3 calls)" col5="13290" col5_disp="13,290 (3 calls)" col6="13785" col6_disp="13,785 (3 calls)">
                                <row id="2" col0="memcpy_wide_bus_write_float_3d_224_224_512" col1="mars_wide_bus_3d.h:1769" col2="2829" col2_disp="2,829 (3 calls)" col3="" col4="" col5="" col6="">
                                    <row id="6" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="1617" col2_disp="1,617 (21 calls)" col3="" col4="" col5="" col6=""/>
                                </row>
                            </row>
                        </row>
                        <row id="8" col0="mars_kernel_0_1_comp" col1="__merlinkernel_Cnn.c:144" col2="3" col2_disp="   3 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

