INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-311] analyzing module ADD
INFO: [VRFC 10-311] analyzing module CLS
INFO: [VRFC 10-311] analyzing module ZC
INFO: [VRFC 10-311] analyzing module MUX_R
INFO: [VRFC 10-311] analyzing module MUX_OUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/RB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RB
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module DECODER
INFO: [VRFC 10-311] analyzing module MUX_INADD
INFO: [VRFC 10-311] analyzing module MUX_OUTADD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/SSTU/final_project/project_1/project_1.srcs/sim_1/new/TOP_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP_tb
