Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Clown\Desktop\Folder\ECEN404FSM\InternalClock.qsys --block-symbol-file --output-directory=C:\Users\Clown\Desktop\Folder\ECEN404FSM\InternalClock --family="MAX 10" --part=10M04SAE144C8G
Progress: Loading ECEN404FSM/InternalClock.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 23.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Clown\Desktop\Folder\ECEN404FSM\InternalClock.qsys --synthesis=VERILOG --output-directory=C:\Users\Clown\Desktop\Folder\ECEN404FSM\InternalClock\synthesis --family="MAX 10" --part=10M04SAE144C8G
Progress: Loading ECEN404FSM/InternalClock.qsys
Progress: Reading input file
Progress: Adding int_osc_0 [altera_int_osc 23.1]
Progress: Parameterizing module int_osc_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: InternalClock: Generating InternalClock "InternalClock" for QUARTUS_SYNTH
Info: int_osc_0: Generating top-level entity altera_int_osc.
Info: int_osc_0: "InternalClock" instantiated altera_int_osc "int_osc_0"
Info: InternalClock: Done "InternalClock" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
