Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 30 17:04:50 2025
| Host         : NB-TJ-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-16  Warning           Large setup violation                                             216         
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (398)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (398)
--------------------------------
 There are 398 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.401     -438.944                    421                  926        0.013        0.000                      0                  926        2.867        0.000                       0                   404  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -4.401     -438.944                    421                  926        0.128        0.000                      0                  926        2.867        0.000                       0                   400  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -4.399     -438.183                    421                  926        0.128        0.000                      0                  926        2.867        0.000                       0                   400  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -4.401     -438.944                    421                  926        0.013        0.000                      0                  926  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -4.401     -438.944                    421                  926        0.013        0.000                      0                  926  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          421  Failing Endpoints,  Worst Slack       -4.401ns,  Total Violation     -438.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.401ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 5.717ns (51.856%)  route 5.308ns (48.144%))
  Logic Levels:           18  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 5.289 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.613    -0.854    vga_inst/clk_out1
    SLICE_X4Y83          FDRE                                         r  vga_inst/v_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  vga_inst/v_count_reg[2]_replica/Q
                         net (fo=22, routed)          0.337    -0.061    vga_inst/Q[2]_repN
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.576 r  vga_inst/pixel_in_endtext_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.576    vga_inst/pixel_in_endtext_reg_i_45_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.899 f  vga_inst/pixel_in_endtext_reg_i_152/O[1]
                         net (fo=4, routed)           0.447     1.346    vga_inst/pixel_in_endtext_reg_i_152_n_6
    SLICE_X5Y83          LUT1 (Prop_lut1_I0_O)        0.306     1.652 r  vga_inst/pixel_in_endtext_i_202/O
                         net (fo=1, routed)           0.000     1.652    vga_inst/pixel_in_endtext_i_202_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.050 r  vga_inst/pixel_in_endtext_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000     2.050    vga_inst/pixel_in_endtext_reg_i_148_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 f  vga_inst/pixel_in_endtext_reg_i_271/O[1]
                         net (fo=1, routed)           0.621     3.005    vga_inst/pixel_in_endtext_reg_i_271_n_6
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.303     3.308 r  vga_inst/pixel_in_endtext_i_432/O
                         net (fo=1, routed)           0.000     3.308    vga_inst/pixel_in_endtext_i_432_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.840 r  vga_inst/pixel_in_endtext_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000     3.840    vga_inst/pixel_in_endtext_reg_i_412_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.153 f  vga_inst/pixel_in_endtext_reg_i_376/O[3]
                         net (fo=1, routed)           0.621     4.775    vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[12]
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.306     5.081 r  vga_inst/pixel_in_endtext_i_374/O
                         net (fo=1, routed)           0.000     5.081    vga_inst/pixel_in_endtext_i_374_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.614 r  vga_inst/pixel_in_endtext_reg_i_315/CO[3]
                         net (fo=1, routed)           0.000     5.614    vga_inst/pixel_in_endtext_reg_i_315_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.731 r  vga_inst/pixel_in_endtext_reg_i_250/CO[3]
                         net (fo=1, routed)           0.000     5.731    vga_inst/pixel_in_endtext_reg_i_250_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.960 r  vga_inst/pixel_in_endtext_reg_i_196/CO[2]
                         net (fo=1, routed)           0.433     6.393    vga_inst/pixel_in_endtext_reg_i_196_n_1
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.310     6.703 r  vga_inst/pixel_in_endtext_i_136/O
                         net (fo=12, routed)          0.403     7.106    vga_inst/pixel_in_endtext_i_136_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.230 r  vga_inst/pixel_in_endtext_i_49/O
                         net (fo=8, routed)           0.333     7.563    vga_inst/pixel_in_endtext_i_49_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.124     7.687 r  vga_inst/pixel_in_endtext_i_54/O
                         net (fo=4, routed)           0.652     8.339    vga_inst/pixel_in_endtext_i_54_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.463 r  vga_inst/pixel_in_endtext_i_10/O
                         net (fo=1, routed)           0.804     9.267    vga_inst/pixel_in_endtext_i_10_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.391 r  vga_inst/pixel_in_endtext_i_2_comp/O
                         net (fo=1, routed)           0.656    10.047    vga_inst/pixel_in_endtext_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  vga_inst/pixel_in_endtext_i_1/O
                         net (fo=1, routed)           0.000    10.171    renderer_inst/endscreen_inst/pixel_in_endtext_next
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.507     5.289    renderer_inst/endscreen_inst/clk_out1
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/C
                         clock pessimism              0.564     5.853    
                         clock uncertainty           -0.114     5.739    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     5.770    renderer_inst/endscreen_inst/pixel_in_endtext_reg
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 -4.401    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 4.103ns (39.815%)  route 6.202ns (60.185%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.283 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          0.840     0.513    vga_inst/pixel_x[6]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     0.884 f  vga_inst/pixel_in_starttext_reg_i_69/O[0]
                         net (fo=3, routed)           0.463     1.347    vga_inst/renderer_inst/startscreen_inst/pixel_in_starttext_next8[6]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.299     1.646 r  vga_inst/pixel_in_starttext_i_252/O
                         net (fo=1, routed)           0.000     1.646    vga_inst/pixel_in_starttext_i_252_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.226 f  vga_inst/pixel_in_starttext_reg_i_222/O[2]
                         net (fo=1, routed)           0.447     2.673    vga_inst/pixel_in_starttext_reg_i_222_n_5
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.302     2.975 r  vga_inst/pixel_in_starttext_i_247/O
                         net (fo=1, routed)           0.000     2.975    vga_inst/pixel_in_starttext_i_247_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.553 r  vga_inst/pixel_in_starttext_reg_i_213/O[2]
                         net (fo=1, routed)           0.440     3.994    vga_inst/pixel_in_starttext_reg_i_213_n_5
    SLICE_X5Y87          LUT3 (Prop_lut3_I0_O)        0.301     4.295 r  vga_inst/pixel_in_starttext_i_209/O
                         net (fo=6, routed)           0.764     5.059    vga_inst/pixel_in_starttext_i_209_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     5.183 r  vga_inst/pixel_in_starttext_i_158/O
                         net (fo=31, routed)          1.200     6.382    vga_inst/pixel_in_starttext_i_158_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  vga_inst/pixel_in_starttext_i_163/O
                         net (fo=1, routed)           0.000     6.506    vga_inst/pixel_in_starttext_i_163_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.241     6.747 r  vga_inst/pixel_in_starttext_reg_i_97/O
                         net (fo=1, routed)           0.000     6.747    vga_inst/pixel_in_starttext_reg_i_97_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.845 r  vga_inst/pixel_in_starttext_reg_i_52/O
                         net (fo=1, routed)           0.795     7.640    vga_inst/pixel_in_starttext_reg_i_52_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.319     7.959 r  vga_inst/pixel_in_starttext_i_19/O
                         net (fo=1, routed)           0.801     8.760    vga_inst/pixel_in_starttext_i_19_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  vga_inst/pixel_in_starttext_i_5/O
                         net (fo=1, routed)           0.452     9.336    vga_inst/pixel_in_starttext_i_5_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     9.460 r  vga_inst/pixel_in_starttext_i_1/O
                         net (fo=1, routed)           0.000     9.460    renderer_inst/startscreen_inst/pixel_in_starttext_next
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.501     5.283    renderer_inst/startscreen_inst/clk_out1
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/C
                         clock pessimism              0.578     5.861    
                         clock uncertainty           -0.114     5.747    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077     5.824    renderer_inst/startscreen_inst/pixel_in_starttext_reg
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -2.919ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/countdown_inst/pixel_in_countdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 6.133ns (63.631%)  route 3.505ns (36.369%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.619    -0.848    vga_inst/clk_out1
    SLICE_X5Y90          FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  vga_inst/h_count_reg[9]/Q
                         net (fo=75, routed)          0.872     0.480    vga_inst/pixel_x[9]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.137 r  vga_inst/pixel_in_countdown_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     1.137    vga_inst/pixel_in_countdown_reg_i_93_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.391 r  vga_inst/pixel_in_countdown_reg_i_74/CO[0]
                         net (fo=62, routed)          0.601     1.992    vga_inst/pixel_in_countdown_reg_i_74_n_3
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.768     2.760 r  vga_inst/pixel_in_countdown_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000     2.760    vga_inst/pixel_in_countdown_reg_i_202_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.031 r  vga_inst/pixel_in_countdown_reg_i_172/CO[0]
                         net (fo=18, routed)          0.615     3.647    vga_inst/pixel_in_countdown_reg_i_172_n_3
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.373     4.020 r  vga_inst/pixel_in_countdown_i_256/O
                         net (fo=1, routed)           0.000     4.020    vga_inst/pixel_in_countdown_i_256_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.570 r  vga_inst/pixel_in_countdown_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.570    vga_inst/pixel_in_countdown_reg_i_241_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.684 r  vga_inst/pixel_in_countdown_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     4.684    vga_inst/pixel_in_countdown_reg_i_215_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  vga_inst/pixel_in_countdown_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.798    vga_inst/pixel_in_countdown_reg_i_167_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.037 f  vga_inst/pixel_in_countdown_reg_i_123/O[2]
                         net (fo=1, routed)           0.403     5.439    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[23]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.302     5.741 r  vga_inst/pixel_in_countdown_i_121/O
                         net (fo=1, routed)           0.000     5.741    vga_inst/pixel_in_countdown_i_121_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.291 r  vga_inst/pixel_in_countdown_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.291    vga_inst/pixel_in_countdown_reg_i_69_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.625 f  vga_inst/pixel_in_countdown_reg_i_28/O[1]
                         net (fo=1, routed)           0.568     7.193    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[27]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.303     7.496 r  vga_inst/pixel_in_countdown_i_38/O
                         net (fo=1, routed)           0.000     7.496    vga_inst/pixel_in_countdown_i_38_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.034 r  vga_inst/pixel_in_countdown_reg_i_11/CO[2]
                         net (fo=1, routed)           0.446     8.480    vga_inst/pixel_in_countdown_reg_i_11_n_1
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.310     8.790 r  vga_inst/pixel_in_countdown_i_1_comp/O
                         net (fo=1, routed)           0.000     8.790    renderer_inst/countdown_inst/pixel_in_countdown_next
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.680     5.463    renderer_inst/countdown_inst/clk_out1
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.031     5.872    renderer_inst/countdown_inst/pixel_in_countdown_reg
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 -2.919    

Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 3.541ns (38.301%)  route 5.704ns (61.699%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.629     8.392    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.072     5.654    renderer_inst/r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 -2.739    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 3.541ns (38.318%)  route 5.700ns (61.682%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.625     8.388    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.071     5.655    renderer_inst/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 3.541ns (38.351%)  route 5.692ns (61.649%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.617     8.380    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.075     5.651    renderer_inst/r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.723ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.541ns (38.355%)  route 5.691ns (61.645%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.616     8.379    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.069     5.657    renderer_inst/r_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.657    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 -2.723    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/score_inst/pixel_in_score_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.834ns (30.389%)  route 6.492ns (69.611%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          1.849     1.522    vga_inst/pixel_x[6]
    SLICE_X10Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.072 r  vga_inst/pixel_in_score_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_inst/pixel_in_score_reg_i_548_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.229 r  vga_inst/pixel_in_score_reg_i_297/CO[1]
                         net (fo=8, routed)           0.703     2.933    vga_inst/pixel_in_score_reg_i_297_n_2
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.332     3.265 r  vga_inst/pixel_in_score_i_545/O
                         net (fo=1, routed)           0.499     3.764    vga_inst/pixel_in_score_i_545_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.246 r  vga_inst/pixel_in_score_reg_i_296/O[0]
                         net (fo=3, routed)           0.492     4.738    vga_inst/pixel_in_score_reg_i_296_n_7
    SLICE_X12Y64         LUT3 (Prop_lut3_I2_O)        0.299     5.037 r  vga_inst/pixel_in_score_i_305/O
                         net (fo=3, routed)           0.823     5.860    vga_inst/h_count_reg[2]_2
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.984 r  vga_inst/pixel_in_score_i_103/O
                         net (fo=1, routed)           0.715     6.699    vga_inst/pixel_in_score_i_103_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.823 r  vga_inst/pixel_in_score_i_23/O
                         net (fo=1, routed)           1.007     7.830    vga_inst/pixel_in_score_i_23_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  vga_inst/pixel_in_score_i_5/O
                         net (fo=1, routed)           0.403     8.357    vga_inst/pixel_in_score_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  vga_inst/pixel_in_score_i_1/O
                         net (fo=1, routed)           0.000     8.481    renderer_inst/score_inst/pixel_in_score_reg_0
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.499     5.281    renderer_inst/score_inst/clk_out1
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.029     5.760    renderer_inst/score_inst/pixel_in_score_reg
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/g_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 3.541ns (38.952%)  route 5.550ns (61.048%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 5.277 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.702     7.573    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.697 r  renderer_inst/score_inst/g_reg[3]_i_2/O
                         net (fo=4, routed)           0.541     8.238    renderer_inst/score_inst_n_1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495     5.277    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.841    
                         clock uncertainty           -0.114     5.727    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.061     5.666    renderer_inst/g_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 game_inst/ball_x_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.950ns (23.047%)  route 6.511ns (76.953%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 5.207 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.546    -0.921    game_inst/clk_out1
    SLICE_X31Y86         FDSE                                         r  game_inst/ball_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDSE (Prop_fdse_C_Q)         0.456    -0.465 r  game_inst/ball_x_reg_reg[1]/Q
                         net (fo=13, routed)          1.228     0.763    game_inst/ball_x_reg_reg[11]_0[1]
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.887 r  game_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.887    game_inst/i__carry_i_7_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.419 r  game_inst/ball_x_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.419    game_inst/ball_x_reg1_inferred__1/i__carry_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  game_inst/ball_x_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.533    game_inst/ball_x_reg1_inferred__1/i__carry__0_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  game_inst/ball_x_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.647    game_inst/ball_x_reg1_inferred__1/i__carry__1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  game_inst/ball_x_reg1_inferred__1/i__carry__2/CO[3]
                         net (fo=39, routed)          2.483     4.245    game_inst/ball_x_reg1_inferred__1/i__carry__2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.369 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=3, routed)           0.548     4.917    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.041 f  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           1.124     6.165    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411     6.700    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716     7.540    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425     5.207    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/C
                         clock pessimism              0.564     5.771    
                         clock uncertainty           -0.114     5.657    
    SLICE_X34Y84         FDRE (Setup_fdre_C_R)       -0.524     5.133    game_inst/ball_vx_reg[13]
  -------------------------------------------------------------------
                         required time                          5.133    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                 -2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.451ns (73.549%)  route 0.162ns (26.451%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.029 r  game_inst/lives_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.029    game_inst/lives_r_reg[12]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.464ns (74.099%)  route 0.162ns (25.901%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.042 r  game_inst/lives_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    game_inst/lives_r_reg[12]_i_1_n_5
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.487ns (75.016%)  route 0.162ns (24.984%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.065 r  game_inst/lives_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.065    game_inst/lives_r_reg[12]_i_1_n_6
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.489ns (75.093%)  route 0.162ns (24.907%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.067 r  game_inst/lives_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    game_inst/lives_r_reg[12]_i_1_n_4
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.491ns (75.169%)  route 0.162ns (24.831%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.069 r  game_inst/lives_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.069    game_inst/lives_r_reg[16]_i_1_n_7
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.504ns (75.654%)  route 0.162ns (24.346%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.082 r  game_inst/lives_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.082    game_inst/lives_r_reg[16]_i_1_n_5
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.527ns (76.466%)  route 0.162ns (23.534%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.105 r  game_inst/lives_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    game_inst/lives_r_reg[16]_i_1_n_6
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.529ns (76.534%)  route 0.162ns (23.466%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.107 r  game_inst/lives_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.107    game_inst/lives_r_reg[16]_i_1_n_4
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.531ns (76.602%)  route 0.162ns (23.398%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.109 r  game_inst/lives_r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.109    game_inst/lives_r_reg[20]_i_1_n_7
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.544ns (77.033%)  route 0.162ns (22.967%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.122 r  game_inst/lives_r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.122    game_inst/lives_r_reg[20]_i_1_n_5
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[22]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y79     game_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y83     game_inst/ball_vx_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y82     game_inst/ball_vx_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y85     game_inst/ball_vx_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          421  Failing Endpoints,  Worst Slack       -4.399ns,  Total Violation     -438.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 5.717ns (51.856%)  route 5.308ns (48.144%))
  Logic Levels:           18  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 5.289 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.613    -0.854    vga_inst/clk_out1
    SLICE_X4Y83          FDRE                                         r  vga_inst/v_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  vga_inst/v_count_reg[2]_replica/Q
                         net (fo=22, routed)          0.337    -0.061    vga_inst/Q[2]_repN
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.576 r  vga_inst/pixel_in_endtext_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.576    vga_inst/pixel_in_endtext_reg_i_45_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.899 f  vga_inst/pixel_in_endtext_reg_i_152/O[1]
                         net (fo=4, routed)           0.447     1.346    vga_inst/pixel_in_endtext_reg_i_152_n_6
    SLICE_X5Y83          LUT1 (Prop_lut1_I0_O)        0.306     1.652 r  vga_inst/pixel_in_endtext_i_202/O
                         net (fo=1, routed)           0.000     1.652    vga_inst/pixel_in_endtext_i_202_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.050 r  vga_inst/pixel_in_endtext_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000     2.050    vga_inst/pixel_in_endtext_reg_i_148_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 f  vga_inst/pixel_in_endtext_reg_i_271/O[1]
                         net (fo=1, routed)           0.621     3.005    vga_inst/pixel_in_endtext_reg_i_271_n_6
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.303     3.308 r  vga_inst/pixel_in_endtext_i_432/O
                         net (fo=1, routed)           0.000     3.308    vga_inst/pixel_in_endtext_i_432_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.840 r  vga_inst/pixel_in_endtext_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000     3.840    vga_inst/pixel_in_endtext_reg_i_412_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.153 f  vga_inst/pixel_in_endtext_reg_i_376/O[3]
                         net (fo=1, routed)           0.621     4.775    vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[12]
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.306     5.081 r  vga_inst/pixel_in_endtext_i_374/O
                         net (fo=1, routed)           0.000     5.081    vga_inst/pixel_in_endtext_i_374_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.614 r  vga_inst/pixel_in_endtext_reg_i_315/CO[3]
                         net (fo=1, routed)           0.000     5.614    vga_inst/pixel_in_endtext_reg_i_315_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.731 r  vga_inst/pixel_in_endtext_reg_i_250/CO[3]
                         net (fo=1, routed)           0.000     5.731    vga_inst/pixel_in_endtext_reg_i_250_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.960 r  vga_inst/pixel_in_endtext_reg_i_196/CO[2]
                         net (fo=1, routed)           0.433     6.393    vga_inst/pixel_in_endtext_reg_i_196_n_1
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.310     6.703 r  vga_inst/pixel_in_endtext_i_136/O
                         net (fo=12, routed)          0.403     7.106    vga_inst/pixel_in_endtext_i_136_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.230 r  vga_inst/pixel_in_endtext_i_49/O
                         net (fo=8, routed)           0.333     7.563    vga_inst/pixel_in_endtext_i_49_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.124     7.687 r  vga_inst/pixel_in_endtext_i_54/O
                         net (fo=4, routed)           0.652     8.339    vga_inst/pixel_in_endtext_i_54_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.463 r  vga_inst/pixel_in_endtext_i_10/O
                         net (fo=1, routed)           0.804     9.267    vga_inst/pixel_in_endtext_i_10_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.391 r  vga_inst/pixel_in_endtext_i_2_comp/O
                         net (fo=1, routed)           0.656    10.047    vga_inst/pixel_in_endtext_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  vga_inst/pixel_in_endtext_i_1/O
                         net (fo=1, routed)           0.000    10.171    renderer_inst/endscreen_inst/pixel_in_endtext_next
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.507     5.289    renderer_inst/endscreen_inst/clk_out1
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/C
                         clock pessimism              0.564     5.853    
                         clock uncertainty           -0.113     5.740    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     5.771    renderer_inst/endscreen_inst/pixel_in_endtext_reg
  -------------------------------------------------------------------
                         required time                          5.771    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 -4.399    

Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 4.103ns (39.815%)  route 6.202ns (60.185%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.283 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          0.840     0.513    vga_inst/pixel_x[6]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     0.884 f  vga_inst/pixel_in_starttext_reg_i_69/O[0]
                         net (fo=3, routed)           0.463     1.347    vga_inst/renderer_inst/startscreen_inst/pixel_in_starttext_next8[6]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.299     1.646 r  vga_inst/pixel_in_starttext_i_252/O
                         net (fo=1, routed)           0.000     1.646    vga_inst/pixel_in_starttext_i_252_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.226 f  vga_inst/pixel_in_starttext_reg_i_222/O[2]
                         net (fo=1, routed)           0.447     2.673    vga_inst/pixel_in_starttext_reg_i_222_n_5
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.302     2.975 r  vga_inst/pixel_in_starttext_i_247/O
                         net (fo=1, routed)           0.000     2.975    vga_inst/pixel_in_starttext_i_247_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.553 r  vga_inst/pixel_in_starttext_reg_i_213/O[2]
                         net (fo=1, routed)           0.440     3.994    vga_inst/pixel_in_starttext_reg_i_213_n_5
    SLICE_X5Y87          LUT3 (Prop_lut3_I0_O)        0.301     4.295 r  vga_inst/pixel_in_starttext_i_209/O
                         net (fo=6, routed)           0.764     5.059    vga_inst/pixel_in_starttext_i_209_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     5.183 r  vga_inst/pixel_in_starttext_i_158/O
                         net (fo=31, routed)          1.200     6.382    vga_inst/pixel_in_starttext_i_158_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  vga_inst/pixel_in_starttext_i_163/O
                         net (fo=1, routed)           0.000     6.506    vga_inst/pixel_in_starttext_i_163_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.241     6.747 r  vga_inst/pixel_in_starttext_reg_i_97/O
                         net (fo=1, routed)           0.000     6.747    vga_inst/pixel_in_starttext_reg_i_97_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.845 r  vga_inst/pixel_in_starttext_reg_i_52/O
                         net (fo=1, routed)           0.795     7.640    vga_inst/pixel_in_starttext_reg_i_52_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.319     7.959 r  vga_inst/pixel_in_starttext_i_19/O
                         net (fo=1, routed)           0.801     8.760    vga_inst/pixel_in_starttext_i_19_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  vga_inst/pixel_in_starttext_i_5/O
                         net (fo=1, routed)           0.452     9.336    vga_inst/pixel_in_starttext_i_5_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     9.460 r  vga_inst/pixel_in_starttext_i_1/O
                         net (fo=1, routed)           0.000     9.460    renderer_inst/startscreen_inst/pixel_in_starttext_next
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.501     5.283    renderer_inst/startscreen_inst/clk_out1
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/C
                         clock pessimism              0.578     5.861    
                         clock uncertainty           -0.113     5.748    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077     5.825    renderer_inst/startscreen_inst/pixel_in_starttext_reg
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -2.917ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/countdown_inst/pixel_in_countdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 6.133ns (63.631%)  route 3.505ns (36.369%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.619    -0.848    vga_inst/clk_out1
    SLICE_X5Y90          FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  vga_inst/h_count_reg[9]/Q
                         net (fo=75, routed)          0.872     0.480    vga_inst/pixel_x[9]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.137 r  vga_inst/pixel_in_countdown_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     1.137    vga_inst/pixel_in_countdown_reg_i_93_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.391 r  vga_inst/pixel_in_countdown_reg_i_74/CO[0]
                         net (fo=62, routed)          0.601     1.992    vga_inst/pixel_in_countdown_reg_i_74_n_3
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.768     2.760 r  vga_inst/pixel_in_countdown_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000     2.760    vga_inst/pixel_in_countdown_reg_i_202_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.031 r  vga_inst/pixel_in_countdown_reg_i_172/CO[0]
                         net (fo=18, routed)          0.615     3.647    vga_inst/pixel_in_countdown_reg_i_172_n_3
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.373     4.020 r  vga_inst/pixel_in_countdown_i_256/O
                         net (fo=1, routed)           0.000     4.020    vga_inst/pixel_in_countdown_i_256_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.570 r  vga_inst/pixel_in_countdown_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.570    vga_inst/pixel_in_countdown_reg_i_241_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.684 r  vga_inst/pixel_in_countdown_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     4.684    vga_inst/pixel_in_countdown_reg_i_215_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  vga_inst/pixel_in_countdown_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.798    vga_inst/pixel_in_countdown_reg_i_167_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.037 f  vga_inst/pixel_in_countdown_reg_i_123/O[2]
                         net (fo=1, routed)           0.403     5.439    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[23]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.302     5.741 r  vga_inst/pixel_in_countdown_i_121/O
                         net (fo=1, routed)           0.000     5.741    vga_inst/pixel_in_countdown_i_121_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.291 r  vga_inst/pixel_in_countdown_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.291    vga_inst/pixel_in_countdown_reg_i_69_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.625 f  vga_inst/pixel_in_countdown_reg_i_28/O[1]
                         net (fo=1, routed)           0.568     7.193    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[27]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.303     7.496 r  vga_inst/pixel_in_countdown_i_38/O
                         net (fo=1, routed)           0.000     7.496    vga_inst/pixel_in_countdown_i_38_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.034 r  vga_inst/pixel_in_countdown_reg_i_11/CO[2]
                         net (fo=1, routed)           0.446     8.480    vga_inst/pixel_in_countdown_reg_i_11_n_1
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.310     8.790 r  vga_inst/pixel_in_countdown_i_1_comp/O
                         net (fo=1, routed)           0.000     8.790    renderer_inst/countdown_inst/pixel_in_countdown_next
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.680     5.463    renderer_inst/countdown_inst/clk_out1
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.113     5.843    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.031     5.874    renderer_inst/countdown_inst/pixel_in_countdown_reg
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 -2.917    

Slack (VIOLATED) :        -2.737ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 3.541ns (38.301%)  route 5.704ns (61.699%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.629     8.392    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.072     5.655    renderer_inst/r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 -2.737    

Slack (VIOLATED) :        -2.732ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 3.541ns (38.318%)  route 5.700ns (61.682%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.625     8.388    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.071     5.656    renderer_inst/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.656    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 -2.732    

Slack (VIOLATED) :        -2.728ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 3.541ns (38.351%)  route 5.692ns (61.649%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.617     8.380    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.075     5.652    renderer_inst/r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.652    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 -2.728    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.541ns (38.355%)  route 5.691ns (61.645%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.616     8.379    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.113     5.727    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.069     5.658    renderer_inst/r_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.658    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.719ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/score_inst/pixel_in_score_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.834ns (30.389%)  route 6.492ns (69.611%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          1.849     1.522    vga_inst/pixel_x[6]
    SLICE_X10Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.072 r  vga_inst/pixel_in_score_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_inst/pixel_in_score_reg_i_548_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.229 r  vga_inst/pixel_in_score_reg_i_297/CO[1]
                         net (fo=8, routed)           0.703     2.933    vga_inst/pixel_in_score_reg_i_297_n_2
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.332     3.265 r  vga_inst/pixel_in_score_i_545/O
                         net (fo=1, routed)           0.499     3.764    vga_inst/pixel_in_score_i_545_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.246 r  vga_inst/pixel_in_score_reg_i_296/O[0]
                         net (fo=3, routed)           0.492     4.738    vga_inst/pixel_in_score_reg_i_296_n_7
    SLICE_X12Y64         LUT3 (Prop_lut3_I2_O)        0.299     5.037 r  vga_inst/pixel_in_score_i_305/O
                         net (fo=3, routed)           0.823     5.860    vga_inst/h_count_reg[2]_2
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.984 r  vga_inst/pixel_in_score_i_103/O
                         net (fo=1, routed)           0.715     6.699    vga_inst/pixel_in_score_i_103_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.823 r  vga_inst/pixel_in_score_i_23/O
                         net (fo=1, routed)           1.007     7.830    vga_inst/pixel_in_score_i_23_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  vga_inst/pixel_in_score_i_5/O
                         net (fo=1, routed)           0.403     8.357    vga_inst/pixel_in_score_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  vga_inst/pixel_in_score_i_1/O
                         net (fo=1, routed)           0.000     8.481    renderer_inst/score_inst/pixel_in_score_reg_0
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.499     5.281    renderer_inst/score_inst/clk_out1
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.113     5.732    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.029     5.761    renderer_inst/score_inst/pixel_in_score_reg
  -------------------------------------------------------------------
                         required time                          5.761    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 -2.719    

Slack (VIOLATED) :        -2.570ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/g_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 3.541ns (38.952%)  route 5.550ns (61.048%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 5.277 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.702     7.573    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.697 r  renderer_inst/score_inst/g_reg[3]_i_2/O
                         net (fo=4, routed)           0.541     8.238    renderer_inst/score_inst_n_1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495     5.277    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.841    
                         clock uncertainty           -0.113     5.728    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.061     5.667    renderer_inst/g_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 -2.570    

Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 game_inst/ball_x_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.950ns (23.047%)  route 6.511ns (76.953%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 5.207 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.546    -0.921    game_inst/clk_out1
    SLICE_X31Y86         FDSE                                         r  game_inst/ball_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDSE (Prop_fdse_C_Q)         0.456    -0.465 r  game_inst/ball_x_reg_reg[1]/Q
                         net (fo=13, routed)          1.228     0.763    game_inst/ball_x_reg_reg[11]_0[1]
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.887 r  game_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.887    game_inst/i__carry_i_7_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.419 r  game_inst/ball_x_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.419    game_inst/ball_x_reg1_inferred__1/i__carry_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  game_inst/ball_x_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.533    game_inst/ball_x_reg1_inferred__1/i__carry__0_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  game_inst/ball_x_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.647    game_inst/ball_x_reg1_inferred__1/i__carry__1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  game_inst/ball_x_reg1_inferred__1/i__carry__2/CO[3]
                         net (fo=39, routed)          2.483     4.245    game_inst/ball_x_reg1_inferred__1/i__carry__2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.369 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=3, routed)           0.548     4.917    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.041 f  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           1.124     6.165    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411     6.700    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716     7.540    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425     5.207    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/C
                         clock pessimism              0.564     5.771    
                         clock uncertainty           -0.113     5.658    
    SLICE_X34Y84         FDRE (Setup_fdre_C_R)       -0.524     5.134    game_inst/ball_vx_reg[13]
  -------------------------------------------------------------------
                         required time                          5.134    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                 -2.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.451ns (73.549%)  route 0.162ns (26.451%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.029 r  game_inst/lives_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.029    game_inst/lives_r_reg[12]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[12]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.464ns (74.099%)  route 0.162ns (25.901%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.042 r  game_inst/lives_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    game_inst/lives_r_reg[12]_i_1_n_5
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.487ns (75.016%)  route 0.162ns (24.984%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.065 r  game_inst/lives_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.065    game_inst/lives_r_reg[12]_i_1_n_6
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.489ns (75.093%)  route 0.162ns (24.907%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.067 r  game_inst/lives_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    game_inst/lives_r_reg[12]_i_1_n_4
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[15]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.491ns (75.169%)  route 0.162ns (24.831%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.069 r  game_inst/lives_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.069    game_inst/lives_r_reg[16]_i_1_n_7
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[16]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.504ns (75.654%)  route 0.162ns (24.346%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.082 r  game_inst/lives_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.082    game_inst/lives_r_reg[16]_i_1_n_5
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[18]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.527ns (76.466%)  route 0.162ns (23.534%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.105 r  game_inst/lives_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    game_inst/lives_r_reg[16]_i_1_n_6
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[17]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.529ns (76.534%)  route 0.162ns (23.466%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.107 r  game_inst/lives_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.107    game_inst/lives_r_reg[16]_i_1_n_4
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[19]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.531ns (76.602%)  route 0.162ns (23.398%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.109 r  game_inst/lives_r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.109    game_inst/lives_r_reg[20]_i_1_n_7
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[20]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.544ns (77.033%)  route 0.162ns (22.967%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.122 r  game_inst/lives_r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.122    game_inst/lives_r_reg[20]_i_1_n_5
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/C
                         clock pessimism              0.503    -0.233    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134    -0.099    game_inst/lives_r_reg[22]
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X13Y79     game_running_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X32Y83     game_inst/ball_vx_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y82     game_inst/ball_vx_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X30Y85     game_inst/ball_vx_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X13Y79     game_running_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y84     game_inst/ball_vx_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X30Y82     game_inst/ball_vx_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X34Y84     game_inst/ball_vx_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :          421  Failing Endpoints,  Worst Slack       -4.401ns,  Total Violation     -438.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.401ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 5.717ns (51.856%)  route 5.308ns (48.144%))
  Logic Levels:           18  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 5.289 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.613    -0.854    vga_inst/clk_out1
    SLICE_X4Y83          FDRE                                         r  vga_inst/v_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  vga_inst/v_count_reg[2]_replica/Q
                         net (fo=22, routed)          0.337    -0.061    vga_inst/Q[2]_repN
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.576 r  vga_inst/pixel_in_endtext_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.576    vga_inst/pixel_in_endtext_reg_i_45_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.899 f  vga_inst/pixel_in_endtext_reg_i_152/O[1]
                         net (fo=4, routed)           0.447     1.346    vga_inst/pixel_in_endtext_reg_i_152_n_6
    SLICE_X5Y83          LUT1 (Prop_lut1_I0_O)        0.306     1.652 r  vga_inst/pixel_in_endtext_i_202/O
                         net (fo=1, routed)           0.000     1.652    vga_inst/pixel_in_endtext_i_202_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.050 r  vga_inst/pixel_in_endtext_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000     2.050    vga_inst/pixel_in_endtext_reg_i_148_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 f  vga_inst/pixel_in_endtext_reg_i_271/O[1]
                         net (fo=1, routed)           0.621     3.005    vga_inst/pixel_in_endtext_reg_i_271_n_6
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.303     3.308 r  vga_inst/pixel_in_endtext_i_432/O
                         net (fo=1, routed)           0.000     3.308    vga_inst/pixel_in_endtext_i_432_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.840 r  vga_inst/pixel_in_endtext_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000     3.840    vga_inst/pixel_in_endtext_reg_i_412_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.153 f  vga_inst/pixel_in_endtext_reg_i_376/O[3]
                         net (fo=1, routed)           0.621     4.775    vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[12]
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.306     5.081 r  vga_inst/pixel_in_endtext_i_374/O
                         net (fo=1, routed)           0.000     5.081    vga_inst/pixel_in_endtext_i_374_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.614 r  vga_inst/pixel_in_endtext_reg_i_315/CO[3]
                         net (fo=1, routed)           0.000     5.614    vga_inst/pixel_in_endtext_reg_i_315_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.731 r  vga_inst/pixel_in_endtext_reg_i_250/CO[3]
                         net (fo=1, routed)           0.000     5.731    vga_inst/pixel_in_endtext_reg_i_250_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.960 r  vga_inst/pixel_in_endtext_reg_i_196/CO[2]
                         net (fo=1, routed)           0.433     6.393    vga_inst/pixel_in_endtext_reg_i_196_n_1
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.310     6.703 r  vga_inst/pixel_in_endtext_i_136/O
                         net (fo=12, routed)          0.403     7.106    vga_inst/pixel_in_endtext_i_136_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.230 r  vga_inst/pixel_in_endtext_i_49/O
                         net (fo=8, routed)           0.333     7.563    vga_inst/pixel_in_endtext_i_49_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.124     7.687 r  vga_inst/pixel_in_endtext_i_54/O
                         net (fo=4, routed)           0.652     8.339    vga_inst/pixel_in_endtext_i_54_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.463 r  vga_inst/pixel_in_endtext_i_10/O
                         net (fo=1, routed)           0.804     9.267    vga_inst/pixel_in_endtext_i_10_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.391 r  vga_inst/pixel_in_endtext_i_2_comp/O
                         net (fo=1, routed)           0.656    10.047    vga_inst/pixel_in_endtext_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  vga_inst/pixel_in_endtext_i_1/O
                         net (fo=1, routed)           0.000    10.171    renderer_inst/endscreen_inst/pixel_in_endtext_next
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.507     5.289    renderer_inst/endscreen_inst/clk_out1
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/C
                         clock pessimism              0.564     5.853    
                         clock uncertainty           -0.114     5.739    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     5.770    renderer_inst/endscreen_inst/pixel_in_endtext_reg
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 -4.401    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 4.103ns (39.815%)  route 6.202ns (60.185%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.283 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          0.840     0.513    vga_inst/pixel_x[6]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     0.884 f  vga_inst/pixel_in_starttext_reg_i_69/O[0]
                         net (fo=3, routed)           0.463     1.347    vga_inst/renderer_inst/startscreen_inst/pixel_in_starttext_next8[6]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.299     1.646 r  vga_inst/pixel_in_starttext_i_252/O
                         net (fo=1, routed)           0.000     1.646    vga_inst/pixel_in_starttext_i_252_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.226 f  vga_inst/pixel_in_starttext_reg_i_222/O[2]
                         net (fo=1, routed)           0.447     2.673    vga_inst/pixel_in_starttext_reg_i_222_n_5
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.302     2.975 r  vga_inst/pixel_in_starttext_i_247/O
                         net (fo=1, routed)           0.000     2.975    vga_inst/pixel_in_starttext_i_247_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.553 r  vga_inst/pixel_in_starttext_reg_i_213/O[2]
                         net (fo=1, routed)           0.440     3.994    vga_inst/pixel_in_starttext_reg_i_213_n_5
    SLICE_X5Y87          LUT3 (Prop_lut3_I0_O)        0.301     4.295 r  vga_inst/pixel_in_starttext_i_209/O
                         net (fo=6, routed)           0.764     5.059    vga_inst/pixel_in_starttext_i_209_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     5.183 r  vga_inst/pixel_in_starttext_i_158/O
                         net (fo=31, routed)          1.200     6.382    vga_inst/pixel_in_starttext_i_158_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  vga_inst/pixel_in_starttext_i_163/O
                         net (fo=1, routed)           0.000     6.506    vga_inst/pixel_in_starttext_i_163_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.241     6.747 r  vga_inst/pixel_in_starttext_reg_i_97/O
                         net (fo=1, routed)           0.000     6.747    vga_inst/pixel_in_starttext_reg_i_97_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.845 r  vga_inst/pixel_in_starttext_reg_i_52/O
                         net (fo=1, routed)           0.795     7.640    vga_inst/pixel_in_starttext_reg_i_52_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.319     7.959 r  vga_inst/pixel_in_starttext_i_19/O
                         net (fo=1, routed)           0.801     8.760    vga_inst/pixel_in_starttext_i_19_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  vga_inst/pixel_in_starttext_i_5/O
                         net (fo=1, routed)           0.452     9.336    vga_inst/pixel_in_starttext_i_5_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     9.460 r  vga_inst/pixel_in_starttext_i_1/O
                         net (fo=1, routed)           0.000     9.460    renderer_inst/startscreen_inst/pixel_in_starttext_next
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.501     5.283    renderer_inst/startscreen_inst/clk_out1
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/C
                         clock pessimism              0.578     5.861    
                         clock uncertainty           -0.114     5.747    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077     5.824    renderer_inst/startscreen_inst/pixel_in_starttext_reg
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -2.919ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/countdown_inst/pixel_in_countdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 6.133ns (63.631%)  route 3.505ns (36.369%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.619    -0.848    vga_inst/clk_out1
    SLICE_X5Y90          FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  vga_inst/h_count_reg[9]/Q
                         net (fo=75, routed)          0.872     0.480    vga_inst/pixel_x[9]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.137 r  vga_inst/pixel_in_countdown_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     1.137    vga_inst/pixel_in_countdown_reg_i_93_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.391 r  vga_inst/pixel_in_countdown_reg_i_74/CO[0]
                         net (fo=62, routed)          0.601     1.992    vga_inst/pixel_in_countdown_reg_i_74_n_3
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.768     2.760 r  vga_inst/pixel_in_countdown_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000     2.760    vga_inst/pixel_in_countdown_reg_i_202_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.031 r  vga_inst/pixel_in_countdown_reg_i_172/CO[0]
                         net (fo=18, routed)          0.615     3.647    vga_inst/pixel_in_countdown_reg_i_172_n_3
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.373     4.020 r  vga_inst/pixel_in_countdown_i_256/O
                         net (fo=1, routed)           0.000     4.020    vga_inst/pixel_in_countdown_i_256_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.570 r  vga_inst/pixel_in_countdown_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.570    vga_inst/pixel_in_countdown_reg_i_241_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.684 r  vga_inst/pixel_in_countdown_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     4.684    vga_inst/pixel_in_countdown_reg_i_215_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  vga_inst/pixel_in_countdown_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.798    vga_inst/pixel_in_countdown_reg_i_167_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.037 f  vga_inst/pixel_in_countdown_reg_i_123/O[2]
                         net (fo=1, routed)           0.403     5.439    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[23]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.302     5.741 r  vga_inst/pixel_in_countdown_i_121/O
                         net (fo=1, routed)           0.000     5.741    vga_inst/pixel_in_countdown_i_121_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.291 r  vga_inst/pixel_in_countdown_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.291    vga_inst/pixel_in_countdown_reg_i_69_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.625 f  vga_inst/pixel_in_countdown_reg_i_28/O[1]
                         net (fo=1, routed)           0.568     7.193    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[27]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.303     7.496 r  vga_inst/pixel_in_countdown_i_38/O
                         net (fo=1, routed)           0.000     7.496    vga_inst/pixel_in_countdown_i_38_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.034 r  vga_inst/pixel_in_countdown_reg_i_11/CO[2]
                         net (fo=1, routed)           0.446     8.480    vga_inst/pixel_in_countdown_reg_i_11_n_1
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.310     8.790 r  vga_inst/pixel_in_countdown_i_1_comp/O
                         net (fo=1, routed)           0.000     8.790    renderer_inst/countdown_inst/pixel_in_countdown_next
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.680     5.463    renderer_inst/countdown_inst/clk_out1
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.031     5.872    renderer_inst/countdown_inst/pixel_in_countdown_reg
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 -2.919    

Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 3.541ns (38.301%)  route 5.704ns (61.699%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.629     8.392    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.072     5.654    renderer_inst/r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 -2.739    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 3.541ns (38.318%)  route 5.700ns (61.682%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.625     8.388    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.071     5.655    renderer_inst/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 3.541ns (38.351%)  route 5.692ns (61.649%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.617     8.380    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.075     5.651    renderer_inst/r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.723ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.541ns (38.355%)  route 5.691ns (61.645%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.616     8.379    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.069     5.657    renderer_inst/r_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.657    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 -2.723    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/score_inst/pixel_in_score_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.834ns (30.389%)  route 6.492ns (69.611%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          1.849     1.522    vga_inst/pixel_x[6]
    SLICE_X10Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.072 r  vga_inst/pixel_in_score_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_inst/pixel_in_score_reg_i_548_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.229 r  vga_inst/pixel_in_score_reg_i_297/CO[1]
                         net (fo=8, routed)           0.703     2.933    vga_inst/pixel_in_score_reg_i_297_n_2
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.332     3.265 r  vga_inst/pixel_in_score_i_545/O
                         net (fo=1, routed)           0.499     3.764    vga_inst/pixel_in_score_i_545_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.246 r  vga_inst/pixel_in_score_reg_i_296/O[0]
                         net (fo=3, routed)           0.492     4.738    vga_inst/pixel_in_score_reg_i_296_n_7
    SLICE_X12Y64         LUT3 (Prop_lut3_I2_O)        0.299     5.037 r  vga_inst/pixel_in_score_i_305/O
                         net (fo=3, routed)           0.823     5.860    vga_inst/h_count_reg[2]_2
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.984 r  vga_inst/pixel_in_score_i_103/O
                         net (fo=1, routed)           0.715     6.699    vga_inst/pixel_in_score_i_103_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.823 r  vga_inst/pixel_in_score_i_23/O
                         net (fo=1, routed)           1.007     7.830    vga_inst/pixel_in_score_i_23_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  vga_inst/pixel_in_score_i_5/O
                         net (fo=1, routed)           0.403     8.357    vga_inst/pixel_in_score_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  vga_inst/pixel_in_score_i_1/O
                         net (fo=1, routed)           0.000     8.481    renderer_inst/score_inst/pixel_in_score_reg_0
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.499     5.281    renderer_inst/score_inst/clk_out1
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.029     5.760    renderer_inst/score_inst/pixel_in_score_reg
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/g_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 3.541ns (38.952%)  route 5.550ns (61.048%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 5.277 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.702     7.573    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.697 r  renderer_inst/score_inst/g_reg[3]_i_2/O
                         net (fo=4, routed)           0.541     8.238    renderer_inst/score_inst_n_1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495     5.277    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.841    
                         clock uncertainty           -0.114     5.727    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.061     5.666    renderer_inst/g_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 game_inst/ball_x_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.950ns (23.047%)  route 6.511ns (76.953%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 5.207 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.546    -0.921    game_inst/clk_out1
    SLICE_X31Y86         FDSE                                         r  game_inst/ball_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDSE (Prop_fdse_C_Q)         0.456    -0.465 r  game_inst/ball_x_reg_reg[1]/Q
                         net (fo=13, routed)          1.228     0.763    game_inst/ball_x_reg_reg[11]_0[1]
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.887 r  game_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.887    game_inst/i__carry_i_7_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.419 r  game_inst/ball_x_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.419    game_inst/ball_x_reg1_inferred__1/i__carry_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  game_inst/ball_x_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.533    game_inst/ball_x_reg1_inferred__1/i__carry__0_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  game_inst/ball_x_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.647    game_inst/ball_x_reg1_inferred__1/i__carry__1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  game_inst/ball_x_reg1_inferred__1/i__carry__2/CO[3]
                         net (fo=39, routed)          2.483     4.245    game_inst/ball_x_reg1_inferred__1/i__carry__2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.369 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=3, routed)           0.548     4.917    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.041 f  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           1.124     6.165    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411     6.700    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716     7.540    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425     5.207    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/C
                         clock pessimism              0.564     5.771    
                         clock uncertainty           -0.114     5.657    
    SLICE_X34Y84         FDRE (Setup_fdre_C_R)       -0.524     5.133    game_inst/ball_vx_reg[13]
  -------------------------------------------------------------------
                         required time                          5.133    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                 -2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.451ns (73.549%)  route 0.162ns (26.451%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.029 r  game_inst/lives_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.029    game_inst/lives_r_reg[12]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.464ns (74.099%)  route 0.162ns (25.901%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.042 r  game_inst/lives_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    game_inst/lives_r_reg[12]_i_1_n_5
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.487ns (75.016%)  route 0.162ns (24.984%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.065 r  game_inst/lives_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.065    game_inst/lives_r_reg[12]_i_1_n_6
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.489ns (75.093%)  route 0.162ns (24.907%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.067 r  game_inst/lives_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    game_inst/lives_r_reg[12]_i_1_n_4
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.491ns (75.169%)  route 0.162ns (24.831%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.069 r  game_inst/lives_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.069    game_inst/lives_r_reg[16]_i_1_n_7
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.504ns (75.654%)  route 0.162ns (24.346%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.082 r  game_inst/lives_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.082    game_inst/lives_r_reg[16]_i_1_n_5
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.527ns (76.466%)  route 0.162ns (23.534%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.105 r  game_inst/lives_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    game_inst/lives_r_reg[16]_i_1_n_6
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.529ns (76.534%)  route 0.162ns (23.466%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.107 r  game_inst/lives_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.107    game_inst/lives_r_reg[16]_i_1_n_4
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.531ns (76.602%)  route 0.162ns (23.398%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.109 r  game_inst/lives_r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.109    game_inst/lives_r_reg[20]_i_1_n_7
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.544ns (77.033%)  route 0.162ns (22.967%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.122 r  game_inst/lives_r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.122    game_inst/lives_r_reg[20]_i_1_n_5
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :          421  Failing Endpoints,  Worst Slack       -4.401ns,  Total Violation     -438.944ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.401ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.025ns  (logic 5.717ns (51.856%)  route 5.308ns (48.144%))
  Logic Levels:           18  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 5.289 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.613    -0.854    vga_inst/clk_out1
    SLICE_X4Y83          FDRE                                         r  vga_inst/v_count_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.456    -0.398 r  vga_inst/v_count_reg[2]_replica/Q
                         net (fo=22, routed)          0.337    -0.061    vga_inst/Q[2]_repN
    SLICE_X6Y83          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.576 r  vga_inst/pixel_in_endtext_reg_i_45/CO[3]
                         net (fo=1, routed)           0.000     0.576    vga_inst/pixel_in_endtext_reg_i_45_n_0
    SLICE_X6Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.899 f  vga_inst/pixel_in_endtext_reg_i_152/O[1]
                         net (fo=4, routed)           0.447     1.346    vga_inst/pixel_in_endtext_reg_i_152_n_6
    SLICE_X5Y83          LUT1 (Prop_lut1_I0_O)        0.306     1.652 r  vga_inst/pixel_in_endtext_i_202/O
                         net (fo=1, routed)           0.000     1.652    vga_inst/pixel_in_endtext_i_202_n_0
    SLICE_X5Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.050 r  vga_inst/pixel_in_endtext_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000     2.050    vga_inst/pixel_in_endtext_reg_i_148_n_0
    SLICE_X5Y84          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.384 f  vga_inst/pixel_in_endtext_reg_i_271/O[1]
                         net (fo=1, routed)           0.621     3.005    vga_inst/pixel_in_endtext_reg_i_271_n_6
    SLICE_X7Y86          LUT3 (Prop_lut3_I2_O)        0.303     3.308 r  vga_inst/pixel_in_endtext_i_432/O
                         net (fo=1, routed)           0.000     3.308    vga_inst/pixel_in_endtext_i_432_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.840 r  vga_inst/pixel_in_endtext_reg_i_412/CO[3]
                         net (fo=1, routed)           0.000     3.840    vga_inst/pixel_in_endtext_reg_i_412_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.153 f  vga_inst/pixel_in_endtext_reg_i_376/O[3]
                         net (fo=1, routed)           0.621     4.775    vga_inst/renderer_inst/endscreen_inst/pixel_in_endtext_next5[12]
    SLICE_X6Y89          LUT3 (Prop_lut3_I1_O)        0.306     5.081 r  vga_inst/pixel_in_endtext_i_374/O
                         net (fo=1, routed)           0.000     5.081    vga_inst/pixel_in_endtext_i_374_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.614 r  vga_inst/pixel_in_endtext_reg_i_315/CO[3]
                         net (fo=1, routed)           0.000     5.614    vga_inst/pixel_in_endtext_reg_i_315_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.731 r  vga_inst/pixel_in_endtext_reg_i_250/CO[3]
                         net (fo=1, routed)           0.000     5.731    vga_inst/pixel_in_endtext_reg_i_250_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     5.960 r  vga_inst/pixel_in_endtext_reg_i_196/CO[2]
                         net (fo=1, routed)           0.433     6.393    vga_inst/pixel_in_endtext_reg_i_196_n_1
    SLICE_X5Y92          LUT4 (Prop_lut4_I0_O)        0.310     6.703 r  vga_inst/pixel_in_endtext_i_136/O
                         net (fo=12, routed)          0.403     7.106    vga_inst/pixel_in_endtext_i_136_n_0
    SLICE_X3Y93          LUT6 (Prop_lut6_I5_O)        0.124     7.230 r  vga_inst/pixel_in_endtext_i_49/O
                         net (fo=8, routed)           0.333     7.563    vga_inst/pixel_in_endtext_i_49_n_0
    SLICE_X1Y93          LUT2 (Prop_lut2_I0_O)        0.124     7.687 r  vga_inst/pixel_in_endtext_i_54/O
                         net (fo=4, routed)           0.652     8.339    vga_inst/pixel_in_endtext_i_54_n_0
    SLICE_X2Y97          LUT6 (Prop_lut6_I2_O)        0.124     8.463 r  vga_inst/pixel_in_endtext_i_10/O
                         net (fo=1, routed)           0.804     9.267    vga_inst/pixel_in_endtext_i_10_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.391 r  vga_inst/pixel_in_endtext_i_2_comp/O
                         net (fo=1, routed)           0.656    10.047    vga_inst/pixel_in_endtext_i_2_n_0
    SLICE_X1Y98          LUT6 (Prop_lut6_I0_O)        0.124    10.171 r  vga_inst/pixel_in_endtext_i_1/O
                         net (fo=1, routed)           0.000    10.171    renderer_inst/endscreen_inst/pixel_in_endtext_next
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.507     5.289    renderer_inst/endscreen_inst/clk_out1
    SLICE_X1Y98          FDRE                                         r  renderer_inst/endscreen_inst/pixel_in_endtext_reg/C
                         clock pessimism              0.564     5.853    
                         clock uncertainty           -0.114     5.739    
    SLICE_X1Y98          FDRE (Setup_fdre_C_D)        0.031     5.770    renderer_inst/endscreen_inst/pixel_in_endtext_reg
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                 -4.401    

Slack (VIOLATED) :        -3.637ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.305ns  (logic 4.103ns (39.815%)  route 6.202ns (60.185%))
  Logic Levels:           13  (CARRY4=3 LUT1=1 LUT3=2 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 5.283 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          0.840     0.513    vga_inst/pixel_x[6]
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     0.884 f  vga_inst/pixel_in_starttext_reg_i_69/O[0]
                         net (fo=3, routed)           0.463     1.347    vga_inst/renderer_inst/startscreen_inst/pixel_in_starttext_next8[6]
    SLICE_X3Y86          LUT1 (Prop_lut1_I0_O)        0.299     1.646 r  vga_inst/pixel_in_starttext_i_252/O
                         net (fo=1, routed)           0.000     1.646    vga_inst/pixel_in_starttext_i_252_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.226 f  vga_inst/pixel_in_starttext_reg_i_222/O[2]
                         net (fo=1, routed)           0.447     2.673    vga_inst/pixel_in_starttext_reg_i_222_n_5
    SLICE_X2Y87          LUT3 (Prop_lut3_I0_O)        0.302     2.975 r  vga_inst/pixel_in_starttext_i_247/O
                         net (fo=1, routed)           0.000     2.975    vga_inst/pixel_in_starttext_i_247_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.553 r  vga_inst/pixel_in_starttext_reg_i_213/O[2]
                         net (fo=1, routed)           0.440     3.994    vga_inst/pixel_in_starttext_reg_i_213_n_5
    SLICE_X5Y87          LUT3 (Prop_lut3_I0_O)        0.301     4.295 r  vga_inst/pixel_in_starttext_i_209/O
                         net (fo=6, routed)           0.764     5.059    vga_inst/pixel_in_starttext_i_209_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     5.183 r  vga_inst/pixel_in_starttext_i_158/O
                         net (fo=31, routed)          1.200     6.382    vga_inst/pixel_in_starttext_i_158_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.124     6.506 r  vga_inst/pixel_in_starttext_i_163/O
                         net (fo=1, routed)           0.000     6.506    vga_inst/pixel_in_starttext_i_163_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I0_O)      0.241     6.747 r  vga_inst/pixel_in_starttext_reg_i_97/O
                         net (fo=1, routed)           0.000     6.747    vga_inst/pixel_in_starttext_reg_i_97_n_0
    SLICE_X6Y82          MUXF8 (Prop_muxf8_I0_O)      0.098     6.845 r  vga_inst/pixel_in_starttext_reg_i_52/O
                         net (fo=1, routed)           0.795     7.640    vga_inst/pixel_in_starttext_reg_i_52_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I1_O)        0.319     7.959 r  vga_inst/pixel_in_starttext_i_19/O
                         net (fo=1, routed)           0.801     8.760    vga_inst/pixel_in_starttext_i_19_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124     8.884 r  vga_inst/pixel_in_starttext_i_5/O
                         net (fo=1, routed)           0.452     9.336    vga_inst/pixel_in_starttext_i_5_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I3_O)        0.124     9.460 r  vga_inst/pixel_in_starttext_i_1/O
                         net (fo=1, routed)           0.000     9.460    renderer_inst/startscreen_inst/pixel_in_starttext_next
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.501     5.283    renderer_inst/startscreen_inst/clk_out1
    SLICE_X2Y86          FDRE                                         r  renderer_inst/startscreen_inst/pixel_in_starttext_reg/C
                         clock pessimism              0.578     5.861    
                         clock uncertainty           -0.114     5.747    
    SLICE_X2Y86          FDRE (Setup_fdre_C_D)        0.077     5.824    renderer_inst/startscreen_inst/pixel_in_starttext_reg
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                 -3.637    

Slack (VIOLATED) :        -2.919ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/countdown_inst/pixel_in_countdown_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.638ns  (logic 6.133ns (63.631%)  route 3.505ns (36.369%))
  Logic Levels:           15  (CARRY4=11 LUT2=3 LUT6=1)
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 5.463 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.619    -0.848    vga_inst/clk_out1
    SLICE_X5Y90          FDRE                                         r  vga_inst/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  vga_inst/h_count_reg[9]/Q
                         net (fo=75, routed)          0.872     0.480    vga_inst/pixel_x[9]
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     1.137 r  vga_inst/pixel_in_countdown_reg_i_93/CO[3]
                         net (fo=1, routed)           0.000     1.137    vga_inst/pixel_in_countdown_reg_i_93_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     1.391 r  vga_inst/pixel_in_countdown_reg_i_74/CO[0]
                         net (fo=62, routed)          0.601     1.992    vga_inst/pixel_in_countdown_reg_i_74_n_3
    SLICE_X7Y96          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.768     2.760 r  vga_inst/pixel_in_countdown_reg_i_202/CO[3]
                         net (fo=1, routed)           0.000     2.760    vga_inst/pixel_in_countdown_reg_i_202_n_0
    SLICE_X7Y97          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.031 r  vga_inst/pixel_in_countdown_reg_i_172/CO[0]
                         net (fo=18, routed)          0.615     3.647    vga_inst/pixel_in_countdown_reg_i_172_n_3
    SLICE_X7Y100         LUT2 (Prop_lut2_I0_O)        0.373     4.020 r  vga_inst/pixel_in_countdown_i_256/O
                         net (fo=1, routed)           0.000     4.020    vga_inst/pixel_in_countdown_i_256_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.570 r  vga_inst/pixel_in_countdown_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000     4.570    vga_inst/pixel_in_countdown_reg_i_241_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.684 r  vga_inst/pixel_in_countdown_reg_i_215/CO[3]
                         net (fo=1, routed)           0.000     4.684    vga_inst/pixel_in_countdown_reg_i_215_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.798 r  vga_inst/pixel_in_countdown_reg_i_167/CO[3]
                         net (fo=1, routed)           0.000     4.798    vga_inst/pixel_in_countdown_reg_i_167_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.037 f  vga_inst/pixel_in_countdown_reg_i_123/O[2]
                         net (fo=1, routed)           0.403     5.439    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next5[23]
    SLICE_X5Y103         LUT2 (Prop_lut2_I0_O)        0.302     5.741 r  vga_inst/pixel_in_countdown_i_121/O
                         net (fo=1, routed)           0.000     5.741    vga_inst/pixel_in_countdown_i_121_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.291 r  vga_inst/pixel_in_countdown_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.291    vga_inst/pixel_in_countdown_reg_i_69_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.625 f  vga_inst/pixel_in_countdown_reg_i_28/O[1]
                         net (fo=1, routed)           0.568     7.193    vga_inst/renderer_inst/countdown_inst/pixel_in_countdown_next3[27]
    SLICE_X6Y102         LUT2 (Prop_lut2_I1_O)        0.303     7.496 r  vga_inst/pixel_in_countdown_i_38/O
                         net (fo=1, routed)           0.000     7.496    vga_inst/pixel_in_countdown_i_38_n_0
    SLICE_X6Y102         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     8.034 r  vga_inst/pixel_in_countdown_reg_i_11/CO[2]
                         net (fo=1, routed)           0.446     8.480    vga_inst/pixel_in_countdown_reg_i_11_n_1
    SLICE_X4Y100         LUT6 (Prop_lut6_I5_O)        0.310     8.790 r  vga_inst/pixel_in_countdown_i_1_comp/O
                         net (fo=1, routed)           0.000     8.790    renderer_inst/countdown_inst/pixel_in_countdown_next
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.680     5.463    renderer_inst/countdown_inst/clk_out1
    SLICE_X4Y100         FDRE                                         r  renderer_inst/countdown_inst/pixel_in_countdown_reg/C
                         clock pessimism              0.493     5.955    
                         clock uncertainty           -0.114     5.841    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.031     5.872    renderer_inst/countdown_inst/pixel_in_countdown_reg
  -------------------------------------------------------------------
                         required time                          5.872    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 -2.919    

Slack (VIOLATED) :        -2.739ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 3.541ns (38.301%)  route 5.704ns (61.699%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.629     8.392    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.072     5.654    renderer_inst/r_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.654    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                 -2.739    

Slack (VIOLATED) :        -2.734ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.241ns  (logic 3.541ns (38.318%)  route 5.700ns (61.682%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.625     8.388    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.071     5.655    renderer_inst/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.655    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                 -2.734    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.233ns  (logic 3.541ns (38.351%)  route 5.692ns (61.649%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.617     8.380    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.075     5.651    renderer_inst/r_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.651    
                         arrival time                          -8.380    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.723ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/r_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 3.541ns (38.355%)  route 5.691ns (61.645%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 5.276 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.769     7.640    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X0Y78          LUT4 (Prop_lut4_I0_O)        0.124     7.764 r  renderer_inst/score_inst/r_reg[3]_i_2/O
                         net (fo=4, routed)           0.616     8.379    renderer_inst/score_inst_n_0
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.494     5.276    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.564     5.840    
                         clock uncertainty           -0.114     5.726    
    SLICE_X1Y78          FDRE (Setup_fdre_C_D)       -0.069     5.657    renderer_inst/r_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.657    
                         arrival time                          -8.379    
  -------------------------------------------------------------------
                         slack                                 -2.723    

Slack (VIOLATED) :        -2.721ns  (required time - arrival time)
  Source:                 vga_inst/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/score_inst/pixel_in_score_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.326ns  (logic 2.834ns (30.389%)  route 6.492ns (69.611%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns = ( 5.281 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.622    -0.845    vga_inst/clk_out1
    SLICE_X2Y89          FDRE                                         r  vga_inst/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518    -0.327 r  vga_inst/h_count_reg[6]/Q
                         net (fo=70, routed)          1.849     1.522    vga_inst/pixel_x[6]
    SLICE_X10Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     2.072 r  vga_inst/pixel_in_score_reg_i_548/CO[3]
                         net (fo=1, routed)           0.000     2.072    vga_inst/pixel_in_score_reg_i_548_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.229 r  vga_inst/pixel_in_score_reg_i_297/CO[1]
                         net (fo=8, routed)           0.703     2.933    vga_inst/pixel_in_score_reg_i_297_n_2
    SLICE_X12Y63         LUT3 (Prop_lut3_I2_O)        0.332     3.265 r  vga_inst/pixel_in_score_i_545/O
                         net (fo=1, routed)           0.499     3.764    vga_inst/pixel_in_score_i_545_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     4.246 r  vga_inst/pixel_in_score_reg_i_296/O[0]
                         net (fo=3, routed)           0.492     4.738    vga_inst/pixel_in_score_reg_i_296_n_7
    SLICE_X12Y64         LUT3 (Prop_lut3_I2_O)        0.299     5.037 r  vga_inst/pixel_in_score_i_305/O
                         net (fo=3, routed)           0.823     5.860    vga_inst/h_count_reg[2]_2
    SLICE_X13Y62         LUT6 (Prop_lut6_I1_O)        0.124     5.984 r  vga_inst/pixel_in_score_i_103/O
                         net (fo=1, routed)           0.715     6.699    vga_inst/pixel_in_score_i_103_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I0_O)        0.124     6.823 r  vga_inst/pixel_in_score_i_23/O
                         net (fo=1, routed)           1.007     7.830    vga_inst/pixel_in_score_i_23_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  vga_inst/pixel_in_score_i_5/O
                         net (fo=1, routed)           0.403     8.357    vga_inst/pixel_in_score_i_5_n_0
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.124     8.481 r  vga_inst/pixel_in_score_i_1/O
                         net (fo=1, routed)           0.000     8.481    renderer_inst/score_inst/pixel_in_score_reg_0
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.499     5.281    renderer_inst/score_inst/clk_out1
    SLICE_X5Y64          FDRE                                         r  renderer_inst/score_inst/pixel_in_score_reg/C
                         clock pessimism              0.564     5.845    
                         clock uncertainty           -0.114     5.731    
    SLICE_X5Y64          FDRE (Setup_fdre_C_D)        0.029     5.760    renderer_inst/score_inst/pixel_in_score_reg
  -------------------------------------------------------------------
                         required time                          5.760    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                 -2.721    

Slack (VIOLATED) :        -2.572ns  (required time - arrival time)
  Source:                 vga_inst/v_count_reg[5]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            renderer_inst/g_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 3.541ns (38.952%)  route 5.550ns (61.048%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 5.277 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.614    -0.853    vga_inst/clk_out1
    SLICE_X4Y84          FDRE                                         r  vga_inst/v_count_reg[5]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.456    -0.397 r  vga_inst/v_count_reg[5]_replica/Q
                         net (fo=22, routed)          1.236     0.839    vga_inst/Q[5]_repN
    SLICE_X6Y78          LUT5 (Prop_lut5_I1_O)        0.124     0.963 r  vga_inst/b_reg[3]_i_145/O
                         net (fo=2, routed)           0.805     1.767    vga_inst/b_reg[3]_i_145_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.152 r  vga_inst/b_reg_reg[3]_i_120/CO[3]
                         net (fo=1, routed)           0.000     2.152    vga_inst/b_reg_reg[3]_i_120_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.465 r  vga_inst/b_reg_reg[3]_i_88/O[3]
                         net (fo=2, routed)           0.585     3.050    vga_inst/b_reg_reg[3]_i_88_n_4
    SLICE_X8Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.558     3.608 r  vga_inst/b_reg_reg[3]_i_87/O[0]
                         net (fo=1, routed)           0.449     4.058    vga_inst/b_reg_reg[3]_i_87_n_7
    SLICE_X9Y73          LUT2 (Prop_lut2_I1_O)        0.295     4.353 r  vga_inst/b_reg[3]_i_55/O
                         net (fo=1, routed)           0.000     4.353    vga_inst/b_reg[3]_i_55_n_0
    SLICE_X9Y73          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.754 r  vga_inst/b_reg_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.754    vga_inst/b_reg_reg[3]_i_31_n_0
    SLICE_X9Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.088 f  vga_inst/b_reg_reg[3]_i_32/O[1]
                         net (fo=1, routed)           0.420     5.508    vga_inst/b_reg_reg[3]_i_32_n_6
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.303     5.811 f  vga_inst/b_reg[3]_i_10/O
                         net (fo=1, routed)           0.630     6.441    vga_inst/b_reg[3]_i_10_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124     6.565 r  vga_inst/b_reg[3]_i_3/O
                         net (fo=2, routed)           0.182     6.747    renderer_inst/score_inst/g_reg[0]
    SLICE_X8Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.871 r  renderer_inst/score_inst/r_reg[3]_i_3/O
                         net (fo=2, routed)           0.702     7.573    renderer_inst/score_inst/r_reg[3]_i_3_n_0
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     7.697 r  renderer_inst/score_inst/g_reg[3]_i_2/O
                         net (fo=4, routed)           0.541     8.238    renderer_inst/score_inst_n_1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495     5.277    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.564     5.841    
                         clock uncertainty           -0.114     5.727    
    SLICE_X0Y79          FDRE (Setup_fdre_C_D)       -0.061     5.666    renderer_inst/g_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.666    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 -2.572    

Slack (VIOLATED) :        -2.407ns  (required time - arrival time)
  Source:                 game_inst/ball_x_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/ball_vx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.950ns (23.047%)  route 6.511ns (76.953%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 5.207 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.921ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.546    -0.921    game_inst/clk_out1
    SLICE_X31Y86         FDSE                                         r  game_inst/ball_x_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDSE (Prop_fdse_C_Q)         0.456    -0.465 r  game_inst/ball_x_reg_reg[1]/Q
                         net (fo=13, routed)          1.228     0.763    game_inst/ball_x_reg_reg[11]_0[1]
    SLICE_X29Y91         LUT2 (Prop_lut2_I0_O)        0.124     0.887 r  game_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     0.887    game_inst/i__carry_i_7_n_0
    SLICE_X29Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.419 r  game_inst/ball_x_reg1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     1.419    game_inst/ball_x_reg1_inferred__1/i__carry_n_0
    SLICE_X29Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.533 r  game_inst/ball_x_reg1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.533    game_inst/ball_x_reg1_inferred__1/i__carry__0_n_0
    SLICE_X29Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.647 r  game_inst/ball_x_reg1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.647    game_inst/ball_x_reg1_inferred__1/i__carry__1_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.761 f  game_inst/ball_x_reg1_inferred__1/i__carry__2/CO[3]
                         net (fo=39, routed)          2.483     4.245    game_inst/ball_x_reg1_inferred__1/i__carry__2_n_0
    SLICE_X15Y72         LUT3 (Prop_lut3_I1_O)        0.124     4.369 r  game_inst/ball_vx[2]_i_3/O
                         net (fo=3, routed)           0.548     4.917    game_inst/ball_vx[2]_i_3_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.041 f  game_inst/ball_vx[30]_i_6/O
                         net (fo=3, routed)           1.124     6.165    game_inst/ball_vx[30]_i_6_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.289 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411     6.700    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124     6.824 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716     7.540    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     8.152 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.314    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     2.110 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     3.691    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.782 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425     5.207    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/C
                         clock pessimism              0.564     5.771    
                         clock uncertainty           -0.114     5.657    
    SLICE_X34Y84         FDRE (Setup_fdre_C_R)       -0.524     5.133    game_inst/ball_vx_reg[13]
  -------------------------------------------------------------------
                         required time                          5.133    
                         arrival time                          -7.540    
  -------------------------------------------------------------------
                         slack                                 -2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.451ns (73.549%)  route 0.162ns (26.451%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.029 r  game_inst/lives_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.029    game_inst/lives_r_reg[12]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[12]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.464ns (74.099%)  route 0.162ns (25.901%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.042 r  game_inst/lives_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.042    game_inst/lives_r_reg[12]_i_1_n_5
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[14]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.487ns (75.016%)  route 0.162ns (24.984%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.065 r  game_inst/lives_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.065    game_inst/lives_r_reg[12]_i_1_n_6
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[13]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.489ns (75.093%)  route 0.162ns (24.907%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.067 r  game_inst/lives_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.067    game_inst/lives_r_reg[12]_i_1_n_4
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y100        FDRE                                         r  game_inst/lives_r_reg[15]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.491ns (75.169%)  route 0.162ns (24.831%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.069 r  game_inst/lives_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.069    game_inst/lives_r_reg[16]_i_1_n_7
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[16]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.504ns (75.654%)  route 0.162ns (24.346%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.082 r  game_inst/lives_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.082    game_inst/lives_r_reg[16]_i_1_n_5
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[18]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.527ns (76.466%)  route 0.162ns (23.534%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     0.105 r  game_inst/lives_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.105    game_inst/lives_r_reg[16]_i_1_n_6
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[17]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.529ns (76.534%)  route 0.162ns (23.466%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     0.107 r  game_inst/lives_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.107    game_inst/lives_r_reg[16]_i_1_n_4
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y101        FDRE                                         r  game_inst/lives_r_reg[19]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y101        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.531ns (76.602%)  route 0.162ns (23.398%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.109 r  game_inst/lives_r_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.109    game_inst/lives_r_reg[20]_i_1_n_7
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[20]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 game_inst/lives_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            game_inst/lives_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.544ns (77.033%)  route 0.162ns (22.967%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.563    -0.584    game_inst/clk_out1
    SLICE_X14Y97         FDRE                                         r  game_inst/lives_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.420 f  game_inst/lives_r_reg[3]/Q
                         net (fo=6, routed)           0.162    -0.259    game_inst/lives_right[3]
    SLICE_X14Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  game_inst/lives_r[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    game_inst/lives_r[0]_i_5_n_0
    SLICE_X14Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.105 r  game_inst/lives_r_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.105    game_inst/lives_r_reg[0]_i_2_n_0
    SLICE_X14Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.065 r  game_inst/lives_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    game_inst/lives_r_reg[4]_i_1_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.025 r  game_inst/lives_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.024    game_inst/lives_r_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.016 r  game_inst/lives_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.016    game_inst/lives_r_reg[12]_i_1_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     0.056 r  game_inst/lives_r_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.056    game_inst/lives_r_reg[16]_i_1_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.122 r  game_inst/lives_r_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.122    game_inst/lives_r_reg[20]_i_1_n_5
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.919    -0.736    game_inst/clk_out1
    SLICE_X14Y102        FDRE                                         r  game_inst/lives_r_reg[22]/C
                         clock pessimism              0.503    -0.233    
                         clock uncertainty            0.114    -0.118    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.134     0.016    game_inst/lives_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.106    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 4.300ns (34.826%)  route 8.048ns (65.174%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.555    -0.912    vga_inst/clk_out1
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  vga_inst/v_count_reg[5]/Q
                         net (fo=30, routed)          3.243     2.849    vga_inst/Q[5]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.124     2.973 f  vga_inst/VGA_VS_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.280     3.252    vga_inst/VGA_VS_O_OBUF_inst_i_2_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     3.376 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.525     7.902    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534    11.436 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.436    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 4.363ns (36.584%)  route 7.563ns (63.416%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.619    -0.848    vga_inst/clk_out1
    SLICE_X5Y90          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  vga_inst/h_count_reg[11]/Q
                         net (fo=88, routed)          1.743     1.351    vga_inst/pixel_x[11]
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124     1.475 f  vga_inst/VGA_HS_O_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.665     2.140    vga_inst/VGA_HS_O_OBUF_inst_i_7_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.264 f  vga_inst/VGA_HS_O_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.640     2.904    vga_inst/VGA_HS_O_OBUF_inst_i_4_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.515     7.543    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535    11.077 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.077    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 4.005ns (47.738%)  route 4.385ns (52.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.385     3.985    lopt_6
    V10                  OBUF (Prop_obuf_I_O)         3.549     7.534 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.534    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.020ns (49.954%)  route 4.027ns (50.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.027     3.628    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         3.564     7.192 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.192    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 4.017ns (50.626%)  route 3.918ns (49.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.918     3.518    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     7.079 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.079    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.382ns  (logic 4.004ns (54.240%)  route 3.378ns (45.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]/Q
                         net (fo=1, routed)           3.378     2.978    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548     6.526 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.526    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.859ns  (logic 4.064ns (59.243%)  route 2.796ns (40.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.535    -0.932    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  renderer_inst/b_reg_reg[3]/Q
                         net (fo=1, routed)           2.796     2.382    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546     5.927 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.927    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 4.061ns (59.363%)  route 2.780ns (40.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.538    -0.929    renderer_inst/clk_out1
    SLICE_X8Y77          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  renderer_inst/b_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.780     2.369    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         3.543     5.912 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.912    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.073ns (60.811%)  route 2.625ns (39.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.535    -0.932    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  renderer_inst/b_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.625     2.211    lopt_1
    J18                  OBUF (Prop_obuf_I_O)         3.555     5.766 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.766    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 4.065ns (61.175%)  route 2.580ns (38.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.535    -0.932    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  renderer_inst/b_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.580     2.166    lopt
    J17                  OBUF (Prop_obuf_I_O)         3.547     5.712 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.712    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.406ns (81.227%)  route 0.325ns (18.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.325    -0.100    lopt_9
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.165 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.165    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.404ns (79.973%)  route 0.352ns (20.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.352    -0.073    lopt_8
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.190 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.190    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.404ns (78.986%)  route 0.374ns (21.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.374    -0.052    lopt_10
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.211 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.211    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.403ns (76.977%)  route 0.420ns (23.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]/Q
                         net (fo=1, routed)           0.420    -0.005    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.257 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.257    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.411ns (64.328%)  route 0.783ns (35.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.549    -0.598    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  renderer_inst/b_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.783     0.348    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.596 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.596    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.420ns (63.878%)  route 0.803ns (36.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.549    -0.598    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  renderer_inst/b_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.803     0.369    lopt_1
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.625 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.625    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.408ns (61.779%)  route 0.871ns (38.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.552    -0.595    renderer_inst/clk_out1
    SLICE_X8Y77          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  renderer_inst/b_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.871     0.440    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.684 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.684    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.410ns (61.507%)  route 0.883ns (38.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.549    -0.598    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  renderer_inst/b_reg_reg[3]/Q
                         net (fo=1, routed)           0.883     0.449    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.695 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.695    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.389ns (58.251%)  route 0.996ns (41.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.582    -0.565    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  renderer_inst/g_reg_reg[3]/Q
                         net (fo=1, routed)           0.996     0.572    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.248     1.820 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.820    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.403ns (52.136%)  route 1.288ns (47.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.582    -0.565    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  renderer_inst/g_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.288     0.864    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         1.262     2.125 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.125    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_VS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.348ns  (logic 4.300ns (34.826%)  route 8.048ns (65.174%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.555    -0.912    vga_inst/clk_out1
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.518    -0.394 r  vga_inst/v_count_reg[5]/Q
                         net (fo=30, routed)          3.243     2.849    vga_inst/Q[5]
    SLICE_X0Y80          LUT6 (Prop_lut6_I1_O)        0.124     2.973 f  vga_inst/VGA_VS_O_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.280     3.252    vga_inst/VGA_VS_O_OBUF_inst_i_2_n_0
    SLICE_X0Y80          LUT6 (Prop_lut6_I5_O)        0.124     3.376 r  vga_inst/VGA_VS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.525     7.902    VGA_VS_O_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.534    11.436 r  VGA_VS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.436    VGA_VS_O
    V14                                                               r  VGA_VS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/h_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.925ns  (logic 4.363ns (36.584%)  route 7.563ns (63.416%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.619    -0.848    vga_inst/clk_out1
    SLICE_X5Y90          FDRE                                         r  vga_inst/h_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.456    -0.392 r  vga_inst/h_count_reg[11]/Q
                         net (fo=88, routed)          1.743     1.351    vga_inst/pixel_x[11]
    SLICE_X1Y76          LUT2 (Prop_lut2_I1_O)        0.124     1.475 f  vga_inst/VGA_HS_O_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.665     2.140    vga_inst/VGA_HS_O_OBUF_inst_i_7_n_0
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.124     2.264 f  vga_inst/VGA_HS_O_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.640     2.904    vga_inst/VGA_HS_O_OBUF_inst_i_4_n_0
    SLICE_X0Y78          LUT6 (Prop_lut6_I5_O)        0.124     3.028 r  vga_inst/VGA_HS_O_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.515     7.543    VGA_HS_O_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.535    11.077 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000    11.077    VGA_HS_O
    U14                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.390ns  (logic 4.005ns (47.738%)  route 4.385ns (52.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           4.385     3.985    lopt_6
    V10                  OBUF (Prop_obuf_I_O)         3.549     7.534 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.534    VGA_G[2]
    V10                                                               r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 4.020ns (49.954%)  route 4.027ns (50.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.027     3.628    lopt_4
    U12                  OBUF (Prop_obuf_I_O)         3.564     7.192 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.192    VGA_G[0]
    U12                                                               r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.935ns  (logic 4.017ns (50.626%)  route 3.918ns (49.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           3.918     3.518    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         3.561     7.079 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.079    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.382ns  (logic 4.004ns (54.240%)  route 3.378ns (45.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.611    -0.856    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456    -0.400 r  renderer_inst/g_reg_reg[3]/Q
                         net (fo=1, routed)           3.378     2.978    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.548     6.526 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.526    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.859ns  (logic 4.064ns (59.243%)  route 2.796ns (40.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.535    -0.932    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  renderer_inst/b_reg_reg[3]/Q
                         net (fo=1, routed)           2.796     2.382    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         3.546     5.927 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.927    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.841ns  (logic 4.061ns (59.363%)  route 2.780ns (40.637%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.538    -0.929    renderer_inst/clk_out1
    SLICE_X8Y77          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518    -0.411 r  renderer_inst/b_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.780     2.369    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         3.543     5.912 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.912    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.698ns  (logic 4.073ns (60.811%)  route 2.625ns (39.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.535    -0.932    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  renderer_inst/b_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.625     2.211    lopt_1
    J18                  OBUF (Prop_obuf_I_O)         3.555     5.766 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.766    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.644ns  (logic 4.065ns (61.175%)  route 2.580ns (38.825%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.535    -0.932    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.518    -0.414 r  renderer_inst/b_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.580     2.166    lopt
    J17                  OBUF (Prop_obuf_I_O)         3.547     5.712 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.712    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.406ns (81.227%)  route 0.325ns (18.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.325    -0.100    lopt_9
    E16                  OBUF (Prop_obuf_I_O)         1.265     1.165 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.165    VGA_R[1]
    E16                                                               r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.404ns (79.973%)  route 0.352ns (20.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.352    -0.073    lopt_8
    E15                  OBUF (Prop_obuf_I_O)         1.263     1.190 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.190    VGA_R[0]
    E15                                                               r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.404ns (78.986%)  route 0.374ns (21.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.374    -0.052    lopt_10
    D15                  OBUF (Prop_obuf_I_O)         1.263     1.211 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.211    VGA_R[2]
    D15                                                               r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/r_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.403ns (76.977%)  route 0.420ns (23.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.581    -0.566    renderer_inst/clk_out1
    SLICE_X1Y78          FDRE                                         r  renderer_inst/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  renderer_inst/r_reg_reg[3]/Q
                         net (fo=1, routed)           0.420    -0.005    VGA_R_OBUF[0]
    C15                  OBUF (Prop_obuf_I_O)         1.262     1.257 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.257    VGA_R[3]
    C15                                                               r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.411ns (64.328%)  route 0.783ns (35.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.549    -0.598    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  renderer_inst/b_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.783     0.348    lopt
    J17                  OBUF (Prop_obuf_I_O)         1.247     1.596 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.596    VGA_B[0]
    J17                                                               r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.420ns (63.878%)  route 0.803ns (36.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.549    -0.598    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  renderer_inst/b_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           0.803     0.369    lopt_1
    J18                  OBUF (Prop_obuf_I_O)         1.256     1.625 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.625    VGA_B[1]
    J18                                                               r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.408ns (61.779%)  route 0.871ns (38.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.552    -0.595    renderer_inst/clk_out1
    SLICE_X8Y77          FDRE                                         r  renderer_inst/b_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  renderer_inst/b_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           0.871     0.440    lopt_2
    K15                  OBUF (Prop_obuf_I_O)         1.244     1.684 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.684    VGA_B[2]
    K15                                                               r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.410ns (61.507%)  route 0.883ns (38.493%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.549    -0.598    renderer_inst/clk_out1
    SLICE_X8Y75          FDRE                                         r  renderer_inst/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  renderer_inst/b_reg_reg[3]/Q
                         net (fo=1, routed)           0.883     0.449    VGA_B_OBUF[0]
    J15                  OBUF (Prop_obuf_I_O)         1.246     1.695 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.695    VGA_B[3]
    J15                                                               r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.385ns  (logic 1.389ns (58.251%)  route 0.996ns (41.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.582    -0.565    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  renderer_inst/g_reg_reg[3]/Q
                         net (fo=1, routed)           0.996     0.572    VGA_G_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.248     1.820 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.820    VGA_G[3]
    V11                                                               r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 renderer_inst/g_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.690ns  (logic 1.403ns (52.136%)  route 1.288ns (47.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.582    -0.565    renderer_inst/clk_out1
    SLICE_X0Y79          FDRE                                         r  renderer_inst/g_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  renderer_inst/g_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.288     0.864    lopt_5
    V12                  OBUF (Prop_obuf_I_O)         1.262     2.125 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.125    VGA_G[1]
    V12                                                               r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           466 Endpoints
Min Delay           466 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.127ns  (logic 1.913ns (15.774%)  route 10.214ns (84.226%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           2.225    12.127    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.127ns  (logic 1.913ns (15.774%)  route 10.214ns (84.226%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           2.225    12.127    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.799ns  (logic 2.037ns (17.263%)  route 9.762ns (82.737%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.773    11.675    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    11.799 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.799    game_inst/paddle_left_y_reg[2]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X3Y77          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.425ns  (logic 1.913ns (16.744%)  route 9.512ns (83.256%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.523    11.425    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.424    -1.528    game_inst/clk_out1
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.425ns  (logic 1.913ns (16.744%)  route 9.512ns (83.256%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.523    11.425    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.424    -1.528    game_inst/clk_out1
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.274ns  (logic 2.037ns (18.068%)  route 9.237ns (81.932%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.677    10.579    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I4_O)        0.124    10.703 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=1, routed)           0.571    11.274    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X13Y88         FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.434    -1.518    game_inst/clk_out1
    SLICE_X13Y88         FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.158ns  (logic 1.913ns (17.144%)  route 9.245ns (82.856%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.256    11.158    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.426    -1.526    game_inst/clk_out1
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.158ns  (logic 1.913ns (17.144%)  route 9.245ns (82.856%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.256    11.158    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.426    -1.526    game_inst/clk_out1
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.015ns  (logic 2.037ns (18.493%)  route 8.978ns (81.507%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.624     9.640    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.764 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411    10.175    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124    10.299 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716    11.015    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425    -1.527    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.015ns  (logic 2.037ns (18.493%)  route 8.978ns (81.507%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.357ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.624     9.640    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.764 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411    10.175    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124    10.299 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716    11.015    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425    -1.527    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.353ns (22.766%)  route 1.198ns (77.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.365     1.551    vga_inst/SR[0]
    SLICE_X9Y97          FDRE                                         r  vga_inst/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.833    -0.822    vga_inst/clk_out1
    SLICE_X9Y97          FDRE                                         r  vga_inst/v_count_reg[8]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.235ns (14.553%)  route 1.379ns (85.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=11, routed)          1.379     1.614    BTN_IBUF[0]
    SLICE_X13Y79         FDRE                                         r  game_running_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.821    -0.834    pxl_clk
    SLICE_X13Y79         FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.235ns (14.338%)  route 1.403ns (85.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=11, routed)          1.403     1.638    BTN_IBUF[0]
    SLICE_X13Y79         FDRE                                         r  game_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.821    -0.834    pxl_clk
    SLICE_X13Y79         FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.343ns (20.331%)  route 1.342ns (79.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=9, routed)           1.342     1.640    game_inst/BTN_IBUF[2]
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.685    game_inst/paddle_left_y_reg[3]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.827    -0.827    game_inst/clk_out1
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[2]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[2]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[2]_replica_1/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[6]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[6]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[6]_replica_1/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[8]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[8]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[8]_replica_1/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.343ns (19.987%)  route 1.371ns (80.013%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=9, routed)           1.123     1.420    game_inst/BTN_IBUF[2]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.465 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.249     1.714    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.827    -0.827    game_inst/clk_out1
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[3]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.353ns (20.056%)  route 1.408ns (79.944%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.575     1.761    vga_inst/SR[0]
    SLICE_X9Y93          FDRE                                         r  vga_inst/v_count_reg[3]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X9Y93          FDRE                                         r  vga_inst/v_count_reg[3]_replica/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           466 Endpoints
Min Delay           466 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.127ns  (logic 1.913ns (15.774%)  route 10.214ns (84.226%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           2.225    12.127    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[6]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.127ns  (logic 1.913ns (15.774%)  route 10.214ns (84.226%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           2.225    12.127    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.495    -1.457    game_inst/clk_out1
    SLICE_X0Y80          FDRE                                         r  game_inst/paddle_left_y_reg_reg[9]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.799ns  (logic 2.037ns (17.263%)  route 9.762ns (82.737%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.773    11.675    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124    11.799 r  game_inst/paddle_left_y_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.799    game_inst/paddle_left_y_reg[2]_i_1_n_0
    SLICE_X3Y77          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.492    -1.460    game_inst/clk_out1
    SLICE_X3Y77          FDRE                                         r  game_inst/paddle_left_y_reg_reg[2]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.425ns  (logic 1.913ns (16.744%)  route 9.512ns (83.256%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.523    11.425    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.424    -1.528    game_inst/clk_out1
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[4]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.425ns  (logic 1.913ns (16.744%)  route 9.512ns (83.256%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.523    11.425    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.424    -1.528    game_inst/clk_out1
    SLICE_X11Y77         FDRE                                         r  game_inst/paddle_left_y_reg_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.274ns  (logic 2.037ns (18.068%)  route 9.237ns (81.932%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.677    10.579    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X12Y87         LUT5 (Prop_lut5_I4_O)        0.124    10.703 r  game_inst/paddle_left_y_reg[31]_i_1/O
                         net (fo=1, routed)           0.571    11.274    game_inst/paddle_left_y_reg[31]_i_1_n_0
    SLICE_X13Y88         FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.434    -1.518    game_inst/clk_out1
    SLICE_X13Y88         FDRE                                         r  game_inst/paddle_left_y_reg_reg[31]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.158ns  (logic 1.913ns (17.144%)  route 9.245ns (82.856%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.256    11.158    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.426    -1.526    game_inst/clk_out1
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[7]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.158ns  (logic 1.913ns (17.144%)  route 9.245ns (82.856%))
  Logic Levels:           4  (IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        -1.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.762     9.778    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X13Y95         LUT6 (Prop_lut6_I0_O)        0.124     9.902 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           1.256    11.158    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.426    -1.526    game_inst/clk_out1
    SLICE_X13Y80         FDRE                                         r  game_inst/paddle_left_y_reg_reg[8]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.015ns  (logic 2.037ns (18.493%)  route 8.978ns (81.507%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.624     9.640    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.764 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411    10.175    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124    10.299 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716    11.015    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425    -1.527    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[13]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            game_inst/ball_vx_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.015ns  (logic 2.037ns (18.493%)  route 8.978ns (81.507%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.355ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         1.541     1.541 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           2.078     3.619    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     3.743 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         4.149     7.892    game_inst/reset
    SLICE_X28Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.016 r  game_inst/ball_x_reg[10]_i_1/O
                         net (fo=36, routed)          1.624     9.640    game_inst/ball_x_reg[10]_i_1_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I0_O)        0.124     9.764 r  game_inst/ball_vx[30]_i_2/O
                         net (fo=32, routed)          0.411    10.175    game_inst/ball_vx[30]_i_2_n_0
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.124    10.299 r  game_inst/ball_vx[30]_i_1/O
                         net (fo=28, routed)          0.716    11.015    game_inst/ball_vx[30]_i_1_n_0
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         1.425    -1.527    game_inst/clk_out1
    SLICE_X34Y84         FDRE                                         r  game_inst/ball_vx_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.353ns (22.766%)  route 1.198ns (77.234%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.822ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.365     1.551    vga_inst/SR[0]
    SLICE_X9Y97          FDRE                                         r  vga_inst/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.833    -0.822    vga_inst/clk_out1
    SLICE_X9Y97          FDRE                                         r  vga_inst/v_count_reg[8]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.235ns (14.553%)  route 1.379ns (85.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=11, routed)          1.379     1.614    BTN_IBUF[0]
    SLICE_X13Y79         FDRE                                         r  game_running_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.821    -0.834    pxl_clk
    SLICE_X13Y79         FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            game_running_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.235ns (14.338%)  route 1.403ns (85.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  BTN_IBUF[0]_inst/O
                         net (fo=11, routed)          1.403     1.638    BTN_IBUF[0]
    SLICE_X13Y79         FDRE                                         r  game_running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.821    -0.834    pxl_clk
    SLICE_X13Y79         FDRE                                         r  game_running_reg/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.343ns (20.331%)  route 1.342ns (79.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=9, routed)           1.342     1.640    game_inst/BTN_IBUF[2]
    SLICE_X12Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.685 r  game_inst/paddle_left_y_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.685    game_inst/paddle_left_y_reg[3]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.827    -0.827    game_inst/clk_out1
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[2]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[2]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[2]_replica_1/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[5]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[6]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[6]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X8Y94          FDRE                                         r  vga_inst/v_count_reg[6]_replica_1/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[8]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.705ns  (logic 0.353ns (20.719%)  route 1.351ns (79.281%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.519     1.705    vga_inst/SR[0]
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[8]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X9Y94          FDRE                                         r  vga_inst/v_count_reg[8]_replica_1/C

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            game_inst/paddle_left_y_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.343ns (19.987%)  route 1.371ns (80.013%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B9                                                0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    B9                   IBUF (Prop_ibuf_I_O)         0.298     0.298 r  BTN_IBUF[2]_inst/O
                         net (fo=9, routed)           1.123     1.420    game_inst/BTN_IBUF[2]
    SLICE_X13Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.465 r  game_inst/paddle_left_y_reg[9]_i_1/O
                         net (fo=9, routed)           0.249     1.714    game_inst/paddle_left_y_reg[9]_i_1_n_0
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.827    -0.827    game_inst/clk_out1
    SLICE_X12Y87         FDRE                                         r  game_inst/paddle_left_y_reg_reg[3]/C

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            vga_inst/v_count_reg[3]_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.353ns (20.056%)  route 1.408ns (79.944%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.308     0.308 r  SW_IBUF[0]_inst/O
                         net (fo=1, routed)           0.833     1.141    game_inst/SW_IBUF[0]
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.045     1.186 r  game_inst/v_count[11]_i_1/O
                         net (fo=174, routed)         0.575     1.761    vga_inst/SR[0]
    SLICE_X9Y93          FDRE                                         r  vga_inst/v_count_reg[3]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_inst/inst/clkout1_buf/O
                         net (fo=398, routed)         0.831    -0.823    vga_inst/clk_out1
    SLICE_X9Y93          FDRE                                         r  vga_inst/v_count_reg[3]_replica/C





