Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Thu Mar 29 06:10:00 2018
| Host             : acme1 running 64-bit Ubuntu 16.04.2 LTS
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k160tffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.266 |
| Dynamic (W)              | 2.134 |
| Device Static (W)        | 0.132 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 80.6  |
| Junction Temperature (C) | 29.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.220 |       14 |       --- |             --- |
| Slice Logic              |     0.259 |    37687 |       --- |             --- |
|   LUT as Logic           |     0.162 |     7773 |    101400 |            7.67 |
|   Register               |     0.033 |    19850 |    202800 |            9.79 |
|   CARRY4                 |     0.030 |     2008 |     25350 |            7.92 |
|   LUT as Shift Register  |     0.029 |     1132 |     35000 |            3.23 |
|   LUT as Distributed RAM |     0.006 |      162 |     35000 |            0.46 |
|   F7/F8 Muxes            |    <0.001 |       96 |    101400 |            0.09 |
|   Others                 |     0.000 |     3685 |       --- |             --- |
| Signals                  |     0.398 |    30118 |       --- |             --- |
| Block RAM                |     0.521 |     86.5 |       325 |           26.62 |
| MMCM                     |     0.227 |        2 |         8 |           25.00 |
| DSPs                     |     0.157 |       76 |       600 |           12.67 |
| I/O                      |     0.351 |       81 |       400 |           20.25 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.132 |          |           |                 |
| Total                    |     2.266 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.609 |       1.558 |      0.051 |
| Vccaux    |       1.800 |     0.286 |       0.267 |      0.018 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.003 |       0.002 |      0.001 |
| Vcco18    |       1.800 |     0.032 |       0.031 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.038 |       0.034 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------+---------------------------------------------------------------+-----------------+
| Clock         | Domain                                                        | Constraint (ns) |
+---------------+---------------------------------------------------------------+-----------------+
| adc_clk       | adc16_clk_line_p[0]                                           |             2.0 |
| bufg_i_0      | test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/bufg_i_0      |             2.0 |
| bufg_i_2      | test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/bufg_i_2      |             4.0 |
| clk_200_dcm   | snap_infrastructure_inst/clk_200_dcm                          |             5.0 |
| clk_fb        | snap_infrastructure_inst/clk_fb                               |             5.0 |
| mmcm_clkfbout | test_low_freq_marion2018_up_snap_adc/adc_mmcm_0/mmcm_clkfbout |             8.0 |
| sys_clk0_dcm  | snap_infrastructure_inst/sys_clk0_dcm                         |            10.0 |
| sys_clk_p_CLK | sys_clk_p                                                     |             5.0 |
+---------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------+-----------+
| Name                                                               | Power (W) |
+--------------------------------------------------------------------+-----------+
| top                                                                |     2.134 |
|   adc16_wb_ram0                                                    |     0.007 |
|     bram_inst                                                      |     0.007 |
|       symmetric_ram.bram_inst                                      |     0.007 |
|   adc16_wb_ram1                                                    |     0.007 |
|     bram_inst                                                      |     0.007 |
|       symmetric_ram.bram_inst                                      |     0.007 |
|   adc16_wb_ram2                                                    |     0.007 |
|     bram_inst                                                      |     0.007 |
|       symmetric_ram.bram_inst                                      |     0.007 |
|   lmx2581_controller_inst                                          |    <0.001 |
|   snap_adc_adc16_use_synth                                         |    <0.001 |
|   snap_infrastructure_inst                                         |     0.127 |
|   spi_wb_bridge_inst                                               |     0.001 |
|   sys_block_inst                                                   |     0.001 |
|   test_low_freq_marion2018_up_a_imaginary                          |     0.015 |
|     bram_inst                                                      |     0.015 |
|       asymmetric_a_wider_than_b.bram_inst                          |     0.015 |
|   test_low_freq_marion2018_up_a_pol0                               |     0.015 |
|     bram_inst                                                      |     0.015 |
|       asymmetric_a_wider_than_b.bram_inst                          |     0.015 |
|   test_low_freq_marion2018_up_a_pol1                               |     0.015 |
|     bram_inst                                                      |     0.015 |
|       asymmetric_a_wider_than_b.bram_inst                          |     0.015 |
|   test_low_freq_marion2018_up_a_real                               |     0.015 |
|     bram_inst                                                      |     0.015 |
|       asymmetric_a_wider_than_b.bram_inst                          |     0.015 |
|   test_low_freq_marion2018_up_acc_cnt                              |    <0.001 |
|   test_low_freq_marion2018_up_acc_len                              |    <0.001 |
|   test_low_freq_marion2018_up_cnt_rst                              |    <0.001 |
|   test_low_freq_marion2018_up_fft_shift                            |    <0.001 |
|   test_low_freq_marion2018_up_gain                                 |    <0.001 |
|   test_low_freq_marion2018_up_inst                                 |     1.407 |
|     test_low_freq_marion2018_up_struct                             |     1.407 |
|       acc_cnt                                                      |    <0.001 |
|         cast_gw                                                    |    <0.001 |
|           latency_test.reg                                         |    <0.001 |
|             partial_one.last_srlc33e                               |    <0.001 |
|       acc_cntr                                                     |    <0.001 |
|         comp0.core_instance0                                       |    <0.001 |
|           U0                                                       |    <0.001 |
|             i_synth                                                |    <0.001 |
|               i_baseblox.i_baseblox_counter                        |    <0.001 |
|                 the_addsub                                         |    <0.001 |
|                   no_pipelining.the_addsub                         |    <0.001 |
|                     i_lut6.i_lut6_addsub                           |    <0.001 |
|                       i_q.i_simple.qreg                            |    <0.001 |
|       acc_cntrl                                                    |    <0.001 |
|         cntr                                                       |    <0.001 |
|         edge_detect                                                |    <0.001 |
|           delay                                                    |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|         pipeline15                                                 |    <0.001 |
|           register0                                                |    <0.001 |
|             synth_reg_inst                                         |    <0.001 |
|               latency_gt_0.fd_array[1].reg_comp                    |    <0.001 |
|         register_x0                                                |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|         relational5                                                |    <0.001 |
|       cmult                                                        |     0.020 |
|         addsub_im                                                  |     0.002 |
|         addsub_re                                                  |     0.002 |
|         convert_im                                                 |     0.001 |
|           convert                                                  |     0.001 |
|             latency_lt_4.reg_out                                   |     0.001 |
|               partial_one.last_srlc33e                             |     0.001 |
|         convert_re                                                 |     0.001 |
|           convert                                                  |     0.001 |
|             latency_lt_4.reg_out                                   |     0.001 |
|               partial_one.last_srlc33e                             |     0.001 |
|         imim                                                       |     0.003 |
|         imre                                                       |     0.004 |
|         reim                                                       |     0.003 |
|         rere                                                       |     0.003 |
|       delay1                                                       |    <0.001 |
|       delay2                                                       |     0.001 |
|       delay21                                                      |    <0.001 |
|       delay28                                                      |    <0.001 |
|       delay3                                                       |     0.001 |
|       delay4                                                       |     0.001 |
|       delay5                                                       |     0.001 |
|       delay6                                                       |    <0.001 |
|       fft_wideband_real                                            |     1.072 |
|         fft_biplex_real_4x                                         |     0.758 |
|           bi_real_unscr_4x                                         |     0.143 |
|             count                                                  |    <0.001 |
|               comp2.core_instance2                                 |    <0.001 |
|                 U0                                                 |    <0.001 |
|                   i_synth                                          |    <0.001 |
|                     i_baseblox.i_baseblox_counter                  |    <0.001 |
|                       the_addsub                                   |    <0.001 |
|                         no_pipelining.the_addsub                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                     |    <0.001 |
|                             i_q.i_simple.qreg                      |    <0.001 |
|             d0                                                     |     0.003 |
|             d2                                                     |    <0.001 |
|             d3                                                     |    <0.001 |
|             d4                                                     |    <0.001 |
|             d5                                                     |    <0.001 |
|             d6                                                     |    <0.001 |
|             delay0                                                 |     0.008 |
|               counter                                              |    <0.001 |
|               ram                                                  |     0.008 |
|                 comp0.core_instance0                               |     0.008 |
|                   U0                                               |     0.008 |
|                     inst_blk_mem_gen                               |     0.008 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.008 |
|                         valid.cstr                                 |     0.008 |
|                           ramloop[0].ram.r                         |     0.008 |
|                             prim_init.ram                          |     0.008 |
|             delay1                                                 |     0.008 |
|               counter                                              |    <0.001 |
|               ram                                                  |     0.008 |
|                 comp0.core_instance0                               |     0.008 |
|                   U0                                               |     0.008 |
|                     inst_blk_mem_gen                               |     0.008 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.008 |
|                         valid.cstr                                 |     0.008 |
|                           ramloop[0].ram.r                         |     0.008 |
|                             prim_init.ram                          |     0.008 |
|             hilbert0                                               |     0.008 |
|               add_even_real                                        |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp0.core_instance0                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               add_odd_real                                         |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp0.core_instance0                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               bus_convert                                          |     0.003 |
|                 conv1                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv2                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv3                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv4                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               sub_even_imag                                        |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp2.core_instance2                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               sub_odd_imag                                         |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp2.core_instance2                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|             hilbert1                                               |     0.007 |
|               add_even_real                                        |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp0.core_instance0                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               add_odd_real                                         |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp0.core_instance0                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               bus_convert                                          |     0.003 |
|                 conv1                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv2                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv3                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv4                                              |    <0.001 |
|                   adder                                            |    <0.001 |
|                     comp1.core_instance1                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               sub_even_imag                                        |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp2.core_instance2                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               sub_odd_imag                                         |     0.001 |
|                 addsub1                                            |     0.001 |
|                   comp2.core_instance2                             |     0.001 |
|                     U0                                             |     0.001 |
|                       xst_addsub                                   |     0.001 |
|                         i_baseblox.i_baseblox_addsub               |     0.001 |
|                           no_pipelining.the_addsub                 |     0.001 |
|                             i_lut6.i_lut6_addsub                   |     0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|             mirror_spectrum                                        |     0.025 |
|               complex_conj0                                        |    <0.001 |
|                 imag_negate                                        |    <0.001 |
|                   neg1                                             |    <0.001 |
|               complex_conj1                                        |    <0.001 |
|                 imag_negate                                        |    <0.001 |
|                   neg1                                             |    <0.001 |
|               complex_conj2                                        |    <0.001 |
|                 imag_negate                                        |    <0.001 |
|                   neg1                                             |    <0.001 |
|               complex_conj3                                        |    <0.001 |
|                 imag_negate                                        |    <0.001 |
|                   neg1                                             |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.005 |
|               delay1                                               |     0.006 |
|               delay2                                               |     0.005 |
|               delay3                                               |     0.005 |
|               sync_delay0                                          |    <0.001 |
|               sync_delay1                                          |    <0.001 |
|             mux0                                                   |     0.002 |
|             mux1                                                   |     0.001 |
|             mux2                                                   |     0.002 |
|             mux3                                                   |     0.001 |
|             reorder_even                                           |     0.019 |
|               buf0                                                 |     0.011 |
|                 bram0                                              |     0.009 |
|                   comp1.core_instance1                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               counter                                              |    <0.001 |
|                 comp2.core_instance2                               |    <0.001 |
|                   U0                                               |    <0.001 |
|                     i_synth                                        |    <0.001 |
|                       i_baseblox.i_baseblox_counter                |    <0.001 |
|                         the_addsub                                 |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               delay_d0                                             |    <0.001 |
|               delay_din0                                           |     0.001 |
|               delay_sel                                            |    <0.001 |
|               delay_we0                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               delay_we2                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               map1                                                 |     0.005 |
|                 comp0.core_instance0                               |     0.005 |
|                   U0                                               |     0.005 |
|                     inst_blk_mem_gen                               |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.005 |
|                         valid.cstr                                 |     0.005 |
|                           ramloop[0].ram.r                         |     0.005 |
|                             prim_init.ram                          |     0.005 |
|                 latency_test.reg                                   |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               mux                                                  |    <0.001 |
|               or_x0                                                |    <0.001 |
|               post_sync_delay                                      |    <0.001 |
|               pre_sync_delay                                       |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               sync_delay_en_x1                                     |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp3.core_instance3                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             reorder_odd                                            |     0.017 |
|               buf0                                                 |     0.009 |
|                 bram0                                              |     0.008 |
|                   comp1.core_instance1                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               counter                                              |    <0.001 |
|                 comp2.core_instance2                               |    <0.001 |
|                   U0                                               |    <0.001 |
|                     i_synth                                        |    <0.001 |
|                       i_baseblox.i_baseblox_counter                |    <0.001 |
|                         the_addsub                                 |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               delay_d0                                             |    <0.001 |
|               delay_din0                                           |     0.001 |
|               delay_sel                                            |    <0.001 |
|               delay_we2                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               map1                                                 |     0.005 |
|                 comp1.core_instance1                               |     0.005 |
|                   U0                                               |     0.005 |
|                     inst_blk_mem_gen                               |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.005 |
|                         valid.cstr                                 |     0.005 |
|                           ramloop[0].ram.r                         |     0.005 |
|                             prim_init.ram                          |     0.005 |
|                 latency_test.reg                                   |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               mux                                                  |    <0.001 |
|             reorder_out                                            |     0.039 |
|               addr_replicate                                       |     0.001 |
|                 din0_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din0_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_2                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_3                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|               buf0                                                 |     0.008 |
|                 bram0                                              |     0.007 |
|                   comp1.core_instance1                             |     0.007 |
|                     U0                                             |     0.007 |
|                       inst_blk_mem_gen                             |     0.007 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.007 |
|                           valid.cstr                               |     0.007 |
|                             ramloop[0].ram.r                       |     0.007 |
|                               prim_init.ram                        |     0.007 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               buf1                                                 |     0.008 |
|                 bram0                                              |     0.007 |
|                   comp1.core_instance1                             |     0.007 |
|                     U0                                             |     0.007 |
|                       inst_blk_mem_gen                             |     0.007 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.007 |
|                           valid.cstr                               |     0.007 |
|                             ramloop[0].ram.r                       |     0.007 |
|                               prim_init.ram                        |     0.007 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               buf2                                                 |     0.008 |
|                 bram0                                              |     0.007 |
|                   comp1.core_instance1                             |     0.007 |
|                     U0                                             |     0.007 |
|                       inst_blk_mem_gen                             |     0.007 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.007 |
|                           valid.cstr                               |     0.007 |
|                             ramloop[0].ram.r                       |     0.007 |
|                               prim_init.ram                        |     0.007 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               buf3                                                 |     0.008 |
|                 bram0                                              |     0.007 |
|                   comp1.core_instance1                             |     0.007 |
|                     U0                                             |     0.007 |
|                       inst_blk_mem_gen                             |     0.007 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.007 |
|                           valid.cstr                               |     0.007 |
|                             ramloop[0].ram.r                       |     0.007 |
|                               prim_init.ram                        |     0.007 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               counter                                              |    <0.001 |
|                 comp2.core_instance2                               |    <0.001 |
|                   U0                                               |    <0.001 |
|                     i_synth                                        |    <0.001 |
|                       i_baseblox.i_baseblox_counter                |    <0.001 |
|                         the_addsub                                 |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|               delay_d0                                             |    <0.001 |
|               delay_sel                                            |    <0.001 |
|               delay_we2                                            |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               map1                                                 |     0.005 |
|                 comp2.core_instance2                               |     0.005 |
|                   U0                                               |     0.005 |
|                     inst_blk_mem_gen                               |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.005 |
|                         valid.cstr                                 |     0.005 |
|                           ramloop[0].ram.r                         |     0.005 |
|                             prim_init.ram                          |     0.005 |
|                 latency_test.reg                                   |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               mux                                                  |    <0.001 |
|               we_replicate                                         |    <0.001 |
|                 din0_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din0_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_2                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_3                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|             sync_delay_x3                                          |    <0.001 |
|               counter                                              |    <0.001 |
|                 comp3.core_instance3                               |    <0.001 |
|                   U0                                               |    <0.001 |
|                     i_synth                                        |    <0.001 |
|                       i_baseblox.i_baseblox_counter                |    <0.001 |
|                         the_addsub                                 |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|           biplex_core                                              |     0.615 |
|             fft_stage_1                                            |     0.047 |
|               addr0                                                |    <0.001 |
|               butterfly_direct                                     |     0.016 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 bus_convert                                        |     0.005 |
|                   conv1                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.001 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |     0.001 |
|                 mux                                                |     0.006 |
|                   mux0                                             |     0.001 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.010 |
|                 bram0                                              |     0.008 |
|                   comp1.core_instance1                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|               delay1                                               |     0.012 |
|                 bram0                                              |     0.010 |
|                   comp1.core_instance1                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               din1                                                 |     0.004 |
|               dmux0                                                |     0.002 |
|               dsync1                                               |    <0.001 |
|               dsync2                                               |    <0.001 |
|               mux1                                                 |    <0.001 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp3.core_instance3                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_10                                           |     0.066 |
|               butterfly_direct                                     |     0.064 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 bus_convert                                        |     0.007 |
|                   conv1                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.002 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |    <0.001 |
|                 delay0                                             |    <0.001 |
|                 mux                                                |     0.007 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.044 |
|                   bus_convert                                      |     0.008 |
|                     conv1                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.002 |
|                           U0                                       |     0.002 |
|                             xst_addsub                             |     0.002 |
|                               i_baseblox.i_baseblox_addsub         |     0.002 |
|                                 no_pipelining.the_addsub           |     0.002 |
|                                   i_lut6.i_lut6_addsub             |     0.002 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     conv2                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.002 |
|                           U0                                       |     0.002 |
|                             xst_addsub                             |     0.002 |
|                               i_baseblox.i_baseblox_addsub         |     0.002 |
|                                 no_pipelining.the_addsub           |     0.002 |
|                                   i_lut6.i_lut6_addsub             |     0.002 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.018 |
|                     dmisc                                          |     0.001 |
|                     mult1                                          |     0.017 |
|                       addsub_im                                    |     0.002 |
|                       addsub_re                                    |     0.001 |
|                       imim                                         |     0.003 |
|                       imre                                         |     0.003 |
|                       reim                                         |     0.003 |
|                       rere                                         |     0.004 |
|                   coeff_gen                                        |     0.018 |
|                     cosin                                          |     0.018 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |     0.000 |
|                         addsub5                                    |     0.000 |
|                           comp8.core_instance8                     |     0.000 |
|                             U0                                     |     0.000 |
|                               xst_addsub                           |     0.000 |
|                                 i_baseblox.i_baseblox_addsub       |     0.000 |
|                                   no_pipelining.the_addsub         |     0.000 |
|                                     i_lut6.i_lut6_addsub           |     0.000 |
|                       invert0                                      |     0.004 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |     0.002 |
|                         negate                                     |     0.002 |
|                       invert1                                      |     0.007 |
|                         delay1                                     |     0.003 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |     0.002 |
|                         negate                                     |     0.002 |
|                       rom                                          |     0.006 |
|                         comp3.core_instance3                       |     0.006 |
|                           U0                                       |     0.006 |
|                             inst_blk_mem_gen                       |     0.006 |
|                               gnbram.gnativebmg.native_blk_mem_gen |     0.006 |
|                                 valid.cstr                         |     0.006 |
|                                   ramloop[0].ram.r                 |     0.006 |
|                                     prim_init.ram                  |     0.006 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.001 |
|                 del1                                               |     0.001 |
|               dsync1                                               |    <0.001 |
|               mux0                                                 |    <0.001 |
|               mux1                                                 |    <0.001 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp4.core_instance4                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_2                                            |     0.053 |
|               addr0                                                |    <0.001 |
|               butterfly_direct                                     |     0.028 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 bus_convert                                        |     0.005 |
|                   conv1                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp3.core_instance3                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.001 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp4.core_instance4                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 mux                                                |     0.006 |
|                   mux0                                             |     0.001 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.012 |
|                   counter                                          |    <0.001 |
|                   delay0                                           |     0.004 |
|                   delay2                                           |    <0.001 |
|                   delay3                                           |    <0.001 |
|                   delay4                                           |    <0.001 |
|                   delay5                                           |    <0.001 |
|                   delay6                                           |     0.001 |
|                   delay7                                           |    <0.001 |
|                   mux0                                             |    <0.001 |
|                   mux1                                             |    <0.001 |
|                   negate                                           |     0.001 |
|                     neg1                                           |     0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.010 |
|                 bram0                                              |     0.008 |
|                   comp2.core_instance2                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|               delay1                                               |     0.009 |
|                 bram0                                              |     0.008 |
|                   comp2.core_instance2                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               din0                                                 |     0.001 |
|               din1                                                 |     0.002 |
|               dmux0                                                |     0.001 |
|               dsync1                                               |    <0.001 |
|               dsync2                                               |    <0.001 |
|               mux1                                                 |    <0.001 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp5.core_instance5                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_3                                            |     0.054 |
|               addr0                                                |    <0.001 |
|               butterfly_direct                                     |     0.029 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |    <0.001 |
|                 bus_convert                                        |     0.006 |
|                   conv1                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.001 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 mux                                                |     0.007 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.011 |
|                   bus_convert                                      |     0.003 |
|                     conv1                                          |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp7.core_instance7                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                     conv2                                          |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp7.core_instance7                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.002 |
|                     dmisc                                          |     0.001 |
|                     mult1                                          |    <0.001 |
|                       addsub_im                                    |    <0.001 |
|                       addsub_re                                    |    <0.001 |
|                       imim                                         |    <0.001 |
|                       imre                                         |    <0.001 |
|                       reim                                         |    <0.001 |
|                       rere                                         |    <0.001 |
|                   coeff_gen                                        |     0.006 |
|                     cosin                                          |     0.006 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       invert0                                      |     0.001 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       invert1                                      |     0.003 |
|                         delay1                                     |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       lookup                                       |     0.001 |
|                         comp0.core_instance0                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             synth_options.dist_mem_inst            |    <0.001 |
|                               gen_dp_ram.dpram_inst                |    <0.001 |
|                                 ram_reg_0_15_0_0                   |    <0.001 |
|                                 ram_reg_0_15_10_10                 |    <0.001 |
|                                 ram_reg_0_15_11_11                 |    <0.001 |
|                                 ram_reg_0_15_12_12                 |    <0.001 |
|                                 ram_reg_0_15_13_13                 |    <0.001 |
|                                 ram_reg_0_15_14_14                 |    <0.001 |
|                                 ram_reg_0_15_15_15                 |    <0.001 |
|                                 ram_reg_0_15_16_16                 |    <0.001 |
|                                 ram_reg_0_15_17_17                 |    <0.001 |
|                                 ram_reg_0_15_1_1                   |    <0.001 |
|                                 ram_reg_0_15_2_2                   |    <0.001 |
|                                 ram_reg_0_15_3_3                   |    <0.001 |
|                                 ram_reg_0_15_4_4                   |    <0.001 |
|                                 ram_reg_0_15_5_5                   |    <0.001 |
|                                 ram_reg_0_15_6_6                   |    <0.001 |
|                                 ram_reg_0_15_7_7                   |    <0.001 |
|                                 ram_reg_0_15_8_8                   |    <0.001 |
|                                 ram_reg_0_15_9_9                   |    <0.001 |
|                         registered_dpram.output_rega               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                         registered_dpram.output_regb               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.010 |
|                 bram0                                              |     0.008 |
|                   comp3.core_instance3                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|               delay1                                               |     0.009 |
|                 bram0                                              |     0.008 |
|                   comp3.core_instance3                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               din0                                                 |     0.001 |
|               din1                                                 |     0.002 |
|               dsync1                                               |    <0.001 |
|               dsync2                                               |    <0.001 |
|               mux1                                                 |    <0.001 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_4                                            |     0.052 |
|               addr0                                                |    <0.001 |
|               butterfly_direct                                     |     0.028 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |     0.001 |
|                 bus_convert                                        |     0.006 |
|                   conv1                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.001 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 mux                                                |     0.006 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.001 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.011 |
|                   bus_convert                                      |     0.003 |
|                     conv1                                          |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp7.core_instance7                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                     conv2                                          |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp7.core_instance7                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.002 |
|                     dmisc                                          |     0.001 |
|                     mult1                                          |    <0.001 |
|                       addsub_im                                    |    <0.001 |
|                       addsub_re                                    |    <0.001 |
|                       imim                                         |    <0.001 |
|                       imre                                         |    <0.001 |
|                       reim                                         |    <0.001 |
|                       rere                                         |    <0.001 |
|                   coeff_gen                                        |     0.006 |
|                     cosin                                          |     0.006 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       invert0                                      |     0.001 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       invert1                                      |     0.003 |
|                         delay1                                     |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       lookup                                       |     0.001 |
|                         comp1.core_instance1                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             synth_options.dist_mem_inst            |    <0.001 |
|                               gen_dp_ram.dpram_inst                |    <0.001 |
|                                 ram_reg_0_15_0_0                   |    <0.001 |
|                                 ram_reg_0_15_10_10                 |    <0.001 |
|                                 ram_reg_0_15_11_11                 |    <0.001 |
|                                 ram_reg_0_15_12_12                 |    <0.001 |
|                                 ram_reg_0_15_13_13                 |    <0.001 |
|                                 ram_reg_0_15_14_14                 |    <0.001 |
|                                 ram_reg_0_15_15_15                 |    <0.001 |
|                                 ram_reg_0_15_16_16                 |    <0.001 |
|                                 ram_reg_0_15_17_17                 |    <0.001 |
|                                 ram_reg_0_15_1_1                   |    <0.001 |
|                                 ram_reg_0_15_2_2                   |    <0.001 |
|                                 ram_reg_0_15_3_3                   |    <0.001 |
|                                 ram_reg_0_15_4_4                   |    <0.001 |
|                                 ram_reg_0_15_5_5                   |    <0.001 |
|                                 ram_reg_0_15_6_6                   |    <0.001 |
|                                 ram_reg_0_15_7_7                   |    <0.001 |
|                                 ram_reg_0_15_8_8                   |    <0.001 |
|                                 ram_reg_0_15_9_9                   |    <0.001 |
|                         registered_dpram.output_rega               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                         registered_dpram.output_regb               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.010 |
|                 bram0                                              |     0.008 |
|                   comp4.core_instance4                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|               delay1                                               |     0.009 |
|                 bram0                                              |     0.008 |
|                   comp4.core_instance4                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |    <0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               din0                                                 |     0.001 |
|               din1                                                 |     0.002 |
|               dsync1                                               |    <0.001 |
|               dsync2                                               |    <0.001 |
|               mux1                                                 |    <0.001 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp7.core_instance7                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_5                                            |     0.053 |
|               addr0                                                |    <0.001 |
|               butterfly_direct                                     |     0.030 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 bus_convert                                        |     0.006 |
|                   conv1                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.001 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 mux                                                |     0.007 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.001 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.011 |
|                   bus_convert                                      |     0.003 |
|                     conv1                                          |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp7.core_instance7                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                     conv2                                          |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp7.core_instance7                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.002 |
|                     dmisc                                          |     0.001 |
|                     mult1                                          |    <0.001 |
|                       addsub_im                                    |    <0.001 |
|                       addsub_re                                    |    <0.001 |
|                       imim                                         |    <0.001 |
|                       imre                                         |    <0.001 |
|                       reim                                         |    <0.001 |
|                       rere                                         |    <0.001 |
|                   coeff_gen                                        |     0.006 |
|                     cosin                                          |     0.006 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       invert0                                      |     0.001 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       invert1                                      |     0.003 |
|                         delay1                                     |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       lookup                                       |     0.001 |
|                         comp2.core_instance2                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             synth_options.dist_mem_inst            |    <0.001 |
|                               gen_dp_ram.dpram_inst                |    <0.001 |
|                                 ram_reg_0_15_0_0                   |    <0.001 |
|                                 ram_reg_0_15_10_10                 |    <0.001 |
|                                 ram_reg_0_15_11_11                 |    <0.001 |
|                                 ram_reg_0_15_12_12                 |    <0.001 |
|                                 ram_reg_0_15_13_13                 |    <0.001 |
|                                 ram_reg_0_15_14_14                 |    <0.001 |
|                                 ram_reg_0_15_15_15                 |    <0.001 |
|                                 ram_reg_0_15_16_16                 |    <0.001 |
|                                 ram_reg_0_15_17_17                 |    <0.001 |
|                                 ram_reg_0_15_1_1                   |    <0.001 |
|                                 ram_reg_0_15_2_2                   |    <0.001 |
|                                 ram_reg_0_15_3_3                   |    <0.001 |
|                                 ram_reg_0_15_4_4                   |    <0.001 |
|                                 ram_reg_0_15_5_5                   |    <0.001 |
|                                 ram_reg_0_15_6_6                   |    <0.001 |
|                                 ram_reg_0_15_7_7                   |    <0.001 |
|                                 ram_reg_0_15_8_8                   |    <0.001 |
|                                 ram_reg_0_15_9_9                   |    <0.001 |
|                         registered_dpram.output_rega               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                         registered_dpram.output_regb               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.010 |
|                 bram0                                              |     0.008 |
|                   comp5.core_instance5                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|               delay1                                               |     0.009 |
|                 bram0                                              |     0.008 |
|                   comp5.core_instance5                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |    <0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               din0                                                 |    <0.001 |
|               din1                                                 |     0.002 |
|               dsync1                                               |    <0.001 |
|               dsync2                                               |    <0.001 |
|               mux1                                                 |    <0.001 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp8.core_instance8                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_6                                            |     0.081 |
|               addr0                                                |    <0.001 |
|               butterfly_direct                                     |     0.056 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |     0.001 |
|                 bus_convert                                        |     0.006 |
|                   conv1                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.002 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |    <0.001 |
|                 mux                                                |     0.007 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.037 |
|                   bus_convert                                      |     0.008 |
|                     conv1                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     conv2                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.002 |
|                           U0                                       |     0.002 |
|                             xst_addsub                             |     0.002 |
|                               i_baseblox.i_baseblox_addsub         |     0.002 |
|                                 no_pipelining.the_addsub           |     0.002 |
|                                   i_lut6.i_lut6_addsub             |     0.002 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.018 |
|                     dmisc                                          |     0.001 |
|                     mult1                                          |     0.016 |
|                       addsub_im                                    |     0.002 |
|                       addsub_re                                    |     0.002 |
|                       imim                                         |     0.003 |
|                       imre                                         |     0.003 |
|                       reim                                         |     0.003 |
|                       rere                                         |     0.004 |
|                   coeff_gen                                        |     0.011 |
|                     cosin                                          |     0.011 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |     0.000 |
|                         addsub5                                    |     0.000 |
|                           comp8.core_instance8                     |     0.000 |
|                             U0                                     |     0.000 |
|                               xst_addsub                           |     0.000 |
|                                 i_baseblox.i_baseblox_addsub       |     0.000 |
|                                   no_pipelining.the_addsub         |     0.000 |
|                                     i_lut6.i_lut6_addsub           |     0.000 |
|                       invert0                                      |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       invert1                                      |     0.004 |
|                         delay1                                     |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       rom                                          |     0.005 |
|                         comp4.core_instance4                       |     0.005 |
|                           U0                                       |     0.005 |
|                             inst_blk_mem_gen                       |     0.005 |
|                               gnbram.gnativebmg.native_blk_mem_gen |     0.005 |
|                                 valid.cstr                         |     0.005 |
|                                   ramloop[0].ram.r                 |     0.005 |
|                                     prim_init.ram                  |     0.005 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.011 |
|                 bram0                                              |     0.009 |
|                   comp6.core_instance6                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.002 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|               delay1                                               |     0.009 |
|                 bram0                                              |     0.008 |
|                   comp6.core_instance6                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               din1                                                 |     0.004 |
|               dsync1                                               |    <0.001 |
|               dsync2                                               |    <0.001 |
|               mux1                                                 |     0.001 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp9.core_instance9                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_7                                            |     0.080 |
|               addr0                                                |    <0.001 |
|               butterfly_direct                                     |     0.054 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |     0.001 |
|                 bus_convert                                        |     0.005 |
|                   conv1                                            |    <0.001 |
|                     convert                                        |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     convert                                        |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.001 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |     0.001 |
|                 delay0                                             |    <0.001 |
|                 mux                                                |     0.007 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.037 |
|                   bus_convert                                      |     0.007 |
|                     conv1                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     conv2                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.017 |
|                     dmisc                                          |     0.001 |
|                     mult1                                          |     0.016 |
|                       addsub_im                                    |     0.002 |
|                       addsub_re                                    |     0.001 |
|                       imim                                         |     0.003 |
|                       imre                                         |     0.003 |
|                       reim                                         |     0.003 |
|                       rere                                         |     0.004 |
|                   coeff_gen                                        |     0.012 |
|                     cosin                                          |     0.012 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |     0.000 |
|                         addsub5                                    |     0.000 |
|                           comp8.core_instance8                     |     0.000 |
|                             U0                                     |     0.000 |
|                               xst_addsub                           |     0.000 |
|                                 i_baseblox.i_baseblox_addsub       |     0.000 |
|                                   no_pipelining.the_addsub         |     0.000 |
|                                     i_lut6.i_lut6_addsub           |     0.000 |
|                       invert0                                      |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       invert1                                      |     0.004 |
|                         delay1                                     |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |    <0.001 |
|                         negate                                     |    <0.001 |
|                       rom                                          |     0.005 |
|                         comp5.core_instance5                       |     0.005 |
|                           U0                                       |     0.005 |
|                             inst_blk_mem_gen                       |     0.005 |
|                               gnbram.gnativebmg.native_blk_mem_gen |     0.005 |
|                                 valid.cstr                         |     0.005 |
|                                   ramloop[0].ram.r                 |     0.005 |
|                                     prim_init.ram                  |     0.005 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.010 |
|                 bram0                                              |     0.008 |
|                   comp7.core_instance7                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |     0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 rep_we                                             |    <0.001 |
|                   din0_0                                           |    <0.001 |
|               delay1                                               |     0.009 |
|                 bram0                                              |     0.008 |
|                   comp7.core_instance7                             |     0.008 |
|                     U0                                             |     0.008 |
|                       inst_blk_mem_gen                             |     0.008 |
|                         gnbram.gnativebmg.native_blk_mem_gen       |     0.008 |
|                           valid.cstr                               |     0.008 |
|                             ramloop[0].ram.r                       |     0.008 |
|                               prim_init.ram                        |     0.008 |
|                 ddin                                               |    <0.001 |
|                 rep_addr                                           |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|               din0                                                 |     0.001 |
|               din1                                                 |     0.002 |
|               dsync1                                               |    <0.001 |
|               dsync2                                               |    <0.001 |
|               mux0                                                 |     0.001 |
|               mux1                                                 |     0.002 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp10.core_instance10                           |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_8                                            |     0.063 |
|               butterfly_direct                                     |     0.056 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |     0.001 |
|                 bus_convert                                        |     0.006 |
|                   conv1                                            |     0.001 |
|                     convert                                        |     0.001 |
|                       adder                                        |     0.001 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                   conv2                                            |    <0.001 |
|                     convert                                        |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                   conv4                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.001 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |    <0.001 |
|                   addsub2                                          |    <0.001 |
|                 delay0                                             |    <0.001 |
|                 mux                                                |     0.007 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.039 |
|                   bus_convert                                      |     0.008 |
|                     conv1                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.002 |
|                           U0                                       |     0.002 |
|                             xst_addsub                             |     0.002 |
|                               i_baseblox.i_baseblox_addsub         |     0.002 |
|                                 no_pipelining.the_addsub           |     0.002 |
|                                   i_lut6.i_lut6_addsub             |     0.002 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     conv2                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.002 |
|                           U0                                       |     0.002 |
|                             xst_addsub                             |     0.002 |
|                               i_baseblox.i_baseblox_addsub         |     0.002 |
|                                 no_pipelining.the_addsub           |     0.002 |
|                                   i_lut6.i_lut6_addsub             |     0.002 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.017 |
|                     dmisc                                          |    <0.001 |
|                     mult1                                          |     0.016 |
|                       addsub_im                                    |     0.002 |
|                       addsub_re                                    |     0.001 |
|                       imim                                         |     0.003 |
|                       imre                                         |     0.003 |
|                       reim                                         |     0.003 |
|                       rere                                         |     0.004 |
|                   coeff_gen                                        |     0.014 |
|                     cosin                                          |     0.014 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |     0.000 |
|                         addsub5                                    |     0.000 |
|                           comp8.core_instance8                     |     0.000 |
|                             U0                                     |     0.000 |
|                               xst_addsub                           |     0.000 |
|                                 i_baseblox.i_baseblox_addsub       |     0.000 |
|                                   no_pipelining.the_addsub         |     0.000 |
|                                     i_lut6.i_lut6_addsub           |     0.000 |
|                       invert0                                      |     0.003 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |     0.001 |
|                         negate                                     |     0.001 |
|                       invert1                                      |     0.005 |
|                         delay1                                     |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |     0.001 |
|                         negate                                     |     0.001 |
|                       rom                                          |     0.006 |
|                         comp6.core_instance6                       |     0.006 |
|                           U0                                       |     0.006 |
|                             inst_blk_mem_gen                       |     0.006 |
|                               gnbram.gnativebmg.native_blk_mem_gen |     0.006 |
|                                 valid.cstr                         |     0.006 |
|                                   ramloop[0].ram.r                 |     0.006 |
|                                     prim_init.ram                  |     0.006 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.003 |
|                 del1                                               |     0.003 |
|               dsync1                                               |    <0.001 |
|               mux0                                                 |     0.002 |
|               mux1                                                 |     0.002 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp11.core_instance11                           |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             fft_stage_9                                            |     0.065 |
|               butterfly_direct                                     |     0.059 |
|                 bus_add                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |     0.001 |
|                 bus_convert                                        |     0.005 |
|                   conv1                                            |    <0.001 |
|                     convert                                        |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     convert                                        |    <0.001 |
|                       adder                                        |    <0.001 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv3                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                   conv4                                            |     0.002 |
|                     convert                                        |     0.002 |
|                       adder                                        |     0.002 |
|                         comp5.core_instance5                       |    <0.001 |
|                           U0                                       |    <0.001 |
|                             xst_addsub                             |    <0.001 |
|                               i_baseblox.i_baseblox_addsub         |    <0.001 |
|                                 no_pipelining.the_addsub           |    <0.001 |
|                                   i_lut6.i_lut6_addsub             |    <0.001 |
|                                     i_q.i_simple.qreg              |    <0.001 |
|                 bus_norm1                                          |     0.002 |
|                   conv1                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv2                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv3                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                   conv4                                            |    <0.001 |
|                     adder                                          |    <0.001 |
|                       comp6.core_instance6                         |    <0.001 |
|                         U0                                         |    <0.001 |
|                           xst_addsub                               |    <0.001 |
|                             i_baseblox.i_baseblox_addsub           |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                 bus_sub                                            |     0.002 |
|                   addsub1                                          |     0.001 |
|                   addsub2                                          |    <0.001 |
|                 delay0                                             |    <0.001 |
|                 mux                                                |     0.007 |
|                   mux0                                             |     0.002 |
|                   mux1                                             |     0.002 |
|                   mux2                                             |     0.002 |
|                   mux3                                             |     0.002 |
|                 shift_replicate                                    |    <0.001 |
|                   din0_0                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_1                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_2                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   din0_3                                           |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                 twiddle_x0                                         |     0.041 |
|                   bus_convert                                      |     0.007 |
|                     conv1                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.001 |
|                           U0                                       |     0.001 |
|                             xst_addsub                             |     0.001 |
|                               i_baseblox.i_baseblox_addsub         |     0.001 |
|                                 no_pipelining.the_addsub           |     0.001 |
|                                   i_lut6.i_lut6_addsub             |     0.001 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     conv2                                          |     0.003 |
|                       adder                                        |     0.003 |
|                         comp7.core_instance7                       |     0.002 |
|                           U0                                       |     0.002 |
|                             xst_addsub                             |     0.002 |
|                               i_baseblox.i_baseblox_addsub         |     0.002 |
|                                 no_pipelining.the_addsub           |     0.002 |
|                                   i_lut6.i_lut6_addsub             |     0.002 |
|                                     i_q.i_simple.qreg              |     0.001 |
|                     dmisc                                          |     0.002 |
|                   bus_mult                                         |     0.017 |
|                     dmisc                                          |    <0.001 |
|                     mult1                                          |     0.017 |
|                       addsub_im                                    |     0.002 |
|                       addsub_re                                    |     0.001 |
|                       imim                                         |     0.003 |
|                       imre                                         |     0.003 |
|                       reim                                         |     0.003 |
|                       rere                                         |     0.004 |
|                   coeff_gen                                        |     0.016 |
|                     cosin                                          |     0.016 |
|                       add_convert0                                 |    <0.001 |
|                         addsub5                                    |    <0.001 |
|                           comp8.core_instance8                     |    <0.001 |
|                             U0                                     |    <0.001 |
|                               xst_addsub                           |    <0.001 |
|                                 i_baseblox.i_baseblox_addsub       |    <0.001 |
|                                   no_pipelining.the_addsub         |    <0.001 |
|                                     i_lut6.i_lut6_addsub           |    <0.001 |
|                         convert2                                   |    <0.001 |
|                           convert                                  |    <0.001 |
|                             latency_lt_4.reg_out                   |    <0.001 |
|                               partial_one.last_srlc33e             |    <0.001 |
|                         delay13                                    |    <0.001 |
|                         delay14                                    |    <0.001 |
|                           srl_delay.synth_reg_srl_inst             |    <0.001 |
|                             partial_one.last_srlc33e               |    <0.001 |
|                       add_convert1                                 |     0.000 |
|                         addsub5                                    |     0.000 |
|                           comp8.core_instance8                     |     0.000 |
|                             U0                                     |     0.000 |
|                               xst_addsub                           |     0.000 |
|                                 i_baseblox.i_baseblox_addsub       |     0.000 |
|                                   no_pipelining.the_addsub         |     0.000 |
|                                     i_lut6.i_lut6_addsub           |     0.000 |
|                       invert0                                      |     0.003 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |     0.001 |
|                         negate                                     |     0.001 |
|                       invert1                                      |     0.006 |
|                         delay1                                     |     0.002 |
|                         delay20                                    |    <0.001 |
|                         delay21                                    |    <0.001 |
|                         mux                                        |     0.001 |
|                         negate                                     |     0.001 |
|                       rom                                          |     0.006 |
|                         comp7.core_instance7                       |     0.006 |
|                           U0                                       |     0.006 |
|                             inst_blk_mem_gen                       |     0.006 |
|                               gnbram.gnativebmg.native_blk_mem_gen |     0.006 |
|                                 valid.cstr                         |     0.006 |
|                                   ramloop[0].ram.r                 |     0.006 |
|                                     prim_init.ram                  |     0.006 |
|                     counter                                        |    <0.001 |
|               counter                                              |    <0.001 |
|               delay0                                               |     0.002 |
|                 del1                                               |     0.002 |
|               dsync1                                               |    <0.001 |
|               mux0                                                 |     0.002 |
|               mux1                                                 |     0.002 |
|               sync_delay_x3                                        |    <0.001 |
|                 counter                                            |    <0.001 |
|                   comp4.core_instance4                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       i_synth                                      |    <0.001 |
|                         i_baseblox.i_baseblox_counter              |    <0.001 |
|                           the_addsub                               |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|         fft_direct                                                 |     0.278 |
|           butterfly0_0                                             |     0.132 |
|             bus_add                                                |     0.004 |
|               addsub1                                              |    <0.001 |
|               addsub2                                              |    <0.001 |
|               addsub3                                              |     0.001 |
|               addsub4                                              |    <0.001 |
|             bus_convert                                            |     0.012 |
|               conv1                                                |     0.001 |
|                 convert                                            |     0.001 |
|                   adder                                            |     0.001 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv2                                                |     0.001 |
|                 convert                                            |     0.001 |
|                   adder                                            |     0.001 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv3                                                |     0.002 |
|                 convert                                            |     0.002 |
|                   adder                                            |     0.002 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv4                                                |     0.002 |
|                 convert                                            |     0.002 |
|                   adder                                            |     0.002 |
|                     comp5.core_instance5                           |     0.001 |
|                       U0                                           |     0.001 |
|                         xst_addsub                                 |     0.001 |
|                           i_baseblox.i_baseblox_addsub             |     0.001 |
|                             no_pipelining.the_addsub               |     0.001 |
|                               i_lut6.i_lut6_addsub                 |     0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv5                                                |     0.001 |
|                 convert                                            |     0.001 |
|                   adder                                            |     0.001 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv6                                                |     0.001 |
|                 convert                                            |     0.001 |
|                   adder                                            |     0.001 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv7                                                |     0.001 |
|                 convert                                            |     0.001 |
|                   adder                                            |     0.001 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv8                                                |     0.001 |
|                 convert                                            |     0.001 |
|                   adder                                            |     0.001 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             bus_norm1                                              |     0.003 |
|               conv1                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv2                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv3                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv4                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv5                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv6                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv7                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv8                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|             bus_sub                                                |     0.004 |
|               addsub1                                              |    <0.001 |
|               addsub2                                              |    <0.001 |
|               addsub3                                              |     0.001 |
|               addsub4                                              |     0.001 |
|             delay0                                                 |    <0.001 |
|             mux                                                    |     0.014 |
|               mux0                                                 |     0.002 |
|               mux1                                                 |     0.002 |
|               mux2                                                 |     0.002 |
|               mux3                                                 |     0.002 |
|               mux4                                                 |     0.002 |
|               mux5                                                 |     0.002 |
|               mux6                                                 |     0.002 |
|               mux7                                                 |     0.002 |
|             shift_replicate                                        |    <0.001 |
|               din0_0                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_1                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_2                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_3                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_4                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_5                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_6                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_7                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|             twiddle_x0                                             |     0.096 |
|               bus_convert                                          |     0.015 |
|                 conv1                                              |     0.003 |
|                   adder                                            |     0.003 |
|                     comp7.core_instance7                           |     0.001 |
|                       U0                                           |     0.001 |
|                         xst_addsub                                 |     0.001 |
|                           i_baseblox.i_baseblox_addsub             |     0.001 |
|                             no_pipelining.the_addsub               |     0.001 |
|                               i_lut6.i_lut6_addsub                 |     0.001 |
|                                 i_q.i_simple.qreg                  |     0.001 |
|                 conv2                                              |     0.003 |
|                   adder                                            |     0.003 |
|                     comp7.core_instance7                           |     0.002 |
|                       U0                                           |     0.002 |
|                         xst_addsub                                 |     0.002 |
|                           i_baseblox.i_baseblox_addsub             |     0.002 |
|                             no_pipelining.the_addsub               |     0.002 |
|                               i_lut6.i_lut6_addsub                 |     0.002 |
|                                 i_q.i_simple.qreg                  |     0.001 |
|                 conv3                                              |     0.003 |
|                   adder                                            |     0.003 |
|                     comp7.core_instance7                           |     0.002 |
|                       U0                                           |     0.002 |
|                         xst_addsub                                 |     0.002 |
|                           i_baseblox.i_baseblox_addsub             |     0.002 |
|                             no_pipelining.the_addsub               |     0.002 |
|                               i_lut6.i_lut6_addsub                 |     0.002 |
|                                 i_q.i_simple.qreg                  |     0.001 |
|                 conv4                                              |     0.003 |
|                   adder                                            |     0.003 |
|                     comp7.core_instance7                           |     0.002 |
|                       U0                                           |     0.002 |
|                         xst_addsub                                 |     0.002 |
|                           i_baseblox.i_baseblox_addsub             |     0.002 |
|                             no_pipelining.the_addsub               |     0.002 |
|                               i_lut6.i_lut6_addsub                 |     0.002 |
|                                 i_q.i_simple.qreg                  |     0.001 |
|                 dmisc                                              |     0.003 |
|               bus_mult                                             |     0.042 |
|                 dmisc                                              |     0.002 |
|                 mult1                                              |     0.017 |
|                   addsub_im                                        |     0.002 |
|                   addsub_re                                        |     0.002 |
|                   imim                                             |     0.003 |
|                   imre                                             |     0.003 |
|                   reim                                             |     0.003 |
|                   rere                                             |     0.004 |
|                 mult2                                              |     0.017 |
|                   addsub_im                                        |     0.002 |
|                   addsub_re                                        |     0.002 |
|                   imim                                             |     0.003 |
|                   imre                                             |     0.003 |
|                   reim                                             |     0.003 |
|                   rere                                             |     0.004 |
|                 repa                                               |     0.003 |
|                   din0_0                                           |     0.003 |
|                     srl_delay.synth_reg_srl_inst                   |     0.003 |
|                       partial_one.last_srlc33e                     |     0.003 |
|                 repb                                               |     0.003 |
|                   din0_0                                           |     0.003 |
|                     srl_delay.synth_reg_srl_inst                   |     0.003 |
|                       partial_one.last_srlc33e                     |     0.003 |
|               coeff_gen                                            |     0.038 |
|                 feedback_osc                                       |     0.038 |
|                   cmult                                            |     0.021 |
|                     addsub_im                                      |     0.003 |
|                     addsub_re                                      |     0.002 |
|                     b_replicate                                    |    <0.001 |
|                       din0_0                                       |    <0.001 |
|                         srl_delay.synth_reg_srl_inst               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                       din0_1                                       |    <0.001 |
|                         srl_delay.synth_reg_srl_inst               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     convert_im                                     |    <0.001 |
|                       convert                                      |    <0.001 |
|                         latency_lt_4.reg_out                       |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     convert_re                                     |     0.001 |
|                       convert                                      |     0.001 |
|                         latency_lt_4.reg_out                       |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     imim                                           |     0.003 |
|                     imre                                           |     0.003 |
|                     reim                                           |     0.003 |
|                     rere                                           |     0.004 |
|                   count                                            |    <0.001 |
|                     comp2.core_instance2                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         i_synth                                    |    <0.001 |
|                           i_baseblox.i_baseblox_counter            |    <0.001 |
|                             the_addsub                             |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                                   i_q.i_simple.qreg                |    <0.001 |
|                   dcoeffs                                          |    <0.001 |
|                   dconcat                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   den0                                             |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   dmisc                                            |     0.002 |
|                   doffset0                                         |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   doffset1                                         |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   dselect                                          |    <0.001 |
|                   outmux                                           |     0.003 |
|                     mux0                                           |     0.002 |
|                     mux1                                           |     0.001 |
|                   reference_values                                 |     0.004 |
|                     comp8.core_instance8                           |     0.004 |
|                       U0                                           |     0.004 |
|                         inst_blk_mem_gen                           |     0.004 |
|                           gnbram.gnativebmg.native_blk_mem_gen     |     0.004 |
|                             valid.cstr                             |     0.004 |
|                               ramloop[0].ram.r                     |     0.004 |
|                                 prim_init.ram                      |     0.004 |
|                   sel_replicate                                    |    <0.001 |
|                     din0_0                                         |    <0.001 |
|                       srl_delay.synth_reg_srl_inst                 |    <0.001 |
|                         partial_one.last_srlc33e                   |    <0.001 |
|                     din0_1                                         |    <0.001 |
|                       srl_delay.synth_reg_srl_inst                 |    <0.001 |
|                         partial_one.last_srlc33e                   |    <0.001 |
|                   select_x0                                        |    <0.001 |
|                   working_values                                   |     0.005 |
|                     comp3.core_instance3                           |     0.003 |
|                       U0                                           |     0.003 |
|                         synth_options.dist_mem_inst                |     0.003 |
|                           gen_dp_ram.dpram_inst                    |     0.003 |
|                             ram_reg_0_15_0_0                       |    <0.001 |
|                             ram_reg_0_15_10_10                     |    <0.001 |
|                             ram_reg_0_15_11_11                     |    <0.001 |
|                             ram_reg_0_15_12_12                     |    <0.001 |
|                             ram_reg_0_15_13_13                     |    <0.001 |
|                             ram_reg_0_15_14_14                     |    <0.001 |
|                             ram_reg_0_15_15_15                     |    <0.001 |
|                             ram_reg_0_15_16_16                     |    <0.001 |
|                             ram_reg_0_15_17_17                     |    <0.001 |
|                             ram_reg_0_15_18_18                     |    <0.001 |
|                             ram_reg_0_15_19_19                     |    <0.001 |
|                             ram_reg_0_15_1_1                       |    <0.001 |
|                             ram_reg_0_15_20_20                     |    <0.001 |
|                             ram_reg_0_15_21_21                     |    <0.001 |
|                             ram_reg_0_15_22_22                     |    <0.001 |
|                             ram_reg_0_15_23_23                     |    <0.001 |
|                             ram_reg_0_15_24_24                     |    <0.001 |
|                             ram_reg_0_15_25_25                     |    <0.001 |
|                             ram_reg_0_15_26_26                     |    <0.001 |
|                             ram_reg_0_15_27_27                     |    <0.001 |
|                             ram_reg_0_15_28_28                     |    <0.001 |
|                             ram_reg_0_15_29_29                     |    <0.001 |
|                             ram_reg_0_15_2_2                       |    <0.001 |
|                             ram_reg_0_15_30_30                     |    <0.001 |
|                             ram_reg_0_15_31_31                     |    <0.001 |
|                             ram_reg_0_15_32_32                     |    <0.001 |
|                             ram_reg_0_15_33_33                     |    <0.001 |
|                             ram_reg_0_15_34_34                     |    <0.001 |
|                             ram_reg_0_15_35_35                     |    <0.001 |
|                             ram_reg_0_15_3_3                       |    <0.001 |
|                             ram_reg_0_15_4_4                       |    <0.001 |
|                             ram_reg_0_15_5_5                       |    <0.001 |
|                             ram_reg_0_15_6_6                       |    <0.001 |
|                             ram_reg_0_15_7_7                       |    <0.001 |
|                             ram_reg_0_15_8_8                       |    <0.001 |
|                             ram_reg_0_15_9_9                       |    <0.001 |
|                     registered_dpram.output_regb                   |     0.002 |
|                       partial_one.last_srlc33e                     |     0.002 |
|           butterfly1_0                                             |     0.075 |
|             bus_add                                                |     0.002 |
|               addsub1                                              |    <0.001 |
|               addsub2                                              |     0.001 |
|             bus_convert                                            |     0.007 |
|               conv1                                                |     0.003 |
|                 convert                                            |     0.003 |
|                   adder                                            |     0.003 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv2                                                |     0.003 |
|                 convert                                            |     0.003 |
|                   adder                                            |     0.003 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             bus_norm1                                              |    <0.001 |
|               conv1                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv2                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|             delay0                                                 |    <0.001 |
|             mux                                                    |     0.003 |
|               mux0                                                 |     0.002 |
|               mux1                                                 |     0.002 |
|             shift_replicate                                        |    <0.001 |
|               din0_0                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_1                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|             twiddle_x0                                             |     0.062 |
|               bus_convert                                          |     0.004 |
|                 conv1                                              |     0.002 |
|                   adder                                            |     0.002 |
|                     comp7.core_instance7                           |     0.001 |
|                       U0                                           |     0.001 |
|                         xst_addsub                                 |     0.001 |
|                           i_baseblox.i_baseblox_addsub             |     0.001 |
|                             no_pipelining.the_addsub               |     0.001 |
|                               i_lut6.i_lut6_addsub                 |     0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv2                                              |     0.002 |
|                   adder                                            |     0.002 |
|                     comp7.core_instance7                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 dmisc                                              |    <0.001 |
|               bus_mult                                             |     0.016 |
|                 dmisc                                              |     0.001 |
|                 mult1                                              |     0.015 |
|                   addsub_im                                        |     0.002 |
|                   addsub_re                                        |     0.001 |
|                   imim                                             |     0.003 |
|                   imre                                             |     0.003 |
|                   reim                                             |     0.002 |
|                   rere                                             |     0.003 |
|               coeff_gen                                            |     0.042 |
|                 feedback_osc                                       |     0.042 |
|                   cmult                                            |     0.022 |
|                     addsub_im                                      |     0.003 |
|                     addsub_re                                      |     0.002 |
|                     b_replicate                                    |    <0.001 |
|                       din0_0                                       |    <0.001 |
|                         srl_delay.synth_reg_srl_inst               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                       din0_1                                       |    <0.001 |
|                         srl_delay.synth_reg_srl_inst               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     convert_im                                     |     0.001 |
|                       convert                                      |     0.001 |
|                         latency_lt_4.reg_out                       |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     convert_re                                     |     0.002 |
|                       convert                                      |     0.002 |
|                         latency_lt_4.reg_out                       |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     imim                                           |     0.003 |
|                     imre                                           |     0.004 |
|                     reim                                           |     0.003 |
|                     rere                                           |     0.004 |
|                   count                                            |    <0.001 |
|                     comp2.core_instance2                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         i_synth                                    |    <0.001 |
|                           i_baseblox.i_baseblox_counter            |    <0.001 |
|                             the_addsub                             |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                                   i_q.i_simple.qreg                |    <0.001 |
|                   dcoeffs                                          |     0.002 |
|                   dconcat                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   den0                                             |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   dmisc                                            |     0.004 |
|                   doffset0                                         |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   doffset1                                         |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   dselect                                          |    <0.001 |
|                   outmux                                           |     0.003 |
|                     mux0                                           |     0.002 |
|                     mux1                                           |     0.001 |
|                   reference_values                                 |     0.004 |
|                     comp9.core_instance9                           |     0.004 |
|                       U0                                           |     0.004 |
|                         inst_blk_mem_gen                           |     0.004 |
|                           gnbram.gnativebmg.native_blk_mem_gen     |     0.004 |
|                             valid.cstr                             |     0.004 |
|                               ramloop[0].ram.r                     |     0.004 |
|                                 prim_init.ram                      |     0.004 |
|                   sel_replicate                                    |    <0.001 |
|                     din0_0                                         |    <0.001 |
|                       srl_delay.synth_reg_srl_inst                 |    <0.001 |
|                         partial_one.last_srlc33e                   |    <0.001 |
|                     din0_1                                         |    <0.001 |
|                       srl_delay.synth_reg_srl_inst                 |    <0.001 |
|                         partial_one.last_srlc33e                   |    <0.001 |
|                   select_x0                                        |    <0.001 |
|                   working_values                                   |     0.006 |
|                     comp3.core_instance3                           |     0.003 |
|                       U0                                           |     0.003 |
|                         synth_options.dist_mem_inst                |     0.003 |
|                           gen_dp_ram.dpram_inst                    |     0.003 |
|                             ram_reg_0_15_0_0                       |    <0.001 |
|                             ram_reg_0_15_10_10                     |    <0.001 |
|                             ram_reg_0_15_11_11                     |    <0.001 |
|                             ram_reg_0_15_12_12                     |    <0.001 |
|                             ram_reg_0_15_13_13                     |    <0.001 |
|                             ram_reg_0_15_14_14                     |    <0.001 |
|                             ram_reg_0_15_15_15                     |    <0.001 |
|                             ram_reg_0_15_16_16                     |    <0.001 |
|                             ram_reg_0_15_17_17                     |    <0.001 |
|                             ram_reg_0_15_18_18                     |    <0.001 |
|                             ram_reg_0_15_19_19                     |    <0.001 |
|                             ram_reg_0_15_1_1                       |    <0.001 |
|                             ram_reg_0_15_20_20                     |    <0.001 |
|                             ram_reg_0_15_21_21                     |    <0.001 |
|                             ram_reg_0_15_22_22                     |    <0.001 |
|                             ram_reg_0_15_23_23                     |    <0.001 |
|                             ram_reg_0_15_24_24                     |    <0.001 |
|                             ram_reg_0_15_25_25                     |    <0.001 |
|                             ram_reg_0_15_26_26                     |    <0.001 |
|                             ram_reg_0_15_27_27                     |    <0.001 |
|                             ram_reg_0_15_28_28                     |    <0.001 |
|                             ram_reg_0_15_29_29                     |    <0.001 |
|                             ram_reg_0_15_2_2                       |    <0.001 |
|                             ram_reg_0_15_30_30                     |    <0.001 |
|                             ram_reg_0_15_31_31                     |    <0.001 |
|                             ram_reg_0_15_32_32                     |    <0.001 |
|                             ram_reg_0_15_33_33                     |    <0.001 |
|                             ram_reg_0_15_34_34                     |    <0.001 |
|                             ram_reg_0_15_35_35                     |    <0.001 |
|                             ram_reg_0_15_3_3                       |    <0.001 |
|                             ram_reg_0_15_4_4                       |    <0.001 |
|                             ram_reg_0_15_5_5                       |    <0.001 |
|                             ram_reg_0_15_6_6                       |    <0.001 |
|                             ram_reg_0_15_7_7                       |    <0.001 |
|                             ram_reg_0_15_8_8                       |    <0.001 |
|                             ram_reg_0_15_9_9                       |    <0.001 |
|                     registered_dpram.output_regb                   |     0.003 |
|                       partial_one.last_srlc33e                     |     0.003 |
|           butterfly1_1                                             |     0.071 |
|             bus_add                                                |     0.002 |
|               addsub1                                              |    <0.001 |
|               addsub2                                              |    <0.001 |
|             bus_convert                                            |     0.003 |
|               conv1                                                |     0.001 |
|                 convert                                            |     0.001 |
|                   adder                                            |     0.001 |
|                     comp5.core_instance5                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         xst_addsub                                 |    <0.001 |
|                           i_baseblox.i_baseblox_addsub             |    <0.001 |
|                             no_pipelining.the_addsub               |    <0.001 |
|                               i_lut6.i_lut6_addsub                 |    <0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|               conv2                                                |     0.002 |
|                 convert                                            |     0.002 |
|                   adder                                            |     0.002 |
|                     comp5.core_instance5                           |     0.001 |
|                       U0                                           |     0.001 |
|                         xst_addsub                                 |     0.001 |
|                           i_baseblox.i_baseblox_addsub             |     0.001 |
|                             no_pipelining.the_addsub               |     0.001 |
|                               i_lut6.i_lut6_addsub                 |     0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|             bus_norm1                                              |    <0.001 |
|               conv1                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|               conv2                                                |    <0.001 |
|                 adder                                              |    <0.001 |
|                   comp6.core_instance6                             |    <0.001 |
|                     U0                                             |    <0.001 |
|                       xst_addsub                                   |    <0.001 |
|                         i_baseblox.i_baseblox_addsub               |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|             mux                                                    |     0.003 |
|               mux0                                                 |     0.002 |
|               mux1                                                 |     0.002 |
|             shift_replicate                                        |    <0.001 |
|               din0_0                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_1                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|             twiddle_x0                                             |     0.062 |
|               bus_convert                                          |     0.004 |
|                 conv1                                              |     0.002 |
|                   adder                                            |     0.002 |
|                     comp7.core_instance7                           |     0.001 |
|                       U0                                           |     0.001 |
|                         xst_addsub                                 |     0.001 |
|                           i_baseblox.i_baseblox_addsub             |     0.001 |
|                             no_pipelining.the_addsub               |     0.001 |
|                               i_lut6.i_lut6_addsub                 |     0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 conv2                                              |     0.002 |
|                   adder                                            |     0.002 |
|                     comp7.core_instance7                           |     0.001 |
|                       U0                                           |     0.001 |
|                         xst_addsub                                 |     0.001 |
|                           i_baseblox.i_baseblox_addsub             |     0.001 |
|                             no_pipelining.the_addsub               |     0.001 |
|                               i_lut6.i_lut6_addsub                 |     0.001 |
|                                 i_q.i_simple.qreg                  |    <0.001 |
|                 dmisc                                              |    <0.001 |
|               bus_mult                                             |     0.016 |
|                 dmisc                                              |     0.001 |
|                 mult1                                              |     0.015 |
|                   addsub_im                                        |     0.002 |
|                   addsub_re                                        |     0.001 |
|                   imim                                             |     0.003 |
|                   imre                                             |     0.003 |
|                   reim                                             |     0.002 |
|                   rere                                             |     0.003 |
|               coeff_gen                                            |     0.042 |
|                 feedback_osc                                       |     0.042 |
|                   cmult                                            |     0.022 |
|                     addsub_im                                      |     0.003 |
|                     addsub_re                                      |     0.002 |
|                     b_replicate                                    |    <0.001 |
|                       din0_0                                       |    <0.001 |
|                         srl_delay.synth_reg_srl_inst               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                       din0_1                                       |    <0.001 |
|                         srl_delay.synth_reg_srl_inst               |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     convert_im                                     |     0.001 |
|                       convert                                      |     0.001 |
|                         latency_lt_4.reg_out                       |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     convert_re                                     |     0.001 |
|                       convert                                      |     0.001 |
|                         latency_lt_4.reg_out                       |    <0.001 |
|                           partial_one.last_srlc33e                 |    <0.001 |
|                     imim                                           |     0.003 |
|                     imre                                           |     0.003 |
|                     reim                                           |     0.003 |
|                     rere                                           |     0.004 |
|                   count                                            |    <0.001 |
|                     comp2.core_instance2                           |    <0.001 |
|                       U0                                           |    <0.001 |
|                         i_synth                                    |    <0.001 |
|                           i_baseblox.i_baseblox_counter            |    <0.001 |
|                             the_addsub                             |    <0.001 |
|                               no_pipelining.the_addsub             |    <0.001 |
|                                 i_lut6.i_lut6_addsub               |    <0.001 |
|                                   i_q.i_simple.qreg                |    <0.001 |
|                   dcoeffs                                          |     0.002 |
|                   dconcat                                          |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   den0                                             |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   dmisc                                            |     0.004 |
|                   doffset0                                         |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   doffset1                                         |    <0.001 |
|                     srl_delay.synth_reg_srl_inst                   |    <0.001 |
|                       partial_one.last_srlc33e                     |    <0.001 |
|                   dselect                                          |    <0.001 |
|                   outmux                                           |     0.003 |
|                     mux0                                           |     0.002 |
|                     mux1                                           |     0.001 |
|                   reference_values                                 |     0.004 |
|                     comp10.core_instance10                         |     0.004 |
|                       U0                                           |     0.004 |
|                         inst_blk_mem_gen                           |     0.004 |
|                           gnbram.gnativebmg.native_blk_mem_gen     |     0.004 |
|                             valid.cstr                             |     0.004 |
|                               ramloop[0].ram.r                     |     0.004 |
|                                 prim_init.ram                      |     0.004 |
|                   sel_replicate                                    |    <0.001 |
|                     din0_0                                         |    <0.001 |
|                       srl_delay.synth_reg_srl_inst                 |    <0.001 |
|                         partial_one.last_srlc33e                   |    <0.001 |
|                     din0_1                                         |    <0.001 |
|                       srl_delay.synth_reg_srl_inst                 |    <0.001 |
|                         partial_one.last_srlc33e                   |    <0.001 |
|                   select_x0                                        |    <0.001 |
|                   working_values                                   |     0.005 |
|                     comp3.core_instance3                           |     0.003 |
|                       U0                                           |     0.003 |
|                         synth_options.dist_mem_inst                |     0.003 |
|                           gen_dp_ram.dpram_inst                    |     0.003 |
|                             ram_reg_0_15_0_0                       |    <0.001 |
|                             ram_reg_0_15_10_10                     |    <0.001 |
|                             ram_reg_0_15_11_11                     |    <0.001 |
|                             ram_reg_0_15_12_12                     |    <0.001 |
|                             ram_reg_0_15_13_13                     |    <0.001 |
|                             ram_reg_0_15_14_14                     |    <0.001 |
|                             ram_reg_0_15_15_15                     |    <0.001 |
|                             ram_reg_0_15_16_16                     |    <0.001 |
|                             ram_reg_0_15_17_17                     |    <0.001 |
|                             ram_reg_0_15_18_18                     |    <0.001 |
|                             ram_reg_0_15_19_19                     |    <0.001 |
|                             ram_reg_0_15_1_1                       |    <0.001 |
|                             ram_reg_0_15_20_20                     |    <0.001 |
|                             ram_reg_0_15_21_21                     |    <0.001 |
|                             ram_reg_0_15_22_22                     |    <0.001 |
|                             ram_reg_0_15_23_23                     |    <0.001 |
|                             ram_reg_0_15_24_24                     |    <0.001 |
|                             ram_reg_0_15_25_25                     |    <0.001 |
|                             ram_reg_0_15_26_26                     |    <0.001 |
|                             ram_reg_0_15_27_27                     |    <0.001 |
|                             ram_reg_0_15_28_28                     |    <0.001 |
|                             ram_reg_0_15_29_29                     |    <0.001 |
|                             ram_reg_0_15_2_2                       |    <0.001 |
|                             ram_reg_0_15_30_30                     |    <0.001 |
|                             ram_reg_0_15_31_31                     |    <0.001 |
|                             ram_reg_0_15_32_32                     |    <0.001 |
|                             ram_reg_0_15_33_33                     |    <0.001 |
|                             ram_reg_0_15_34_34                     |    <0.001 |
|                             ram_reg_0_15_35_35                     |    <0.001 |
|                             ram_reg_0_15_3_3                       |    <0.001 |
|                             ram_reg_0_15_4_4                       |    <0.001 |
|                             ram_reg_0_15_5_5                       |    <0.001 |
|                             ram_reg_0_15_6_6                       |    <0.001 |
|                             ram_reg_0_15_7_7                       |    <0.001 |
|                             ram_reg_0_15_8_8                       |    <0.001 |
|                             ram_reg_0_15_9_9                       |    <0.001 |
|                     registered_dpram.output_regb                   |     0.002 |
|                       partial_one.last_srlc33e                     |     0.002 |
|         fft_unscrambler                                            |     0.036 |
|           reorder                                                  |     0.034 |
|             addr_replicate                                         |    <0.001 |
|               din0_0                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_1                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|             buf0                                                   |     0.012 |
|               bram0                                                |     0.005 |
|                 comp8.core_instance8                               |     0.005 |
|                   U0                                               |     0.005 |
|                     inst_blk_mem_gen                               |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.005 |
|                         valid.cstr                                 |     0.005 |
|                           ramloop[0].ram.r                         |     0.005 |
|                             prim_init.ram                          |     0.005 |
|               bram1                                                |     0.005 |
|                 comp8.core_instance8                               |     0.005 |
|                   U0                                               |     0.005 |
|                     inst_blk_mem_gen                               |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.005 |
|                         valid.cstr                                 |     0.005 |
|                           ramloop[0].ram.r                         |     0.005 |
|                             prim_init.ram                          |     0.005 |
|               ddin                                                 |     0.002 |
|               rep_addr                                             |    <0.001 |
|                 din0_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_0                                             |    <0.001 |
|                 din2_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din2_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|               rep_we                                               |    <0.001 |
|                 din0_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_0                                             |    <0.001 |
|                 din2_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din2_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|             buf1                                                   |     0.012 |
|               bram0                                                |     0.005 |
|                 comp8.core_instance8                               |     0.005 |
|                   U0                                               |     0.005 |
|                     inst_blk_mem_gen                               |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.005 |
|                         valid.cstr                                 |     0.005 |
|                           ramloop[0].ram.r                         |     0.005 |
|                             prim_init.ram                          |     0.005 |
|               bram1                                                |     0.005 |
|                 comp8.core_instance8                               |     0.005 |
|                   U0                                               |     0.005 |
|                     inst_blk_mem_gen                               |     0.005 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.005 |
|                         valid.cstr                                 |     0.005 |
|                           ramloop[0].ram.r                         |     0.005 |
|                             prim_init.ram                          |     0.005 |
|               ddin                                                 |     0.002 |
|               rep_addr                                             |    <0.001 |
|                 din0_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_0                                             |    <0.001 |
|                 din2_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din2_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|               rep_we                                               |    <0.001 |
|                 din0_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din1_0                                             |    <0.001 |
|                 din2_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|                 din2_1                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|             counter                                                |    <0.001 |
|               comp2.core_instance2                                 |    <0.001 |
|                 U0                                                 |    <0.001 |
|                   i_synth                                          |    <0.001 |
|                     i_baseblox.i_baseblox_counter                  |    <0.001 |
|                       the_addsub                                   |    <0.001 |
|                         no_pipelining.the_addsub                   |    <0.001 |
|                           i_lut6.i_lut6_addsub                     |    <0.001 |
|                             i_q.i_simple.qreg                      |    <0.001 |
|             current_map                                            |     0.005 |
|               bram0                                                |     0.004 |
|                 comp0.core_instance0                               |     0.004 |
|                   U0                                               |     0.004 |
|                     inst_blk_mem_gen                               |     0.004 |
|                       gnbram.gnativebmg.native_blk_mem_gen         |     0.004 |
|                         valid.cstr                                 |     0.004 |
|                           ramloop[0].ram.r                         |     0.004 |
|                             prim_init.ram                          |     0.004 |
|               rep_addra                                            |    <0.001 |
|                 din2_0                                             |    <0.001 |
|                 din3_0                                             |    <0.001 |
|               rep_wea                                              |    <0.001 |
|                 din2_0                                             |    <0.001 |
|                 din3_0                                             |    <0.001 |
|                   srl_delay.synth_reg_srl_inst                     |    <0.001 |
|                     partial_one.last_srlc33e                       |    <0.001 |
|             daddr0                                                 |    <0.001 |
|             daddr1                                                 |    <0.001 |
|             delay_we0                                              |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|             delay_we2                                              |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|             den                                                    |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|             dmap_src                                               |    <0.001 |
|             dnew_map                                               |    <0.001 |
|             dsync                                                  |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|             edge_detect                                            |    <0.001 |
|               delay                                                |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|             map_mod                                                |     0.003 |
|               comp11.core_instance11                               |     0.003 |
|                 U0                                                 |     0.003 |
|                   inst_blk_mem_gen                                 |     0.003 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |     0.003 |
|                       valid.cstr                                   |     0.003 |
|                         ramloop[0].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|             map_mux                                                |    <0.001 |
|             map_src                                                |    <0.001 |
|               synth_reg_inst                                       |    <0.001 |
|                 latency_gt_0.fd_array[1].reg_comp                  |    <0.001 |
|             or_x0                                                  |    <0.001 |
|             pre_sync_delay                                         |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|             sync_delay_en_x1                                       |    <0.001 |
|               counter                                              |    <0.001 |
|                 comp12.core_instance12                             |    <0.001 |
|                   U0                                               |    <0.001 |
|                     i_synth                                        |    <0.001 |
|                       i_baseblox.i_baseblox_counter                |    <0.001 |
|                         the_addsub                                 |    <0.001 |
|                           no_pipelining.the_addsub                 |    <0.001 |
|                             i_lut6.i_lut6_addsub                   |    <0.001 |
|                               i_q.i_simple.qreg                    |    <0.001 |
|             we_replicate                                           |    <0.001 |
|               din0_0                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|               din0_1                                               |    <0.001 |
|                 srl_delay.synth_reg_srl_inst                       |    <0.001 |
|                   partial_one.last_srlc33e                         |    <0.001 |
|           square_transposer                                        |     0.001 |
|             barrel_switcher                                        |    <0.001 |
|               delay_sync                                           |    <0.001 |
|             counter                                                |    <0.001 |
|             df1                                                    |     0.001 |
|               dly                                                  |     0.001 |
|             dsync                                                  |    <0.001 |
|               dly                                                  |    <0.001 |
|       led0_sync                                                    |    <0.001 |
|         convert                                                    |    <0.001 |
|           latency_test.reg                                         |    <0.001 |
|             partial_one.last_srlc33e                               |    <0.001 |
|       led1_new_acc                                                 |    <0.001 |
|         convert                                                    |    <0.001 |
|           latency_test.reg                                         |    <0.001 |
|             partial_one.last_srlc33e                               |    <0.001 |
|       pfb_fir_real                                                 |     0.146 |
|         adder_1_1                                                  |     0.002 |
|           addr1                                                    |     0.002 |
|         adder_1_2                                                  |     0.002 |
|           addr1                                                    |     0.002 |
|         adder_2_1                                                  |     0.001 |
|           addr1                                                    |     0.001 |
|         adder_2_2                                                  |     0.002 |
|           addr1                                                    |     0.002 |
|         convert_1_1                                                |    <0.001 |
|           convert                                                  |    <0.001 |
|             latency_lt_4.reg_out                                   |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|         convert_1_2                                                |     0.001 |
|           convert                                                  |     0.001 |
|             latency_lt_4.reg_out                                   |     0.001 |
|               partial_one.last_srlc33e                             |     0.001 |
|         convert_2_1                                                |     0.001 |
|           convert                                                  |     0.001 |
|             latency_lt_4.reg_out                                   |     0.001 |
|               partial_one.last_srlc33e                             |     0.001 |
|         convert_2_2                                                |    <0.001 |
|           convert                                                  |    <0.001 |
|             latency_lt_4.reg_out                                   |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|         pol1_in1_coeffs                                            |     0.021 |
|           counter                                                  |    <0.001 |
|             comp13.core_instance13                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           delay1                                                   |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay1                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay2                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           rom1                                                     |     0.010 |
|             comp12.core_instance12                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|           rom2                                                     |     0.010 |
|             comp13.core_instance13                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|         pol1_in1_first_tap                                         |     0.010 |
|           delay_bram                                               |     0.007 |
|             counter                                                |    <0.001 |
|             ram                                                    |     0.007 |
|               comp9.core_instance9                                 |     0.007 |
|                 U0                                                 |     0.007 |
|                   inst_blk_mem_gen                                 |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |     0.007 |
|                       valid.cstr                                   |     0.007 |
|                         has_mux_a.A                                |    <0.001 |
|                         ramloop[0].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|                         ramloop[1].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|           mult                                                     |     0.003 |
|         pol1_in1_last_tap                                          |     0.003 |
|           mult                                                     |     0.003 |
|         pol1_in2_coeffs                                            |     0.021 |
|           counter                                                  |    <0.001 |
|             comp13.core_instance13                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           delay1                                                   |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay1                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay2                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           rom1                                                     |     0.010 |
|             comp14.core_instance14                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|           rom2                                                     |     0.010 |
|             comp15.core_instance15                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|         pol1_in2_first_tap                                         |     0.010 |
|           delay_bram                                               |     0.007 |
|             counter                                                |    <0.001 |
|             ram                                                    |     0.007 |
|               comp9.core_instance9                                 |     0.007 |
|                 U0                                                 |     0.007 |
|                   inst_blk_mem_gen                                 |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |     0.007 |
|                       valid.cstr                                   |     0.007 |
|                         has_mux_a.A                                |    <0.001 |
|                         ramloop[0].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|                         ramloop[1].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|           mult                                                     |     0.003 |
|         pol1_in2_last_tap                                          |     0.003 |
|           mult                                                     |     0.003 |
|         pol2_in1_coeffs                                            |     0.021 |
|           counter                                                  |    <0.001 |
|             comp13.core_instance13                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           delay1                                                   |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay1                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay2                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           rom1                                                     |     0.010 |
|             comp12.core_instance12                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|           rom2                                                     |     0.010 |
|             comp13.core_instance13                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|         pol2_in1_first_tap                                         |     0.010 |
|           delay_bram                                               |     0.007 |
|             counter                                                |    <0.001 |
|             ram                                                    |     0.007 |
|               comp9.core_instance9                                 |     0.007 |
|                 U0                                                 |     0.007 |
|                   inst_blk_mem_gen                                 |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |     0.007 |
|                       valid.cstr                                   |     0.007 |
|                         has_mux_a.A                                |    <0.001 |
|                         ramloop[0].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|                         ramloop[1].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|           mult                                                     |     0.003 |
|         pol2_in1_last_tap                                          |     0.003 |
|           mult                                                     |     0.003 |
|         pol2_in2_coeffs                                            |     0.021 |
|           counter                                                  |    <0.001 |
|             comp13.core_instance13                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           delay1                                                   |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay1                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           fan_delay2                                               |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|           rom1                                                     |     0.010 |
|             comp14.core_instance14                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|           rom2                                                     |     0.010 |
|             comp15.core_instance15                                 |     0.010 |
|               U0                                                   |     0.010 |
|                 inst_blk_mem_gen                                   |     0.010 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.010 |
|                     valid.cstr                                     |     0.010 |
|                       has_mux_a.A                                  |    <0.001 |
|                       ramloop[0].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[1].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|                       ramloop[2].ram.r                             |     0.003 |
|                         prim_init.ram                              |     0.003 |
|                       ramloop[3].ram.r                             |     0.002 |
|                         prim_init.ram                              |     0.002 |
|         pol2_in2_first_tap                                         |     0.010 |
|           delay_bram                                               |     0.007 |
|             counter                                                |    <0.001 |
|             ram                                                    |     0.007 |
|               comp9.core_instance9                                 |     0.007 |
|                 U0                                                 |     0.007 |
|                   inst_blk_mem_gen                                 |     0.007 |
|                     gnbram.gnativebmg.native_blk_mem_gen           |     0.007 |
|                       valid.cstr                                   |     0.007 |
|                         has_mux_a.A                                |    <0.001 |
|                         ramloop[0].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|                         ramloop[1].ram.r                           |     0.003 |
|                           prim_init.ram                            |     0.003 |
|           mult                                                     |     0.003 |
|         pol2_in2_last_tap                                          |     0.003 |
|           mult                                                     |     0.003 |
|       pipeline                                                     |    <0.001 |
|         register0                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|       pipeline1                                                    |    <0.001 |
|         register0                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|       pipeline19                                                   |    <0.001 |
|         register0                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|       pipeline2                                                    |    <0.001 |
|         register0                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|       pipeline20                                                   |    <0.001 |
|         register0                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|       pipeline8                                                    |    <0.001 |
|         register0                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|         register1                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|       pipeline9                                                    |    <0.001 |
|         register0                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|         register1                                                  |    <0.001 |
|           synth_reg_inst                                           |    <0.001 |
|             latency_gt_0.fd_array[1].reg_comp                      |    <0.001 |
|       power1                                                       |     0.009 |
|         imag_square                                                |     0.003 |
|           comp0.core_instance0                                     |     0.003 |
|             U0                                                     |     0.003 |
|               i_mult                                               |     0.003 |
|                 gDSP.gDSP_only.iDSP                                |     0.003 |
|         power_adder                                                |     0.003 |
|         real_square                                                |     0.003 |
|           comp0.core_instance0                                     |     0.003 |
|             U0                                                     |     0.003 |
|               i_mult                                               |     0.003 |
|                 gDSP.gDSP_only.iDSP                                |     0.003 |
|       power2                                                       |     0.010 |
|         imag_square                                                |     0.003 |
|           comp0.core_instance0                                     |     0.003 |
|             U0                                                     |     0.003 |
|               i_mult                                               |     0.003 |
|                 gDSP.gDSP_only.iDSP                                |     0.003 |
|         power_adder                                                |     0.003 |
|         real_square                                                |     0.003 |
|           comp0.core_instance0                                     |     0.003 |
|             U0                                                     |     0.003 |
|               i_mult                                               |     0.003 |
|                 gDSP.gDSP_only.iDSP                                |     0.003 |
|       pulse_ext1                                                   |    <0.001 |
|         counter3                                                   |    <0.001 |
|           comp15.core_instance15                                   |    <0.001 |
|             U0                                                     |    <0.001 |
|               i_synth                                              |    <0.001 |
|                 i_baseblox.i_baseblox_counter                      |    <0.001 |
|                   the_addsub                                       |    <0.001 |
|                     no_pipelining.the_addsub                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                         |    <0.001 |
|                         i_q.i_simple.qreg                          |    <0.001 |
|         posedge                                                    |    <0.001 |
|           delay                                                    |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|       pulse_ext2                                                   |    <0.001 |
|         counter3                                                   |    <0.001 |
|           comp15.core_instance15                                   |    <0.001 |
|             U0                                                     |    <0.001 |
|               i_synth                                              |    <0.001 |
|                 i_baseblox.i_baseblox_counter                      |    <0.001 |
|                   the_addsub                                       |    <0.001 |
|                     no_pipelining.the_addsub                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                         |    <0.001 |
|                         i_q.i_simple.qreg                          |    <0.001 |
|         posedge                                                    |    <0.001 |
|           delay                                                    |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|       spect_cnt                                                    |    <0.001 |
|         comp1.core_instance1                                       |    <0.001 |
|           U0                                                       |    <0.001 |
|             i_synth                                                |    <0.001 |
|               i_baseblox.i_baseblox_counter                        |    <0.001 |
|                 the_addsub                                         |    <0.001 |
|                   no_pipelining.the_addsub                         |    <0.001 |
|                     i_lut6.i_lut6_addsub                           |    <0.001 |
|                       i_q.i_simple.qreg                            |    <0.001 |
|       sync_cnt                                                     |    <0.001 |
|         cast_gw                                                    |    <0.001 |
|           latency_test.reg                                         |    <0.001 |
|             partial_one.last_srlc33e                               |    <0.001 |
|       sync_cntr                                                    |    <0.001 |
|         comp0.core_instance0                                       |    <0.001 |
|           U0                                                       |    <0.001 |
|             i_synth                                                |    <0.001 |
|               i_baseblox.i_baseblox_counter                        |    <0.001 |
|                 the_addsub                                         |    <0.001 |
|                   no_pipelining.the_addsub                         |    <0.001 |
|                     i_lut6.i_lut6_addsub                           |    <0.001 |
|                       i_q.i_simple.qreg                            |    <0.001 |
|       sync_gen1                                                    |    <0.001 |
|         counter3                                                   |    <0.001 |
|           comp0.core_instance0                                     |    <0.001 |
|             U0                                                     |    <0.001 |
|               i_synth                                              |    <0.001 |
|                 i_baseblox.i_baseblox_counter                      |    <0.001 |
|                   the_addsub                                       |    <0.001 |
|                     no_pipelining.the_addsub                       |    <0.001 |
|                       i_lut6.i_lut6_addsub                         |    <0.001 |
|                         i_q.i_simple.qreg                          |    <0.001 |
|         posedge1                                                   |    <0.001 |
|           delay                                                    |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|         posedge3                                                   |    <0.001 |
|           delay                                                    |    <0.001 |
|             srl_delay.synth_reg_srl_inst                           |    <0.001 |
|               partial_one.last_srlc33e                             |    <0.001 |
|         relational                                                 |    <0.001 |
|       vacc0                                                        |     0.033 |
|         adder0                                                     |     0.003 |
|         delay_bram                                                 |     0.030 |
|           counter                                                  |    <0.001 |
|             comp0.core_instance0                                   |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           single_port_ram                                          |     0.029 |
|             comp10.core_instance10                                 |     0.029 |
|               U0                                                   |     0.029 |
|                 inst_blk_mem_gen                                   |     0.029 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.029 |
|                     valid.cstr                                     |     0.029 |
|                       ramloop[0].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[1].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[2].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[3].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|         pulse_ext                                                  |    <0.001 |
|           counter3                                                 |    <0.001 |
|             comp16.core_instance16                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           posedge                                                  |    <0.001 |
|             delay                                                  |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|       vacc1                                                        |     0.034 |
|         adder0                                                     |     0.004 |
|         delay_bram                                                 |     0.030 |
|           counter                                                  |    <0.001 |
|             comp0.core_instance0                                   |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           single_port_ram                                          |     0.029 |
|             comp10.core_instance10                                 |     0.029 |
|               U0                                                   |     0.029 |
|                 inst_blk_mem_gen                                   |     0.029 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.029 |
|                     valid.cstr                                     |     0.029 |
|                       ramloop[0].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[1].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[2].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[3].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|         pulse_ext                                                  |    <0.001 |
|           counter3                                                 |    <0.001 |
|             comp16.core_instance16                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           posedge                                                  |    <0.001 |
|             delay                                                  |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|       vacc2                                                        |     0.037 |
|         adder0                                                     |     0.004 |
|         delay_bram                                                 |     0.031 |
|           counter                                                  |    <0.001 |
|             comp0.core_instance0                                   |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           single_port_ram                                          |     0.031 |
|             comp10.core_instance10                                 |     0.030 |
|               U0                                                   |     0.030 |
|                 inst_blk_mem_gen                                   |     0.030 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.030 |
|                     valid.cstr                                     |     0.030 |
|                       ramloop[0].ram.r                             |     0.008 |
|                         prim_init.ram                              |     0.008 |
|                       ramloop[1].ram.r                             |     0.008 |
|                         prim_init.ram                              |     0.008 |
|                       ramloop[2].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[3].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|         pulse_ext                                                  |     0.001 |
|           counter3                                                 |     0.001 |
|             comp16.core_instance16                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           posedge                                                  |    <0.001 |
|             delay                                                  |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|       vacc3                                                        |     0.035 |
|         adder0                                                     |     0.004 |
|         delay_bram                                                 |     0.030 |
|           counter                                                  |    <0.001 |
|             comp0.core_instance0                                   |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           single_port_ram                                          |     0.030 |
|             comp10.core_instance10                                 |     0.029 |
|               U0                                                   |     0.029 |
|                 inst_blk_mem_gen                                   |     0.029 |
|                   gnbram.gnativebmg.native_blk_mem_gen             |     0.029 |
|                     valid.cstr                                     |     0.029 |
|                       ramloop[0].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[1].ram.r                             |     0.008 |
|                         prim_init.ram                              |     0.008 |
|                       ramloop[2].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|                       ramloop[3].ram.r                             |     0.007 |
|                         prim_init.ram                              |     0.007 |
|         pulse_ext                                                  |     0.001 |
|           counter3                                                 |    <0.001 |
|             comp16.core_instance16                                 |    <0.001 |
|               U0                                                   |    <0.001 |
|                 i_synth                                            |    <0.001 |
|                   i_baseblox.i_baseblox_counter                    |    <0.001 |
|                     the_addsub                                     |    <0.001 |
|                       no_pipelining.the_addsub                     |    <0.001 |
|                         i_lut6.i_lut6_addsub                       |    <0.001 |
|                           i_q.i_simple.qreg                        |    <0.001 |
|           posedge                                                  |    <0.001 |
|             delay                                                  |    <0.001 |
|               srl_delay.synth_reg_srl_inst                         |    <0.001 |
|                 partial_one.last_srlc33e                           |    <0.001 |
|   test_low_freq_marion2018_up_led0_sync                            |    <0.001 |
|   test_low_freq_marion2018_up_led1_new_acc                         |    <0.001 |
|   test_low_freq_marion2018_up_snap_adc                             |     0.497 |
|     ADC[0].adc_unit_inst                                           |     0.123 |
|       ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[2].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[2].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|     ADC[1].adc_unit_inst                                           |     0.125 |
|       ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |     0.002 |
|       ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[2].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[2].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|     ADC[2].adc_unit_inst                                           |     0.123 |
|       ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[0].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[1].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[2].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[2].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|       ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_a_inst          |    <0.001 |
|       ISERDES_GEN[3].ADC_ISERDES_7_GEN.adc_iserdes_b_inst          |    <0.001 |
|     adc_mmcm_0                                                     |     0.108 |
|   test_low_freq_marion2018_up_sync_cnt                             |    <0.001 |
|   test_low_freq_marion2018_up_sync_gen1_sync                       |    <0.001 |
|   test_low_freq_marion2018_up_sync_gen1_sync_period_sel            |    <0.001 |
|   test_low_freq_marion2018_up_sync_gen1_sync_period_var            |    <0.001 |
|   wb_adc16_controller                                              |    <0.001 |
|     onehot_encoder_inst                                            |    <0.001 |
|   wbs_arbiter_inst                                                 |     0.007 |
|     timeout_inst                                                   |    <0.001 |
|   xadc_inst                                                        |     0.002 |
|     xadc_inst                                                      |     0.002 |
+--------------------------------------------------------------------+-----------+


