Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /media/fazel/4600AC1600AC0ECD/Uni/CADS/adder_1_bit/adder_1_bit_isim_beh.exe -prj /media/fazel/4600AC1600AC0ECD/Uni/CADS/adder_1_bit/adder_1_bit_beh.prj adder_1_bit 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/adder_1_bit/adder_1_bit.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83024 KB
Fuse CPU Usage: 980 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity adder_1_bit
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /media/fazel/4600AC1600AC0ECD/Uni/CADS/adder_1_bit/adder_1_bit_isim_beh.exe
Fuse Memory Usage: 1173060 KB
Fuse CPU Usage: 1000 ms
GCC CPU Usage: 230 ms
