// Seed: 1177096700
module module_0 ();
endmodule
module module_0 #(
    parameter id_0 = 32'd11,
    parameter id_1 = 32'd27,
    parameter id_3 = 32'd50
) (
    input  wand _id_0,
    input  wire _id_1,
    input  tri0 id_2,
    input  wor  _id_3,
    output tri0 id_4
);
  wire [-1 : id_3  -  id_1  .  id_0  -  {  -1  {  -1  }  }  +  id_3] id_6;
  logic module_1 = 1 == 1;
  module_0 modCall_1 ();
  int id_7;
endmodule
module module_2 #(
    parameter id_7 = 32'd83
) (
    input  wand  id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri   id_4,
    output logic id_5
);
  logic _id_7;
  wire  id_8;
  final
    if (1) begin : LABEL_0
      id_5 <= id_0;
    end
  module_0 modCall_1 ();
  logic [id_7 : -1 'd0] id_9;
  wire id_10;
endmodule
