
Fatbin elf code:
================
arch = sm_80
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_80
code version = [7,2]
producer = <unknown>
host = linux
compile_size = 64bit
compressed








.version 7.2
.target sm_80
.address_size 64





















.visible .entry _Z23bitonicSortSharedKernelPjS_S_S_jj(
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_0,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_1,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_2,
.param .u64 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_3,
.param .u32 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_4,
.param .u32 _Z23bitonicSortSharedKernelPjS_S_S_jj_param_5
)
{
.reg .pred %p<12>;
.reg .b32 %r<86>;
.reg .b64 %rd<15>;

	.shared .align 4 .b8 _ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key[4096];

	.shared .align 4 .b8 _ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val[4096];

ld.param.u64 %rd1, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_0];
ld.param.u64 %rd2, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_1];
ld.param.u64 %rd3, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_2];
ld.param.u64 %rd4, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_3];
ld.param.u32 %r17, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_4];
ld.param.u32 %r18, [_Z23bitonicSortSharedKernelPjS_S_S_jj_param_5];
mov.u32 %r19, %ctaid.x;
shl.b32 %r20, %r19, 10;
mov.u32 %r21, %tid.x;
add.s32 %r22, %r20, %r21;
cvta.to.global.u64 %rd5, %rd3;
mul.wide.u32 %rd6, %r22, 4;
add.s64 %rd7, %rd5, %rd6;
cvta.to.global.u64 %rd8, %rd4;
add.s64 %rd9, %rd8, %rd6;
ld.global.u32 %r23, [%rd7];
shl.b32 %r24, %r21, 2;
mov.u32 %r25, _ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_key;
add.s32 %r26, %r25, %r24;
st.shared.u32 [%r26], %r23;
ld.global.u32 %r27, [%rd9];
mov.u32 %r28, _ZZ23bitonicSortSharedKernelPjS_S_S_jjE5s_val;
add.s32 %r29, %r28, %r24;
st.shared.u32 [%r29], %r27;
ld.global.u32 %r30, [%rd7+2048];
st.shared.u32 [%r26+2048], %r30;
ld.global.u32 %r31, [%rd9+2048];
st.shared.u32 [%r29+2048], %r31;
setp.lt.u32 %p1, %r17, 3;
@%p1 bra LBB0_8;

mov.u32 %r83, 2;

LBB0_2:
shr.u32 %r2, %r83, 1;
setp.eq.s32 %p2, %r83, 0;
@%p2 bra LBB0_7;

mov.u32 %r84, %r2;

LBB0_4:
and.b32 %r35, %r2, %r21;
setp.ne.s32 %p3, %r35, 0;
bar.sync 0;
add.s32 %r36, %r84, -1;
and.b32 %r37, %r36, %r21;
shl.b32 %r38, %r21, 1;
sub.s32 %r4, %r38, %r37;
shl.b32 %r39, %r4, 2;
add.s32 %r41, %r25, %r39;
shl.b32 %r42, %r84, 2;
add.s32 %r5, %r41, %r42;
ld.shared.u32 %r6, [%r5];
ld.shared.u32 %r7, [%r41];
setp.gt.u32 %p4, %r7, %r6;
xor.pred %p5, %p3, %p4;
@%p5 bra LBB0_6;

st.shared.u32 [%r41], %r6;
st.shared.u32 [%r5], %r7;
add.s32 %r47, %r28, %r39;
ld.shared.u32 %r48, [%r47];
add.s32 %r50, %r47, %r42;
ld.shared.u32 %r51, [%r50];
st.shared.u32 [%r47], %r51;
st.shared.u32 [%r50], %r48;

LBB0_6:
shr.u32 %r84, %r84, 1;
setp.ne.s32 %p6, %r84, 0;
@%p6 bra LBB0_4;

LBB0_7:
shl.b32 %r83, %r83, 1;
setp.lt.u32 %p7, %r83, %r17;
@%p7 bra LBB0_2;

LBB0_8:
shr.u32 %r85, %r17, 1;
setp.eq.s32 %p8, %r85, 0;
@%p8 bra LBB0_13;

shl.b32 %r55, %r21, 1;

LBB0_10:
bar.sync 0;
add.s32 %r53, %r85, -1;
and.b32 %r54, %r53, %r21;
sub.s32 %r12, %r55, %r54;
shl.b32 %r56, %r12, 2;
add.s32 %r58, %r25, %r56;
shl.b32 %r59, %r85, 2;
add.s32 %r13, %r58, %r59;
ld.shared.u32 %r14, [%r13];
ld.shared.u32 %r15, [%r58];
setp.gt.u32 %p9, %r15, %r14;
selp.u32 %r60, 1, 0, %p9;
setp.ne.s32 %p10, %r60, %r18;
@%p10 bra LBB0_12;

st.shared.u32 [%r58], %r14;
st.shared.u32 [%r13], %r15;
add.s32 %r65, %r28, %r56;
ld.shared.u32 %r66, [%r65];
add.s32 %r68, %r65, %r59;
ld.shared.u32 %r69, [%r68];
st.shared.u32 [%r65], %r69;
st.shared.u32 [%r68], %r66;

LBB0_12:
shr.u32 %r85, %r85, 1;
setp.ne.s32 %p11, %r85, 0;
@%p11 bra LBB0_10;

LBB0_13:
bar.sync 0;
ld.shared.u32 %r74, [%r26];
cvta.to.global.u64 %rd10, %rd1;
add.s64 %rd12, %rd10, %rd6;
st.global.u32 [%rd12], %r74;
ld.shared.u32 %r80, [%r29];
cvta.to.global.u64 %rd13, %rd2;
add.s64 %rd14, %rd13, %rd6;
st.global.u32 [%rd14], %r80;
ld.shared.u32 %r81, [%r26+2048];
st.global.u32 [%rd12+2048], %r81;
ld.shared.u32 %r82, [%r29+2048];
st.global.u32 [%rd14+2048], %r82;
ret;

}

.visible .entry _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<41>;
.reg .b32 %r<324>;
.reg .b64 %rd<47>;

	.shared .align 4 .b8 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key[1024];

	.shared .align 4 .b8 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val[1024];

	.shared .align 4 .b8 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf[1024];

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE8startDst;

ld.param.u64 %rd4, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd5, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd6, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd7, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd8, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd9, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r112, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r113, [_Z37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7];
bfe.u32 %r114, %r112, 6, 25;
add.s32 %r115, %r114, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r115, %r1;
sub.s32 %r116, %r1, %r2;
shl.b32 %r3, %r116, 7;
mov.u32 %r117, %tid.x;
setp.ne.s32 %p1, %r117, 0;
@%p1 bra LBB1_6;

sub.s32 %r118, %r113, %r3;
sub.s32 %r119, %r118, %r112;
min.u32 %r299, %r119, %r112;
and.b32 %r121, %r299, 127;
setp.ne.s32 %p2, %r121, 0;
shr.u32 %r122, %r299, 7;
selp.u32 %r123, 1, 0, %p2;
shr.u32 %r124, %r112, 7;
add.s32 %r125, %r122, %r124;
add.s32 %r4, %r125, %r123;
cvta.to.global.u64 %rd10, %rd8;
mul.wide.u32 %rd11, %r1, 4;
add.s64 %rd12, %rd10, %rd11;
ld.global.u32 %r5, [%rd12];
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA], %r5;
cvta.to.global.u64 %rd13, %rd9;
add.s64 %rd14, %rd13, %rd11;
ld.global.u32 %r6, [%rd14];
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB], %r6;
add.s32 %r126, %r6, %r5;
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE8startDst], %r126;
add.s32 %r127, %r2, 1;
setp.ge.u32 %p3, %r127, %r4;
mov.u32 %r298, %r112;
@%p3 bra LBB1_3;

ld.global.u32 %r298, [%rd12+4];

LBB1_3:
@%p3 bra LBB1_5;

ld.global.u32 %r299, [%rd14+4];

LBB1_5:
sub.s32 %r139, %r298, %r5;
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA], %r139;
sub.s32 %r140, %r299, %r6;
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB], %r140;

LBB1_6:
cvta.to.global.u64 %rd21, %rd6;
mul.wide.u32 %rd22, %r3, 4;
add.s64 %rd1, %rd21, %rd22;
shl.b32 %r142, %r117, 2;
mov.u32 %r143, _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_inf;
add.s32 %r12, %r143, %r142;
mov.u32 %r144, 1;
st.shared.u32 [%r12], %r144;
st.shared.u32 [%r12+512], %r144;
bar.sync 0;
ld.shared.u32 %r145, [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p5, %r117, %r145;
mov.u32 %r146, _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key;
add.s32 %r13, %r146, %r142;
mov.u32 %r147, _ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val;
add.s32 %r14, %r147, %r142;
@%p5 bra LBB1_8;

mov.u32 %r148, 0;
ld.shared.u32 %r149, [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA];
add.s32 %r151, %r149, %r117;
mul.wide.u32 %rd23, %r151, 4;
add.s64 %rd24, %rd1, %rd23;
ld.global.u32 %r152, [%rd24];
st.shared.u32 [%r13], %r152;
shr.u32 %r153, %r112, 6;
add.s32 %r154, %r153, -1;
and.b32 %r156, %r154, %r1;
sub.s32 %r157, %r1, %r156;
shl.b32 %r158, %r157, 7;
cvta.to.global.u64 %rd25, %rd7;
mul.wide.u32 %rd26, %r158, 4;
add.s64 %rd27, %rd25, %rd26;
add.s64 %rd28, %rd27, %rd23;
ld.global.u32 %r159, [%rd28];
st.shared.u32 [%r14], %r159;
st.shared.u32 [%r12], %r148;

LBB1_8:
ld.shared.u32 %r160, [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p6, %r117, %r160;
@%p6 bra LBB1_10;

mov.u32 %r162, 0;
ld.shared.u32 %r163, [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB];
add.s32 %r165, %r117, %r112;
add.s32 %r166, %r165, %r163;
mul.wide.u32 %rd29, %r166, 4;
add.s64 %rd30, %rd1, %rd29;
ld.global.u32 %r167, [%rd30];
sub.s32 %r170, %r146, %r142;
st.shared.u32 [%r170+1020], %r167;
shr.u32 %r171, %r112, 6;
add.s32 %r172, %r171, -1;
and.b32 %r174, %r172, %r1;
sub.s32 %r175, %r1, %r174;
shl.b32 %r176, %r175, 7;
cvta.to.global.u64 %rd31, %rd7;
mul.wide.u32 %rd32, %r176, 4;
add.s64 %rd33, %rd31, %rd32;
add.s64 %rd34, %rd33, %rd29;
ld.global.u32 %r177, [%rd34];
sub.s32 %r179, %r147, %r142;
st.shared.u32 [%r179+1020], %r177;
sub.s32 %r181, %r143, %r142;
st.shared.u32 [%r181+1020], %r162;

LBB1_10:
shl.b32 %r15, %r117, 1;
bar.sync 0;
and.b32 %r183, %r117, 127;
sub.s32 %r16, %r15, %r183;
shl.b32 %r184, %r16, 2;
add.s32 %r17, %r146, %r184;
add.s32 %r18, %r143, %r184;
ld.shared.u32 %r19, [%r18];
setp.ne.s32 %p7, %r19, 0;
@%p7 bra LBB1_13;

ld.shared.u32 %r187, [%r18+512];
setp.ne.s32 %p8, %r187, 0;
@%p8 bra LBB1_13;

ld.shared.u32 %r302, [%r17];
mov.u32 %r300, 0;
ld.shared.u32 %r301, [%r17+512];
setp.gt.u32 %p9, %r302, %r301;
@%p9 bra LBB1_15;

LBB1_13:
setp.ne.s32 %p10, %r19, 1;
@%p10 bra LBB1_16;

ld.shared.u32 %r302, [%r17];
ld.shared.u32 %r301, [%r17+512];
ld.shared.u32 %r300, [%r18+512];

LBB1_15:
add.s32 %r191, %r147, %r184;
st.shared.u32 [%r17], %r301;
st.shared.u32 [%r17+512], %r302;
ld.shared.u32 %r192, [%r191];
ld.shared.u32 %r193, [%r191+512];
st.shared.u32 [%r191], %r193;
st.shared.u32 [%r191+512], %r192;
st.shared.u32 [%r18], %r300;
st.shared.u32 [%r18+512], %r19;

LBB1_16:
bar.sync 0;
and.b32 %r195, %r117, 63;
sub.s32 %r28, %r15, %r195;
shl.b32 %r196, %r28, 2;
add.s32 %r29, %r146, %r196;
add.s32 %r30, %r143, %r196;
ld.shared.u32 %r31, [%r30];
setp.ne.s32 %p11, %r31, 0;
@%p11 bra LBB1_19;

ld.shared.u32 %r199, [%r30+256];
setp.ne.s32 %p12, %r199, 0;
@%p12 bra LBB1_19;

ld.shared.u32 %r305, [%r29];
mov.u32 %r303, 0;
ld.shared.u32 %r304, [%r29+256];
setp.gt.u32 %p13, %r305, %r304;
@%p13 bra LBB1_21;

LBB1_19:
setp.ne.s32 %p14, %r31, 1;
@%p14 bra LBB1_22;

ld.shared.u32 %r305, [%r29];
ld.shared.u32 %r304, [%r29+256];
ld.shared.u32 %r303, [%r30+256];

LBB1_21:
add.s32 %r203, %r147, %r196;
st.shared.u32 [%r29], %r304;
st.shared.u32 [%r29+256], %r305;
ld.shared.u32 %r204, [%r203];
ld.shared.u32 %r205, [%r203+256];
st.shared.u32 [%r203], %r205;
st.shared.u32 [%r203+256], %r204;
st.shared.u32 [%r30], %r303;
st.shared.u32 [%r30+256], %r31;

LBB1_22:
bar.sync 0;
and.b32 %r207, %r117, 31;
sub.s32 %r40, %r15, %r207;
shl.b32 %r208, %r40, 2;
add.s32 %r41, %r146, %r208;
add.s32 %r42, %r143, %r208;
ld.shared.u32 %r43, [%r42];
setp.ne.s32 %p15, %r43, 0;
@%p15 bra LBB1_25;

ld.shared.u32 %r211, [%r42+128];
setp.ne.s32 %p16, %r211, 0;
@%p16 bra LBB1_25;

ld.shared.u32 %r308, [%r41];
mov.u32 %r306, 0;
ld.shared.u32 %r307, [%r41+128];
setp.gt.u32 %p17, %r308, %r307;
@%p17 bra LBB1_27;

LBB1_25:
setp.ne.s32 %p18, %r43, 1;
@%p18 bra LBB1_28;

ld.shared.u32 %r308, [%r41];
ld.shared.u32 %r307, [%r41+128];
ld.shared.u32 %r306, [%r42+128];

LBB1_27:
add.s32 %r215, %r147, %r208;
st.shared.u32 [%r41], %r307;
st.shared.u32 [%r41+128], %r308;
ld.shared.u32 %r216, [%r215];
ld.shared.u32 %r217, [%r215+128];
st.shared.u32 [%r215], %r217;
st.shared.u32 [%r215+128], %r216;
st.shared.u32 [%r42], %r306;
st.shared.u32 [%r42+128], %r43;

LBB1_28:
bar.sync 0;
and.b32 %r219, %r117, 15;
sub.s32 %r52, %r15, %r219;
shl.b32 %r220, %r52, 2;
add.s32 %r53, %r146, %r220;
add.s32 %r54, %r143, %r220;
ld.shared.u32 %r55, [%r54];
setp.ne.s32 %p19, %r55, 0;
@%p19 bra LBB1_31;

ld.shared.u32 %r223, [%r54+64];
setp.ne.s32 %p20, %r223, 0;
@%p20 bra LBB1_31;

ld.shared.u32 %r311, [%r53];
mov.u32 %r309, 0;
ld.shared.u32 %r310, [%r53+64];
setp.gt.u32 %p21, %r311, %r310;
@%p21 bra LBB1_33;

LBB1_31:
setp.ne.s32 %p22, %r55, 1;
@%p22 bra LBB1_34;

ld.shared.u32 %r311, [%r53];
ld.shared.u32 %r310, [%r53+64];
ld.shared.u32 %r309, [%r54+64];

LBB1_33:
add.s32 %r227, %r147, %r220;
st.shared.u32 [%r53], %r310;
st.shared.u32 [%r53+64], %r311;
ld.shared.u32 %r228, [%r227];
ld.shared.u32 %r229, [%r227+64];
st.shared.u32 [%r227], %r229;
st.shared.u32 [%r227+64], %r228;
st.shared.u32 [%r54], %r309;
st.shared.u32 [%r54+64], %r55;

LBB1_34:
bar.sync 0;
and.b32 %r231, %r117, 7;
sub.s32 %r64, %r15, %r231;
shl.b32 %r232, %r64, 2;
add.s32 %r65, %r146, %r232;
add.s32 %r66, %r143, %r232;
ld.shared.u32 %r67, [%r66];
setp.ne.s32 %p23, %r67, 0;
@%p23 bra LBB1_37;

ld.shared.u32 %r235, [%r66+32];
setp.ne.s32 %p24, %r235, 0;
@%p24 bra LBB1_37;

ld.shared.u32 %r314, [%r65];
mov.u32 %r312, 0;
ld.shared.u32 %r313, [%r65+32];
setp.gt.u32 %p25, %r314, %r313;
@%p25 bra LBB1_39;

LBB1_37:
setp.ne.s32 %p26, %r67, 1;
@%p26 bra LBB1_40;

ld.shared.u32 %r314, [%r65];
ld.shared.u32 %r313, [%r65+32];
ld.shared.u32 %r312, [%r66+32];

LBB1_39:
add.s32 %r239, %r147, %r232;
st.shared.u32 [%r65], %r313;
st.shared.u32 [%r65+32], %r314;
ld.shared.u32 %r240, [%r239];
ld.shared.u32 %r241, [%r239+32];
st.shared.u32 [%r239], %r241;
st.shared.u32 [%r239+32], %r240;
st.shared.u32 [%r66], %r312;
st.shared.u32 [%r66+32], %r67;

LBB1_40:
bar.sync 0;
and.b32 %r243, %r117, 3;
sub.s32 %r76, %r15, %r243;
shl.b32 %r244, %r76, 2;
add.s32 %r77, %r146, %r244;
add.s32 %r78, %r143, %r244;
ld.shared.u32 %r79, [%r78];
setp.ne.s32 %p27, %r79, 0;
@%p27 bra LBB1_43;

ld.shared.u32 %r247, [%r78+16];
setp.ne.s32 %p28, %r247, 0;
@%p28 bra LBB1_43;

ld.shared.u32 %r317, [%r77];
mov.u32 %r315, 0;
ld.shared.u32 %r316, [%r77+16];
setp.gt.u32 %p29, %r317, %r316;
@%p29 bra LBB1_45;

LBB1_43:
setp.ne.s32 %p30, %r79, 1;
@%p30 bra LBB1_46;

ld.shared.u32 %r317, [%r77];
ld.shared.u32 %r316, [%r77+16];
ld.shared.u32 %r315, [%r78+16];

LBB1_45:
add.s32 %r251, %r147, %r244;
st.shared.u32 [%r77], %r316;
st.shared.u32 [%r77+16], %r317;
ld.shared.u32 %r252, [%r251];
ld.shared.u32 %r253, [%r251+16];
st.shared.u32 [%r251], %r253;
st.shared.u32 [%r251+16], %r252;
st.shared.u32 [%r78], %r315;
st.shared.u32 [%r78+16], %r79;

LBB1_46:
bar.sync 0;
and.b32 %r255, %r117, 1;
sub.s32 %r88, %r15, %r255;
shl.b32 %r256, %r88, 2;
add.s32 %r89, %r146, %r256;
add.s32 %r90, %r143, %r256;
ld.shared.u32 %r91, [%r90];
setp.ne.s32 %p31, %r91, 0;
@%p31 bra LBB1_49;

ld.shared.u32 %r259, [%r90+8];
setp.ne.s32 %p32, %r259, 0;
@%p32 bra LBB1_49;

ld.shared.u32 %r320, [%r89];
mov.u32 %r318, 0;
ld.shared.u32 %r319, [%r89+8];
setp.gt.u32 %p33, %r320, %r319;
@%p33 bra LBB1_51;

LBB1_49:
setp.ne.s32 %p34, %r91, 1;
@%p34 bra LBB1_52;

ld.shared.u32 %r320, [%r89];
ld.shared.u32 %r319, [%r89+8];
ld.shared.u32 %r318, [%r90+8];

LBB1_51:
add.s32 %r263, %r147, %r256;
st.shared.u32 [%r89], %r319;
st.shared.u32 [%r89+8], %r320;
ld.shared.u32 %r264, [%r263];
ld.shared.u32 %r265, [%r263+8];
st.shared.u32 [%r263], %r265;
st.shared.u32 [%r263+8], %r264;
st.shared.u32 [%r90], %r318;
st.shared.u32 [%r90+8], %r91;

LBB1_52:
bar.sync 0;
shl.b32 %r266, %r15, 2;
add.s32 %r100, %r146, %r266;
add.s32 %r101, %r143, %r266;
ld.shared.u32 %r102, [%r101];
setp.ne.s32 %p35, %r102, 0;
@%p35 bra LBB1_55;

ld.shared.u32 %r269, [%r101+4];
setp.ne.s32 %p36, %r269, 0;
@%p36 bra LBB1_55;

ld.shared.u32 %r323, [%r100];
mov.u32 %r321, 0;
ld.shared.u32 %r322, [%r100+4];
setp.gt.u32 %p37, %r323, %r322;
@%p37 bra LBB1_57;

LBB1_55:
setp.ne.s32 %p38, %r102, 1;
@%p38 bra LBB1_58;

ld.shared.u32 %r323, [%r100];
ld.shared.u32 %r322, [%r100+4];
ld.shared.u32 %r321, [%r101+4];

LBB1_57:
add.s32 %r273, %r147, %r266;
st.shared.u32 [%r100], %r322;
st.shared.u32 [%r100+4], %r323;
ld.shared.u32 %r274, [%r273];
ld.shared.u32 %r275, [%r273+4];
st.shared.u32 [%r273], %r275;
st.shared.u32 [%r273+4], %r274;
st.shared.u32 [%r101], %r321;
st.shared.u32 [%r101+4], %r102;

LBB1_58:
bar.sync 0;
ld.shared.u32 %r276, [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE8startDst];
shr.u32 %r277, %r112, 6;
add.s32 %r278, %r277, -1;
and.b32 %r280, %r278, %r1;
sub.s32 %r281, %r1, %r280;
shl.b32 %r282, %r281, 7;
cvta.to.global.u64 %rd35, %rd4;
mul.wide.u32 %rd36, %r282, 4;
add.s64 %rd37, %rd35, %rd36;
mul.wide.u32 %rd38, %r276, 4;
add.s64 %rd2, %rd37, %rd38;
cvta.to.global.u64 %rd39, %rd5;
add.s64 %rd40, %rd39, %rd36;
add.s64 %rd3, %rd40, %rd38;
ld.shared.u32 %r111, [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p39, %r117, %r111;
@%p39 bra LBB1_60;

ld.shared.u32 %r284, [%r13];
mul.wide.u32 %rd41, %r117, 4;
add.s64 %rd42, %rd2, %rd41;
st.global.u32 [%rd42], %r284;
ld.shared.u32 %r286, [%r14];
add.s64 %rd43, %rd3, %rd41;
st.global.u32 [%rd43], %r286;

LBB1_60:
ld.shared.u32 %r287, [_ZZ37bitonicMergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p40, %r117, %r287;
@%p40 bra LBB1_62;

add.s32 %r290, %r111, %r117;
shl.b32 %r291, %r290, 2;
add.s32 %r293, %r146, %r291;
ld.shared.u32 %r294, [%r293];
mul.wide.u32 %rd44, %r290, 4;
add.s64 %rd45, %rd2, %rd44;
st.global.u32 [%rd45], %r294;
add.s32 %r296, %r147, %r291;
ld.shared.u32 %r297, [%r296];
add.s64 %rd46, %rd3, %rd44;
st.global.u32 [%rd46], %r297;

LBB1_62:
ret;

}

.visible .entry _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<41>;
.reg .b32 %r<324>;
.reg .b64 %rd<47>;

	.shared .align 4 .b8 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key[1024];

	.shared .align 4 .b8 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val[1024];

	.shared .align 4 .b8 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf[1024];

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB;

	.shared .align 4 .u32 _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE8startDst;

ld.param.u64 %rd4, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0];
ld.param.u64 %rd5, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd6, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd7, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd8, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd9, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r112, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r113, [_Z37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7];
bfe.u32 %r114, %r112, 6, 25;
add.s32 %r115, %r114, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r115, %r1;
sub.s32 %r116, %r1, %r2;
shl.b32 %r3, %r116, 7;
mov.u32 %r117, %tid.x;
setp.ne.s32 %p1, %r117, 0;
@%p1 bra LBB2_6;

sub.s32 %r118, %r113, %r3;
sub.s32 %r119, %r118, %r112;
min.u32 %r299, %r119, %r112;
and.b32 %r121, %r299, 127;
setp.ne.s32 %p2, %r121, 0;
shr.u32 %r122, %r299, 7;
selp.u32 %r123, 1, 0, %p2;
shr.u32 %r124, %r112, 7;
add.s32 %r125, %r122, %r124;
add.s32 %r4, %r125, %r123;
cvta.to.global.u64 %rd10, %rd8;
mul.wide.u32 %rd11, %r1, 4;
add.s64 %rd12, %rd10, %rd11;
ld.global.u32 %r5, [%rd12];
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA], %r5;
cvta.to.global.u64 %rd13, %rd9;
add.s64 %rd14, %rd13, %rd11;
ld.global.u32 %r6, [%rd14];
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB], %r6;
add.s32 %r126, %r6, %r5;
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE8startDst], %r126;
add.s32 %r127, %r2, 1;
setp.ge.u32 %p3, %r127, %r4;
mov.u32 %r298, %r112;
@%p3 bra LBB2_3;

ld.global.u32 %r298, [%rd12+4];

LBB2_3:
@%p3 bra LBB2_5;

ld.global.u32 %r299, [%rd14+4];

LBB2_5:
sub.s32 %r139, %r298, %r5;
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA], %r139;
sub.s32 %r140, %r299, %r6;
st.shared.u32 [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB], %r140;

LBB2_6:
cvta.to.global.u64 %rd21, %rd6;
mul.wide.u32 %rd22, %r3, 4;
add.s64 %rd1, %rd21, %rd22;
shl.b32 %r142, %r117, 2;
mov.u32 %r143, _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_inf;
add.s32 %r12, %r143, %r142;
mov.u32 %r144, 1;
st.shared.u32 [%r12], %r144;
st.shared.u32 [%r12+512], %r144;
bar.sync 0;
ld.shared.u32 %r145, [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p5, %r117, %r145;
mov.u32 %r146, _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key;
add.s32 %r13, %r146, %r142;
mov.u32 %r147, _ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val;
add.s32 %r14, %r147, %r142;
@%p5 bra LBB2_8;

mov.u32 %r148, 0;
ld.shared.u32 %r149, [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA];
add.s32 %r151, %r149, %r117;
mul.wide.u32 %rd23, %r151, 4;
add.s64 %rd24, %rd1, %rd23;
ld.global.u32 %r152, [%rd24];
st.shared.u32 [%r13], %r152;
shr.u32 %r153, %r112, 6;
add.s32 %r154, %r153, -1;
and.b32 %r156, %r154, %r1;
sub.s32 %r157, %r1, %r156;
shl.b32 %r158, %r157, 7;
cvta.to.global.u64 %rd25, %rd7;
mul.wide.u32 %rd26, %r158, 4;
add.s64 %rd27, %rd25, %rd26;
add.s64 %rd28, %rd27, %rd23;
ld.global.u32 %r159, [%rd28];
st.shared.u32 [%r14], %r159;
st.shared.u32 [%r12], %r148;

LBB2_8:
ld.shared.u32 %r160, [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p6, %r117, %r160;
@%p6 bra LBB2_10;

mov.u32 %r162, 0;
ld.shared.u32 %r163, [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB];
add.s32 %r165, %r117, %r112;
add.s32 %r166, %r165, %r163;
mul.wide.u32 %rd29, %r166, 4;
add.s64 %rd30, %rd1, %rd29;
ld.global.u32 %r167, [%rd30];
sub.s32 %r170, %r146, %r142;
st.shared.u32 [%r170+1020], %r167;
shr.u32 %r171, %r112, 6;
add.s32 %r172, %r171, -1;
and.b32 %r174, %r172, %r1;
sub.s32 %r175, %r1, %r174;
shl.b32 %r176, %r175, 7;
cvta.to.global.u64 %rd31, %rd7;
mul.wide.u32 %rd32, %r176, 4;
add.s64 %rd33, %rd31, %rd32;
add.s64 %rd34, %rd33, %rd29;
ld.global.u32 %r177, [%rd34];
sub.s32 %r179, %r147, %r142;
st.shared.u32 [%r179+1020], %r177;
sub.s32 %r181, %r143, %r142;
st.shared.u32 [%r181+1020], %r162;

LBB2_10:
shl.b32 %r15, %r117, 1;
bar.sync 0;
and.b32 %r183, %r117, 127;
sub.s32 %r16, %r15, %r183;
shl.b32 %r184, %r16, 2;
add.s32 %r17, %r146, %r184;
add.s32 %r18, %r143, %r184;
ld.shared.u32 %r19, [%r18];
setp.ne.s32 %p7, %r19, 0;
@%p7 bra LBB2_13;

ld.shared.u32 %r187, [%r18+512];
setp.ne.s32 %p8, %r187, 0;
@%p8 bra LBB2_13;

ld.shared.u32 %r302, [%r17];
mov.u32 %r300, 0;
ld.shared.u32 %r301, [%r17+512];
setp.le.u32 %p9, %r302, %r301;
@%p9 bra LBB2_15;

LBB2_13:
setp.ne.s32 %p10, %r19, 1;
@%p10 bra LBB2_16;

ld.shared.u32 %r302, [%r17];
ld.shared.u32 %r301, [%r17+512];
ld.shared.u32 %r300, [%r18+512];

LBB2_15:
add.s32 %r191, %r147, %r184;
st.shared.u32 [%r17], %r301;
st.shared.u32 [%r17+512], %r302;
ld.shared.u32 %r192, [%r191];
ld.shared.u32 %r193, [%r191+512];
st.shared.u32 [%r191], %r193;
st.shared.u32 [%r191+512], %r192;
st.shared.u32 [%r18], %r300;
st.shared.u32 [%r18+512], %r19;

LBB2_16:
bar.sync 0;
and.b32 %r195, %r117, 63;
sub.s32 %r28, %r15, %r195;
shl.b32 %r196, %r28, 2;
add.s32 %r29, %r146, %r196;
add.s32 %r30, %r143, %r196;
ld.shared.u32 %r31, [%r30];
setp.ne.s32 %p11, %r31, 0;
@%p11 bra LBB2_19;

ld.shared.u32 %r199, [%r30+256];
setp.ne.s32 %p12, %r199, 0;
@%p12 bra LBB2_19;

ld.shared.u32 %r305, [%r29];
mov.u32 %r303, 0;
ld.shared.u32 %r304, [%r29+256];
setp.le.u32 %p13, %r305, %r304;
@%p13 bra LBB2_21;

LBB2_19:
setp.ne.s32 %p14, %r31, 1;
@%p14 bra LBB2_22;

ld.shared.u32 %r305, [%r29];
ld.shared.u32 %r304, [%r29+256];
ld.shared.u32 %r303, [%r30+256];

LBB2_21:
add.s32 %r203, %r147, %r196;
st.shared.u32 [%r29], %r304;
st.shared.u32 [%r29+256], %r305;
ld.shared.u32 %r204, [%r203];
ld.shared.u32 %r205, [%r203+256];
st.shared.u32 [%r203], %r205;
st.shared.u32 [%r203+256], %r204;
st.shared.u32 [%r30], %r303;
st.shared.u32 [%r30+256], %r31;

LBB2_22:
bar.sync 0;
and.b32 %r207, %r117, 31;
sub.s32 %r40, %r15, %r207;
shl.b32 %r208, %r40, 2;
add.s32 %r41, %r146, %r208;
add.s32 %r42, %r143, %r208;
ld.shared.u32 %r43, [%r42];
setp.ne.s32 %p15, %r43, 0;
@%p15 bra LBB2_25;

ld.shared.u32 %r211, [%r42+128];
setp.ne.s32 %p16, %r211, 0;
@%p16 bra LBB2_25;

ld.shared.u32 %r308, [%r41];
mov.u32 %r306, 0;
ld.shared.u32 %r307, [%r41+128];
setp.le.u32 %p17, %r308, %r307;
@%p17 bra LBB2_27;

LBB2_25:
setp.ne.s32 %p18, %r43, 1;
@%p18 bra LBB2_28;

ld.shared.u32 %r308, [%r41];
ld.shared.u32 %r307, [%r41+128];
ld.shared.u32 %r306, [%r42+128];

LBB2_27:
add.s32 %r215, %r147, %r208;
st.shared.u32 [%r41], %r307;
st.shared.u32 [%r41+128], %r308;
ld.shared.u32 %r216, [%r215];
ld.shared.u32 %r217, [%r215+128];
st.shared.u32 [%r215], %r217;
st.shared.u32 [%r215+128], %r216;
st.shared.u32 [%r42], %r306;
st.shared.u32 [%r42+128], %r43;

LBB2_28:
bar.sync 0;
and.b32 %r219, %r117, 15;
sub.s32 %r52, %r15, %r219;
shl.b32 %r220, %r52, 2;
add.s32 %r53, %r146, %r220;
add.s32 %r54, %r143, %r220;
ld.shared.u32 %r55, [%r54];
setp.ne.s32 %p19, %r55, 0;
@%p19 bra LBB2_31;

ld.shared.u32 %r223, [%r54+64];
setp.ne.s32 %p20, %r223, 0;
@%p20 bra LBB2_31;

ld.shared.u32 %r311, [%r53];
mov.u32 %r309, 0;
ld.shared.u32 %r310, [%r53+64];
setp.le.u32 %p21, %r311, %r310;
@%p21 bra LBB2_33;

LBB2_31:
setp.ne.s32 %p22, %r55, 1;
@%p22 bra LBB2_34;

ld.shared.u32 %r311, [%r53];
ld.shared.u32 %r310, [%r53+64];
ld.shared.u32 %r309, [%r54+64];

LBB2_33:
add.s32 %r227, %r147, %r220;
st.shared.u32 [%r53], %r310;
st.shared.u32 [%r53+64], %r311;
ld.shared.u32 %r228, [%r227];
ld.shared.u32 %r229, [%r227+64];
st.shared.u32 [%r227], %r229;
st.shared.u32 [%r227+64], %r228;
st.shared.u32 [%r54], %r309;
st.shared.u32 [%r54+64], %r55;

LBB2_34:
bar.sync 0;
and.b32 %r231, %r117, 7;
sub.s32 %r64, %r15, %r231;
shl.b32 %r232, %r64, 2;
add.s32 %r65, %r146, %r232;
add.s32 %r66, %r143, %r232;
ld.shared.u32 %r67, [%r66];
setp.ne.s32 %p23, %r67, 0;
@%p23 bra LBB2_37;

ld.shared.u32 %r235, [%r66+32];
setp.ne.s32 %p24, %r235, 0;
@%p24 bra LBB2_37;

ld.shared.u32 %r314, [%r65];
mov.u32 %r312, 0;
ld.shared.u32 %r313, [%r65+32];
setp.le.u32 %p25, %r314, %r313;
@%p25 bra LBB2_39;

LBB2_37:
setp.ne.s32 %p26, %r67, 1;
@%p26 bra LBB2_40;

ld.shared.u32 %r314, [%r65];
ld.shared.u32 %r313, [%r65+32];
ld.shared.u32 %r312, [%r66+32];

LBB2_39:
add.s32 %r239, %r147, %r232;
st.shared.u32 [%r65], %r313;
st.shared.u32 [%r65+32], %r314;
ld.shared.u32 %r240, [%r239];
ld.shared.u32 %r241, [%r239+32];
st.shared.u32 [%r239], %r241;
st.shared.u32 [%r239+32], %r240;
st.shared.u32 [%r66], %r312;
st.shared.u32 [%r66+32], %r67;

LBB2_40:
bar.sync 0;
and.b32 %r243, %r117, 3;
sub.s32 %r76, %r15, %r243;
shl.b32 %r244, %r76, 2;
add.s32 %r77, %r146, %r244;
add.s32 %r78, %r143, %r244;
ld.shared.u32 %r79, [%r78];
setp.ne.s32 %p27, %r79, 0;
@%p27 bra LBB2_43;

ld.shared.u32 %r247, [%r78+16];
setp.ne.s32 %p28, %r247, 0;
@%p28 bra LBB2_43;

ld.shared.u32 %r317, [%r77];
mov.u32 %r315, 0;
ld.shared.u32 %r316, [%r77+16];
setp.le.u32 %p29, %r317, %r316;
@%p29 bra LBB2_45;

LBB2_43:
setp.ne.s32 %p30, %r79, 1;
@%p30 bra LBB2_46;

ld.shared.u32 %r317, [%r77];
ld.shared.u32 %r316, [%r77+16];
ld.shared.u32 %r315, [%r78+16];

LBB2_45:
add.s32 %r251, %r147, %r244;
st.shared.u32 [%r77], %r316;
st.shared.u32 [%r77+16], %r317;
ld.shared.u32 %r252, [%r251];
ld.shared.u32 %r253, [%r251+16];
st.shared.u32 [%r251], %r253;
st.shared.u32 [%r251+16], %r252;
st.shared.u32 [%r78], %r315;
st.shared.u32 [%r78+16], %r79;

LBB2_46:
bar.sync 0;
and.b32 %r255, %r117, 1;
sub.s32 %r88, %r15, %r255;
shl.b32 %r256, %r88, 2;
add.s32 %r89, %r146, %r256;
add.s32 %r90, %r143, %r256;
ld.shared.u32 %r91, [%r90];
setp.ne.s32 %p31, %r91, 0;
@%p31 bra LBB2_49;

ld.shared.u32 %r259, [%r90+8];
setp.ne.s32 %p32, %r259, 0;
@%p32 bra LBB2_49;

ld.shared.u32 %r320, [%r89];
mov.u32 %r318, 0;
ld.shared.u32 %r319, [%r89+8];
setp.le.u32 %p33, %r320, %r319;
@%p33 bra LBB2_51;

LBB2_49:
setp.ne.s32 %p34, %r91, 1;
@%p34 bra LBB2_52;

ld.shared.u32 %r320, [%r89];
ld.shared.u32 %r319, [%r89+8];
ld.shared.u32 %r318, [%r90+8];

LBB2_51:
add.s32 %r263, %r147, %r256;
st.shared.u32 [%r89], %r319;
st.shared.u32 [%r89+8], %r320;
ld.shared.u32 %r264, [%r263];
ld.shared.u32 %r265, [%r263+8];
st.shared.u32 [%r263], %r265;
st.shared.u32 [%r263+8], %r264;
st.shared.u32 [%r90], %r318;
st.shared.u32 [%r90+8], %r91;

LBB2_52:
bar.sync 0;
shl.b32 %r266, %r15, 2;
add.s32 %r100, %r146, %r266;
add.s32 %r101, %r143, %r266;
ld.shared.u32 %r102, [%r101];
setp.ne.s32 %p35, %r102, 0;
@%p35 bra LBB2_55;

ld.shared.u32 %r269, [%r101+4];
setp.ne.s32 %p36, %r269, 0;
@%p36 bra LBB2_55;

ld.shared.u32 %r323, [%r100];
mov.u32 %r321, 0;
ld.shared.u32 %r322, [%r100+4];
setp.le.u32 %p37, %r323, %r322;
@%p37 bra LBB2_57;

LBB2_55:
setp.ne.s32 %p38, %r102, 1;
@%p38 bra LBB2_58;

ld.shared.u32 %r323, [%r100];
ld.shared.u32 %r322, [%r100+4];
ld.shared.u32 %r321, [%r101+4];

LBB2_57:
add.s32 %r273, %r147, %r266;
st.shared.u32 [%r100], %r322;
st.shared.u32 [%r100+4], %r323;
ld.shared.u32 %r274, [%r273];
ld.shared.u32 %r275, [%r273+4];
st.shared.u32 [%r273], %r275;
st.shared.u32 [%r273+4], %r274;
st.shared.u32 [%r101], %r321;
st.shared.u32 [%r101+4], %r102;

LBB2_58:
bar.sync 0;
ld.shared.u32 %r276, [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE8startDst];
shr.u32 %r277, %r112, 6;
add.s32 %r278, %r277, -1;
and.b32 %r280, %r278, %r1;
sub.s32 %r281, %r1, %r280;
shl.b32 %r282, %r281, 7;
cvta.to.global.u64 %rd35, %rd4;
mul.wide.u32 %rd36, %r282, 4;
add.s64 %rd37, %rd35, %rd36;
mul.wide.u32 %rd38, %r276, 4;
add.s64 %rd2, %rd37, %rd38;
cvta.to.global.u64 %rd39, %rd5;
add.s64 %rd40, %rd39, %rd36;
add.s64 %rd3, %rd40, %rd38;
ld.shared.u32 %r111, [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p39, %r117, %r111;
@%p39 bra LBB2_60;

ld.shared.u32 %r284, [%r13];
mul.wide.u32 %rd41, %r117, 4;
add.s64 %rd42, %rd2, %rd41;
st.global.u32 [%rd42], %r284;
ld.shared.u32 %r286, [%r14];
add.s64 %rd43, %rd3, %rd41;
st.global.u32 [%rd43], %r286;

LBB2_60:
ld.shared.u32 %r287, [_ZZ37bitonicMergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p40, %r117, %r287;
@%p40 bra LBB2_62;

add.s32 %r290, %r111, %r117;
shl.b32 %r291, %r290, 2;
add.s32 %r293, %r146, %r291;
ld.shared.u32 %r294, [%r293];
mul.wide.u32 %rd44, %r290, 4;
add.s64 %rd45, %rd2, %rd44;
st.global.u32 [%rd45], %r294;
add.s32 %r296, %r147, %r291;
ld.shared.u32 %r297, [%r296];
add.s64 %rd46, %rd3, %rd44;
st.global.u32 [%rd46], %r297;

LBB2_62:
ret;

}


Fatbin elf code:
================
arch = sm_80
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit

Fatbin ptx code:
================
arch = sm_80
code version = [7,2]
producer = <unknown>
host = linux
compile_size = 64bit
compressed








.version 7.2
.target sm_80
.address_size 64





















.visible .entry _Z21mergeSortSharedKernelPjS_S_S_j(
.param .u64 _Z21mergeSortSharedKernelPjS_S_S_j_param_0,
.param .u64 _Z21mergeSortSharedKernelPjS_S_S_j_param_1,
.param .u64 _Z21mergeSortSharedKernelPjS_S_S_j_param_2,
.param .u64 _Z21mergeSortSharedKernelPjS_S_S_j_param_3,
.param .u32 _Z21mergeSortSharedKernelPjS_S_S_j_param_4
)
{
.reg .pred %p<9>;
.reg .b32 %r<89>;
.reg .b64 %rd<15>;

	.shared .align 4 .b8 _ZZ21mergeSortSharedKernelPjS_S_S_jE5s_key[4096];

	.shared .align 4 .b8 _ZZ21mergeSortSharedKernelPjS_S_S_jE5s_val[4096];

ld.param.u64 %rd1, [_Z21mergeSortSharedKernelPjS_S_S_j_param_0];
ld.param.u64 %rd2, [_Z21mergeSortSharedKernelPjS_S_S_j_param_1];
ld.param.u64 %rd3, [_Z21mergeSortSharedKernelPjS_S_S_j_param_2];
ld.param.u64 %rd4, [_Z21mergeSortSharedKernelPjS_S_S_j_param_3];
ld.param.u32 %r21, [_Z21mergeSortSharedKernelPjS_S_S_j_param_4];
mov.u32 %r22, %ctaid.x;
shl.b32 %r23, %r22, 10;
mov.u32 %r24, %tid.x;
add.s32 %r25, %r23, %r24;
cvta.to.global.u64 %rd5, %rd3;
mul.wide.u32 %rd6, %r25, 4;
add.s64 %rd7, %rd5, %rd6;
cvta.to.global.u64 %rd8, %rd4;
add.s64 %rd9, %rd8, %rd6;
ld.global.u32 %r26, [%rd7];
shl.b32 %r27, %r24, 2;
mov.u32 %r28, _ZZ21mergeSortSharedKernelPjS_S_S_jE5s_key;
add.s32 %r29, %r28, %r27;
st.shared.u32 [%r29], %r26;
ld.global.u32 %r30, [%rd9];
mov.u32 %r31, _ZZ21mergeSortSharedKernelPjS_S_S_jE5s_val;
add.s32 %r32, %r31, %r27;
st.shared.u32 [%r32], %r30;
ld.global.u32 %r33, [%rd7+2048];
st.shared.u32 [%r29+2048], %r33;
ld.global.u32 %r34, [%rd9+2048];
st.shared.u32 [%r32+2048], %r34;
setp.lt.u32 %p1, %r21, 2;
@%p1 bra LBB0_9;

mov.u32 %r82, 1;

LBB0_2:
add.s32 %r38, %r82, -1;
and.b32 %r39, %r38, %r24;
sub.s32 %r40, %r24, %r39;
shl.b32 %r41, %r40, 3;
add.s32 %r2, %r28, %r41;
add.s32 %r44, %r31, %r41;
bar.sync 0;
shl.b32 %r45, %r39, 2;
add.s32 %r3, %r2, %r45;
ld.shared.u32 %r4, [%r3];
mov.u32 %r88, 0;
add.s32 %r5, %r44, %r45;
ld.shared.u32 %r6, [%r5];
shl.b32 %r46, %r82, 2;
add.s32 %r47, %r3, %r46;
ld.shared.u32 %r7, [%r47];
add.s32 %r48, %r5, %r46;
ld.shared.u32 %r8, [%r48];
setp.eq.s32 %p2, %r82, 0;
mov.u32 %r85, %r88;
@%p2 bra LBB0_5;

add.s32 %r9, %r2, %r46;
mov.u32 %r85, 0;
mov.u32 %r84, %r82;

LBB0_4:
add.s32 %r51, %r85, %r84;
min.u32 %r52, %r51, %r82;
shl.b32 %r53, %r52, 2;
add.s32 %r54, %r9, %r53;
ld.shared.u32 %r55, [%r54+-4];
setp.lt.u32 %p3, %r55, %r4;
selp.b32 %r85, %r52, %r85, %p3;
shr.u32 %r84, %r84, 1;
setp.ne.s32 %p4, %r84, 0;
@%p4 bra LBB0_4;

LBB0_5:
@%p2 bra LBB0_8;

mov.u32 %r88, 0;
mov.u32 %r87, %r82;

LBB0_7:
add.s32 %r58, %r88, %r87;
min.u32 %r59, %r58, %r82;
shl.b32 %r60, %r59, 2;
add.s32 %r61, %r2, %r60;
ld.shared.u32 %r62, [%r61+-4];
setp.gt.u32 %p6, %r62, %r7;
selp.b32 %r88, %r88, %r59, %p6;
shr.u32 %r87, %r87, 1;
setp.ne.s32 %p7, %r87, 0;
@%p7 bra LBB0_7;

LBB0_8:
bar.sync 0;
shl.b32 %r63, %r85, 2;
add.s32 %r64, %r3, %r63;
st.shared.u32 [%r64], %r4;
add.s32 %r65, %r5, %r63;
st.shared.u32 [%r65], %r6;
shl.b32 %r66, %r88, 2;
add.s32 %r67, %r3, %r66;
st.shared.u32 [%r67], %r7;
add.s32 %r68, %r5, %r66;
st.shared.u32 [%r68], %r8;
shl.b32 %r82, %r82, 1;
setp.lt.u32 %p8, %r82, %r21;
@%p8 bra LBB0_2;

LBB0_9:
bar.sync 0;
ld.shared.u32 %r73, [%r29];
cvta.to.global.u64 %rd10, %rd1;
add.s64 %rd12, %rd10, %rd6;
st.global.u32 [%rd12], %r73;
ld.shared.u32 %r79, [%r32];
cvta.to.global.u64 %rd13, %rd2;
add.s64 %rd14, %rd13, %rd6;
st.global.u32 [%rd14], %r79;
ld.shared.u32 %r80, [%r29+2048];
st.global.u32 [%rd12+2048], %r80;
ld.shared.u32 %r81, [%r32+2048];
st.global.u32 [%rd14+2048], %r81;
ret;

}

.visible .entry _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj(
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_0,
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_1,
.param .u64 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_2,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_3,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_4,
.param .u32 _Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_5
)
{
.reg .pred %p<12>;
.reg .b32 %r<89>;
.reg .b64 %rd<38>;


ld.param.u64 %rd6, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_0];
ld.param.u64 %rd7, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_1];
ld.param.u64 %rd8, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_2];
ld.param.u32 %r20, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_3];
ld.param.u32 %r21, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_4];
ld.param.u32 %r22, [_Z25generateSampleRanksKernelILj1EEvPjS0_S0_jjj_param_5];
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r1, %r23, %r24, %r25;
setp.ge.u32 %p1, %r1, %r22;
@%p1 bra LBB1_11;

shr.u32 %r26, %r20, 7;
add.s32 %r27, %r26, -1;
and.b32 %r2, %r27, %r1;
sub.s32 %r28, %r1, %r2;
shl.b32 %r29, %r28, 8;
cvta.to.global.u64 %rd9, %rd8;
mul.wide.u32 %rd10, %r29, 4;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r30, %r28, 1;
and.b32 %r31, %r30, 33554430;
cvt.u64.u32 %rd2, %r31;
cvta.to.global.u64 %rd11, %rd7;
shl.b32 %r32, %r28, 3;
cvt.u64.u32 %rd12, %r32;
and.b64 %rd13, %rd12, 134217720;
add.s64 %rd3, %rd11, %rd13;
sub.s32 %r33, %r21, %r29;
sub.s32 %r34, %r33, %r20;
min.u32 %r3, %r34, %r20;
and.b32 %r35, %r20, 127;
setp.ne.s32 %p2, %r35, 0;
selp.u32 %r36, 1, 0, %p2;
add.s32 %r37, %r26, %r36;
setp.ge.u32 %p3, %r2, %r37;
@%p3 bra LBB1_6;

shl.b32 %r4, %r2, 7;
cvta.to.global.u64 %rd14, %rd6;
shl.b64 %rd15, %rd2, 2;
add.s64 %rd16, %rd14, %rd15;
mul.wide.u32 %rd17, %r2, 4;
add.s64 %rd18, %rd16, %rd17;
st.global.u32 [%rd18], %r4;
setp.eq.s32 %p4, %r3, 0;
mov.u32 %r85, 0;
@%p4 bra LBB1_5;

mul.wide.u32 %rd19, %r4, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.u32 %r5, [%rd20];
add.s32 %r40, %r3, -1;
clz.b32 %r41, %r40;
mov.u32 %r42, 32;
sub.s32 %r43, %r42, %r41;
mov.u32 %r44, 1;
shl.b32 %r84, %r44, %r43;
mul.wide.u32 %rd21, %r20, 4;
add.s64 %rd4, %rd1, %rd21;
mov.u32 %r85, 0;

LBB1_4:
add.s32 %r45, %r85, %r84;
min.u32 %r46, %r45, %r3;
add.s32 %r47, %r46, -1;
mul.wide.u32 %rd22, %r47, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.u32 %r48, [%rd23];
setp.lt.u32 %p5, %r48, %r5;
selp.b32 %r85, %r46, %r85, %p5;
shr.u32 %r84, %r84, 1;
setp.ne.s32 %p6, %r84, 0;
@%p6 bra LBB1_4;

LBB1_5:
add.s64 %rd25, %rd3, %rd17;
st.global.u32 [%rd25], %r85;

LBB1_6:
and.b32 %r56, %r3, 127;
setp.ne.s32 %p7, %r56, 0;
selp.u32 %r57, 1, 0, %p7;
shr.u32 %r58, %r3, 7;
add.s32 %r59, %r58, %r57;
setp.ge.u32 %p8, %r2, %r59;
@%p8 bra LBB1_11;

shl.b32 %r12, %r2, 7;
add.s32 %r62, %r2, %r26;
cvt.u64.u32 %rd5, %r62;
mul.wide.u32 %rd26, %r62, 4;
add.s64 %rd27, %rd3, %rd26;
st.global.u32 [%rd27], %r12;
setp.eq.s32 %p9, %r20, 0;
mov.u32 %r88, 0;
@%p9 bra LBB1_10;

add.s32 %r64, %r12, %r20;
mul.wide.u32 %rd28, %r64, 4;
add.s64 %rd29, %rd1, %rd28;
ld.global.u32 %r13, [%rd29];
add.s32 %r65, %r20, -1;
clz.b32 %r66, %r65;
mov.u32 %r67, 32;
sub.s32 %r68, %r67, %r66;
mov.u32 %r69, 1;
shl.b32 %r87, %r69, %r68;
mov.u32 %r88, 0;

LBB1_9:
add.s32 %r70, %r88, %r87;
min.u32 %r71, %r70, %r20;
add.s32 %r72, %r71, -1;
mul.wide.u32 %rd30, %r72, 4;
add.s64 %rd31, %rd1, %rd30;
ld.global.u32 %r73, [%rd31];
setp.gt.u32 %p10, %r73, %r13;
selp.b32 %r88, %r88, %r71, %p10;
shr.u32 %r87, %r87, 1;
setp.ne.s32 %p11, %r87, 0;
@%p11 bra LBB1_9;

LBB1_10:
cvta.to.global.u64 %rd32, %rd6;
add.s64 %rd35, %rd32, %rd13;
shl.b64 %rd36, %rd5, 2;
add.s64 %rd37, %rd35, %rd36;
st.global.u32 [%rd37], %r88;

LBB1_11:
ret;

}

.visible .entry _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj(
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_0,
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_1,
.param .u64 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_2,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_3,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_4,
.param .u32 _Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_5
)
{
.reg .pred %p<12>;
.reg .b32 %r<89>;
.reg .b64 %rd<38>;


ld.param.u64 %rd6, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_0];
ld.param.u64 %rd7, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_1];
ld.param.u64 %rd8, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_2];
ld.param.u32 %r20, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_3];
ld.param.u32 %r21, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_4];
ld.param.u32 %r22, [_Z25generateSampleRanksKernelILj0EEvPjS0_S0_jjj_param_5];
mov.u32 %r23, %ctaid.x;
mov.u32 %r24, %ntid.x;
mov.u32 %r25, %tid.x;
mad.lo.s32 %r1, %r23, %r24, %r25;
setp.ge.u32 %p1, %r1, %r22;
@%p1 bra LBB2_11;

shr.u32 %r26, %r20, 7;
add.s32 %r27, %r26, -1;
and.b32 %r2, %r27, %r1;
sub.s32 %r28, %r1, %r2;
shl.b32 %r29, %r28, 8;
cvta.to.global.u64 %rd9, %rd8;
mul.wide.u32 %rd10, %r29, 4;
add.s64 %rd1, %rd9, %rd10;
shl.b32 %r30, %r28, 1;
and.b32 %r31, %r30, 33554430;
cvt.u64.u32 %rd2, %r31;
cvta.to.global.u64 %rd11, %rd7;
shl.b32 %r32, %r28, 3;
cvt.u64.u32 %rd12, %r32;
and.b64 %rd13, %rd12, 134217720;
add.s64 %rd3, %rd11, %rd13;
sub.s32 %r33, %r21, %r29;
sub.s32 %r34, %r33, %r20;
min.u32 %r3, %r34, %r20;
and.b32 %r35, %r20, 127;
setp.ne.s32 %p2, %r35, 0;
selp.u32 %r36, 1, 0, %p2;
add.s32 %r37, %r26, %r36;
setp.ge.u32 %p3, %r2, %r37;
@%p3 bra LBB2_6;

shl.b32 %r4, %r2, 7;
cvta.to.global.u64 %rd14, %rd6;
shl.b64 %rd15, %rd2, 2;
add.s64 %rd16, %rd14, %rd15;
mul.wide.u32 %rd17, %r2, 4;
add.s64 %rd18, %rd16, %rd17;
st.global.u32 [%rd18], %r4;
setp.eq.s32 %p4, %r3, 0;
mov.u32 %r85, 0;
@%p4 bra LBB2_5;

mul.wide.u32 %rd19, %r4, 4;
add.s64 %rd20, %rd1, %rd19;
ld.global.u32 %r5, [%rd20];
add.s32 %r40, %r3, -1;
clz.b32 %r41, %r40;
mov.u32 %r42, 32;
sub.s32 %r43, %r42, %r41;
mov.u32 %r44, 1;
shl.b32 %r84, %r44, %r43;
mul.wide.u32 %rd21, %r20, 4;
add.s64 %rd4, %rd1, %rd21;
mov.u32 %r85, 0;

LBB2_4:
add.s32 %r45, %r85, %r84;
min.u32 %r46, %r45, %r3;
add.s32 %r47, %r46, -1;
mul.wide.u32 %rd22, %r47, 4;
add.s64 %rd23, %rd4, %rd22;
ld.global.u32 %r48, [%rd23];
setp.gt.u32 %p5, %r48, %r5;
selp.b32 %r85, %r46, %r85, %p5;
shr.u32 %r84, %r84, 1;
setp.ne.s32 %p6, %r84, 0;
@%p6 bra LBB2_4;

LBB2_5:
add.s64 %rd25, %rd3, %rd17;
st.global.u32 [%rd25], %r85;

LBB2_6:
and.b32 %r56, %r3, 127;
setp.ne.s32 %p7, %r56, 0;
selp.u32 %r57, 1, 0, %p7;
shr.u32 %r58, %r3, 7;
add.s32 %r59, %r58, %r57;
setp.ge.u32 %p8, %r2, %r59;
@%p8 bra LBB2_11;

shl.b32 %r12, %r2, 7;
add.s32 %r62, %r2, %r26;
cvt.u64.u32 %rd5, %r62;
mul.wide.u32 %rd26, %r62, 4;
add.s64 %rd27, %rd3, %rd26;
st.global.u32 [%rd27], %r12;
setp.eq.s32 %p9, %r20, 0;
mov.u32 %r88, 0;
@%p9 bra LBB2_10;

add.s32 %r64, %r12, %r20;
mul.wide.u32 %rd28, %r64, 4;
add.s64 %rd29, %rd1, %rd28;
ld.global.u32 %r13, [%rd29];
add.s32 %r65, %r20, -1;
clz.b32 %r66, %r65;
mov.u32 %r67, 32;
sub.s32 %r68, %r67, %r66;
mov.u32 %r69, 1;
shl.b32 %r87, %r69, %r68;
mov.u32 %r88, 0;

LBB2_9:
add.s32 %r70, %r88, %r87;
min.u32 %r71, %r70, %r20;
add.s32 %r72, %r71, -1;
mul.wide.u32 %rd30, %r72, 4;
add.s64 %rd31, %rd1, %rd30;
ld.global.u32 %r73, [%rd31];
setp.lt.u32 %p10, %r73, %r13;
selp.b32 %r88, %r88, %r71, %p10;
shr.u32 %r87, %r87, 1;
setp.ne.s32 %p11, %r87, 0;
@%p11 bra LBB2_9;

LBB2_10:
cvta.to.global.u64 %rd32, %rd6;
add.s64 %rd35, %rd32, %rd13;
shl.b64 %rd36, %rd5, 2;
add.s64 %rd37, %rd35, %rd36;
st.global.u32 [%rd37], %r88;

LBB2_11:
ret;

}

.visible .entry _Z26mergeRanksAndIndicesKernelPjS_jjj(
.param .u64 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_0,
.param .u64 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_1,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_2,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_3,
.param .u32 _Z26mergeRanksAndIndicesKernelPjS_jjj_param_4
)
{
.reg .pred %p<12>;
.reg .b32 %r<69>;
.reg .b64 %rd<22>;


ld.param.u64 %rd4, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_0];
ld.param.u64 %rd5, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_1];
ld.param.u32 %r19, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_2];
ld.param.u32 %r20, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_3];
ld.param.u32 %r21, [_Z26mergeRanksAndIndicesKernelPjS_jjj_param_4];
mov.u32 %r22, %ctaid.x;
mov.u32 %r23, %ntid.x;
mov.u32 %r24, %tid.x;
mad.lo.s32 %r1, %r22, %r23, %r24;
setp.ge.u32 %p1, %r1, %r21;
@%p1 bra LBB3_11;

cvta.to.global.u64 %rd6, %rd5;
shr.u32 %r25, %r19, 7;
add.s32 %r26, %r25, -1;
and.b32 %r2, %r26, %r1;
sub.s32 %r27, %r1, %r2;
shl.b32 %r28, %r27, 8;
shl.b32 %r29, %r27, 1;
mul.wide.u32 %rd7, %r29, 4;
add.s64 %rd1, %rd6, %rd7;
cvta.to.global.u64 %rd8, %rd4;
add.s64 %rd2, %rd8, %rd7;
sub.s32 %r30, %r20, %r28;
sub.s32 %r31, %r30, %r19;
min.u32 %r32, %r31, %r19;
and.b32 %r33, %r19, 127;
setp.ne.s32 %p2, %r33, 0;
selp.u32 %r34, 1, 0, %p2;
add.s32 %r3, %r25, %r34;
and.b32 %r35, %r32, 127;
setp.ne.s32 %p3, %r35, 0;
shr.u32 %r36, %r32, 7;
selp.u32 %r37, 1, 0, %p3;
add.s32 %r4, %r36, %r37;
setp.ge.u32 %p4, %r2, %r3;
@%p4 bra LBB3_6;

mul.wide.u32 %rd9, %r2, 4;
add.s64 %rd10, %rd1, %rd9;
ld.global.u32 %r5, [%rd10];
setp.eq.s32 %p5, %r4, 0;
mov.u32 %r65, 0;
@%p5 bra LBB3_5;

add.s32 %r40, %r4, -1;
clz.b32 %r41, %r40;
mov.u32 %r42, 32;
sub.s32 %r43, %r42, %r41;
mov.u32 %r44, 1;
shl.b32 %r64, %r44, %r43;
mul.wide.u32 %rd11, %r3, 4;
add.s64 %rd3, %rd1, %rd11;
mov.u32 %r65, 0;

LBB3_4:
add.s32 %r45, %r65, %r64;
min.u32 %r46, %r45, %r4;
add.s32 %r47, %r46, -1;
mul.wide.u32 %rd12, %r47, 4;
add.s64 %rd13, %rd3, %rd12;
ld.global.u32 %r48, [%rd13];
setp.lt.u32 %p6, %r48, %r5;
selp.b32 %r65, %r46, %r65, %p6;
shr.u32 %r64, %r64, 1;
setp.ne.s32 %p7, %r64, 0;
@%p7 bra LBB3_4;

LBB3_5:
add.s32 %r49, %r65, %r2;
mul.wide.u32 %rd14, %r49, 4;
add.s64 %rd15, %rd2, %rd14;
st.global.u32 [%rd15], %r5;

LBB3_6:
setp.ge.u32 %p8, %r2, %r4;
@%p8 bra LBB3_11;

add.s32 %r51, %r3, %r2;
mul.wide.u32 %rd16, %r51, 4;
add.s64 %rd17, %rd1, %rd16;
ld.global.u32 %r12, [%rd17];
setp.eq.s32 %p9, %r3, 0;
mov.u32 %r68, 0;
@%p9 bra LBB3_10;

add.s32 %r53, %r3, -1;
clz.b32 %r54, %r53;
mov.u32 %r55, 32;
sub.s32 %r56, %r55, %r54;
mov.u32 %r57, 1;
shl.b32 %r67, %r57, %r56;
mov.u32 %r68, 0;

LBB3_9:
add.s32 %r58, %r68, %r67;
min.u32 %r59, %r58, %r3;
add.s32 %r60, %r59, -1;
mul.wide.u32 %rd18, %r60, 4;
add.s64 %rd19, %rd1, %rd18;
ld.global.u32 %r61, [%rd19];
setp.gt.u32 %p10, %r61, %r12;
selp.b32 %r68, %r68, %r59, %p10;
shr.u32 %r67, %r67, 1;
setp.ne.s32 %p11, %r67, 0;
@%p11 bra LBB3_9;

LBB3_10:
add.s32 %r62, %r68, %r2;
mul.wide.u32 %rd20, %r62, 4;
add.s64 %rd21, %rd2, %rd20;
st.global.u32 [%rd21], %r12;

LBB3_11:
ret;

}

.visible .entry _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<32>;
.reg .b32 %r<205>;
.reg .b64 %rd<37>;

	.shared .align 4 .b8 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key[1024];

	.shared .align 4 .b8 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val[1024];

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstA;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstB;

ld.param.u64 %rd10, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd11, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd12, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd13, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r35, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r36, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_7];
bfe.u32 %r37, %r35, 6, 25;
add.s32 %r38, %r37, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r38, %r1;
sub.s32 %r39, %r1, %r2;
shl.b32 %r3, %r39, 7;
mov.u32 %r4, %tid.x;
setp.ne.s32 %p1, %r4, 0;
@%p1 bra LBB4_6;

sub.s32 %r40, %r36, %r3;
sub.s32 %r41, %r40, %r35;
min.u32 %r196, %r41, %r35;
and.b32 %r42, %r35, 127;
setp.ne.s32 %p2, %r42, 0;
selp.u32 %r43, 1, 0, %p2;
and.b32 %r44, %r196, 127;
setp.ne.s32 %p3, %r44, 0;
shr.u32 %r45, %r196, 7;
selp.u32 %r46, 1, 0, %p3;
shr.u32 %r47, %r35, 7;
add.s32 %r48, %r47, %r43;
add.s32 %r49, %r48, %r45;
add.s32 %r6, %r49, %r46;
cvta.to.global.u64 %rd14, %rd12;
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd1, %rd14, %rd15;
ld.global.u32 %r7, [%rd1];
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA], %r7;
cvta.to.global.u64 %rd16, %rd13;
add.s64 %rd2, %rd16, %rd15;
ld.global.u32 %r8, [%rd2];
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB], %r8;
add.s32 %r9, %r2, 1;
setp.ge.u32 %p4, %r9, %r6;
mov.u32 %r195, %r35;
@%p4 bra LBB4_3;

ld.global.u32 %r195, [%rd1+4];

LBB4_3:
@%p4 bra LBB4_5;

ld.global.u32 %r196, [%rd2+4];

LBB4_5:
sub.s32 %r50, %r195, %r7;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA], %r50;
sub.s32 %r51, %r196, %r8;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB], %r51;
add.s32 %r52, %r8, %r7;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstA], %r52;
add.s32 %r53, %r8, %r195;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstB], %r53;

LBB4_6:
cvt.u64.u32 %rd3, %r3;
cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r3, 4;
add.s64 %rd4, %rd17, %rd18;
cvta.to.global.u64 %rd19, %rd11;
add.s64 %rd5, %rd19, %rd18;
bar.sync 0;
ld.shared.u32 %r54, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p6, %r4, %r54;
shl.b32 %r55, %r4, 2;
mov.u32 %r56, _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_key;
add.s32 %r14, %r56, %r55;
mov.u32 %r57, _ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE5s_val;
add.s32 %r15, %r57, %r55;
@%p6 bra LBB4_8;

ld.shared.u32 %r58, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcA];
add.s32 %r59, %r58, %r4;
mul.wide.u32 %rd20, %r59, 4;
add.s64 %rd21, %rd4, %rd20;
ld.global.u32 %r60, [%rd21];
st.shared.u32 [%r14], %r60;
add.s64 %rd22, %rd5, %rd20;
ld.global.u32 %r61, [%rd22];
st.shared.u32 [%r15], %r61;

LBB4_8:
ld.shared.u32 %r62, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p7, %r4, %r62;
@%p7 bra LBB4_10;

ld.shared.u32 %r63, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startSrcB];
add.s32 %r64, %r4, %r35;
add.s32 %r65, %r64, %r63;
mul.wide.u32 %rd23, %r65, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.u32 %r66, [%rd24];
st.shared.u32 [%r14+512], %r66;
add.s64 %rd25, %rd5, %rd23;
ld.global.u32 %r67, [%rd25];
st.shared.u32 [%r15+512], %r67;

LBB4_10:
bar.sync 0;
ld.shared.u32 %r16, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
mov.u32 %r200, 0;
ld.shared.u32 %r17, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p8, %r4, %r17;
@%p8 bra LBB4_14;

ld.shared.u32 %r198, [%r14];
mov.u32 %r197, 0;
ld.shared.u32 %r199, [%r15];
setp.eq.s32 %p9, %r16, 0;
@%p9 bra LBB4_13;

min.u32 %r71, %r16, 128;
add.s32 %r73, %r56, 512;
shl.b32 %r74, %r71, 2;
add.s32 %r75, %r73, %r74;
ld.shared.u32 %r76, [%r75+-4];
setp.lt.u32 %p10, %r76, %r198;
selp.b32 %r77, %r71, 0, %p10;
add.s32 %r78, %r77, 64;
min.u32 %r79, %r78, %r16;
shl.b32 %r80, %r79, 2;
add.s32 %r81, %r73, %r80;
ld.shared.u32 %r82, [%r81+-4];
setp.lt.u32 %p11, %r82, %r198;
selp.b32 %r83, %r79, %r77, %p11;
add.s32 %r84, %r83, 32;
min.u32 %r85, %r84, %r16;
shl.b32 %r86, %r85, 2;
add.s32 %r87, %r73, %r86;
ld.shared.u32 %r88, [%r87+-4];
setp.lt.u32 %p12, %r88, %r198;
selp.b32 %r89, %r85, %r83, %p12;
add.s32 %r90, %r89, 16;
min.u32 %r91, %r90, %r16;
shl.b32 %r92, %r91, 2;
add.s32 %r93, %r73, %r92;
ld.shared.u32 %r94, [%r93+-4];
setp.lt.u32 %p13, %r94, %r198;
selp.b32 %r95, %r91, %r89, %p13;
add.s32 %r96, %r95, 8;
min.u32 %r97, %r96, %r16;
shl.b32 %r98, %r97, 2;
add.s32 %r99, %r73, %r98;
ld.shared.u32 %r100, [%r99+-4];
setp.lt.u32 %p14, %r100, %r198;
selp.b32 %r101, %r97, %r95, %p14;
add.s32 %r102, %r101, 4;
min.u32 %r103, %r102, %r16;
shl.b32 %r104, %r103, 2;
add.s32 %r105, %r73, %r104;
ld.shared.u32 %r106, [%r105+-4];
setp.lt.u32 %p15, %r106, %r198;
selp.b32 %r107, %r103, %r101, %p15;
add.s32 %r108, %r107, 2;
min.u32 %r109, %r108, %r16;
shl.b32 %r110, %r109, 2;
add.s32 %r111, %r73, %r110;
ld.shared.u32 %r112, [%r111+-4];
setp.lt.u32 %p16, %r112, %r198;
selp.b32 %r113, %r109, %r107, %p16;
add.s32 %r114, %r113, 1;
min.u32 %r115, %r114, %r16;
shl.b32 %r116, %r115, 2;
add.s32 %r117, %r73, %r116;
ld.shared.u32 %r118, [%r117+-4];
setp.lt.u32 %p17, %r118, %r198;
selp.b32 %r197, %r115, %r113, %p17;

LBB4_13:
add.s32 %r200, %r197, %r4;

LBB4_14:
mov.u32 %r204, 0;
setp.ge.u32 %p18, %r4, %r16;
@%p18 bra LBB4_18;

ld.shared.u32 %r202, [%r14+512];
mov.u32 %r201, 0;
ld.shared.u32 %r203, [%r15+512];
setp.eq.s32 %p19, %r17, 0;
@%p19 bra LBB4_17;

min.u32 %r122, %r17, 128;
shl.b32 %r123, %r122, 2;
add.s32 %r125, %r56, %r123;
ld.shared.u32 %r126, [%r125+-4];
setp.gt.u32 %p20, %r126, %r202;
selp.b32 %r127, 0, %r122, %p20;
add.s32 %r128, %r127, 64;
min.u32 %r129, %r128, %r17;
shl.b32 %r130, %r129, 2;
add.s32 %r131, %r56, %r130;
ld.shared.u32 %r132, [%r131+-4];
setp.gt.u32 %p21, %r132, %r202;
selp.b32 %r133, %r127, %r129, %p21;
add.s32 %r134, %r133, 32;
min.u32 %r135, %r134, %r17;
shl.b32 %r136, %r135, 2;
add.s32 %r137, %r56, %r136;
ld.shared.u32 %r138, [%r137+-4];
setp.gt.u32 %p22, %r138, %r202;
selp.b32 %r139, %r133, %r135, %p22;
add.s32 %r140, %r139, 16;
min.u32 %r141, %r140, %r17;
shl.b32 %r142, %r141, 2;
add.s32 %r143, %r56, %r142;
ld.shared.u32 %r144, [%r143+-4];
setp.gt.u32 %p23, %r144, %r202;
selp.b32 %r145, %r139, %r141, %p23;
add.s32 %r146, %r145, 8;
min.u32 %r147, %r146, %r17;
shl.b32 %r148, %r147, 2;
add.s32 %r149, %r56, %r148;
ld.shared.u32 %r150, [%r149+-4];
setp.gt.u32 %p24, %r150, %r202;
selp.b32 %r151, %r145, %r147, %p24;
add.s32 %r152, %r151, 4;
min.u32 %r153, %r152, %r17;
shl.b32 %r154, %r153, 2;
add.s32 %r155, %r56, %r154;
ld.shared.u32 %r156, [%r155+-4];
setp.gt.u32 %p25, %r156, %r202;
selp.b32 %r157, %r151, %r153, %p25;
add.s32 %r158, %r157, 2;
min.u32 %r159, %r158, %r17;
shl.b32 %r160, %r159, 2;
add.s32 %r161, %r56, %r160;
ld.shared.u32 %r162, [%r161+-4];
setp.gt.u32 %p26, %r162, %r202;
selp.b32 %r163, %r157, %r159, %p26;
add.s32 %r164, %r163, 1;
min.u32 %r165, %r164, %r17;
shl.b32 %r166, %r165, 2;
add.s32 %r167, %r56, %r166;
ld.shared.u32 %r168, [%r167+-4];
setp.gt.u32 %p27, %r168, %r202;
selp.b32 %r201, %r163, %r165, %p27;

LBB4_17:
add.s32 %r204, %r201, %r4;

LBB4_18:
bar.sync 0;
@%p8 bra LBB4_20;

shl.b32 %r169, %r200, 2;
add.s32 %r171, %r56, %r169;
st.shared.u32 [%r171], %r198;
add.s32 %r173, %r57, %r169;
st.shared.u32 [%r173], %r199;

LBB4_20:
@%p18 bra LBB4_22;

shl.b32 %r174, %r204, 2;
add.s32 %r176, %r56, %r174;
st.shared.u32 [%r176], %r202;
add.s32 %r178, %r57, %r174;
st.shared.u32 [%r178], %r203;

LBB4_22:
ld.param.u64 %rd36, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd35, [_Z30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jj_param_0];
cvta.to.global.u64 %rd26, %rd35;
shl.b64 %rd27, %rd3, 2;
add.s64 %rd6, %rd26, %rd27;
cvta.to.global.u64 %rd28, %rd36;
add.s64 %rd7, %rd28, %rd27;
bar.sync 0;
ld.shared.u32 %r34, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p30, %r4, %r34;
@%p30 bra LBB4_24;

ld.shared.u32 %r179, [%r14];
ld.shared.u32 %r180, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstA];
add.s32 %r181, %r180, %r4;
mul.wide.u32 %rd29, %r181, 4;
add.s64 %rd30, %rd6, %rd29;
st.global.u32 [%rd30], %r179;
ld.shared.u32 %r182, [%r15];
add.s64 %rd31, %rd7, %rd29;
st.global.u32 [%rd31], %r182;

LBB4_24:
ld.shared.u32 %r183, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p31, %r4, %r183;
@%p31 bra LBB4_26;

add.s32 %r184, %r34, %r4;
shl.b32 %r185, %r184, 2;
add.s32 %r187, %r56, %r185;
ld.shared.u32 %r188, [%r187];
ld.shared.u32 %r189, [_ZZ30mergeElementaryIntervalsKernelILj1EEvPjS0_S0_S0_S0_S0_jjE9startDstB];
add.s32 %r190, %r189, %r4;
mul.wide.u32 %rd32, %r190, 4;
add.s64 %rd33, %rd6, %rd32;
st.global.u32 [%rd33], %r188;
add.s32 %r192, %r57, %r185;
ld.shared.u32 %r193, [%r192];
add.s64 %rd34, %rd7, %rd32;
st.global.u32 [%rd34], %r193;

LBB4_26:
ret;

}

.visible .entry _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj(
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4,
.param .u64 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5,
.param .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6,
.param .u32 _Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7
)
{
.reg .pred %p<32>;
.reg .b32 %r<205>;
.reg .b64 %rd<37>;

	.shared .align 4 .b8 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key[1024];

	.shared .align 4 .b8 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val[1024];

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstA;

	.shared .align 4 .u32 _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstB;

ld.param.u64 %rd10, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_2];
ld.param.u64 %rd11, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_3];
ld.param.u64 %rd12, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_4];
ld.param.u64 %rd13, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_5];
ld.param.u32 %r35, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_6];
ld.param.u32 %r36, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_7];
bfe.u32 %r37, %r35, 6, 25;
add.s32 %r38, %r37, -1;
mov.u32 %r1, %ctaid.x;
and.b32 %r2, %r38, %r1;
sub.s32 %r39, %r1, %r2;
shl.b32 %r3, %r39, 7;
mov.u32 %r4, %tid.x;
setp.ne.s32 %p1, %r4, 0;
@%p1 bra LBB5_6;

sub.s32 %r40, %r36, %r3;
sub.s32 %r41, %r40, %r35;
min.u32 %r196, %r41, %r35;
and.b32 %r42, %r35, 127;
setp.ne.s32 %p2, %r42, 0;
selp.u32 %r43, 1, 0, %p2;
and.b32 %r44, %r196, 127;
setp.ne.s32 %p3, %r44, 0;
shr.u32 %r45, %r196, 7;
selp.u32 %r46, 1, 0, %p3;
shr.u32 %r47, %r35, 7;
add.s32 %r48, %r47, %r43;
add.s32 %r49, %r48, %r45;
add.s32 %r6, %r49, %r46;
cvta.to.global.u64 %rd14, %rd12;
mul.wide.u32 %rd15, %r1, 4;
add.s64 %rd1, %rd14, %rd15;
ld.global.u32 %r7, [%rd1];
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA], %r7;
cvta.to.global.u64 %rd16, %rd13;
add.s64 %rd2, %rd16, %rd15;
ld.global.u32 %r8, [%rd2];
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB], %r8;
add.s32 %r9, %r2, 1;
setp.ge.u32 %p4, %r9, %r6;
mov.u32 %r195, %r35;
@%p4 bra LBB5_3;

ld.global.u32 %r195, [%rd1+4];

LBB5_3:
@%p4 bra LBB5_5;

ld.global.u32 %r196, [%rd2+4];

LBB5_5:
sub.s32 %r50, %r195, %r7;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA], %r50;
sub.s32 %r51, %r196, %r8;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB], %r51;
add.s32 %r52, %r8, %r7;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstA], %r52;
add.s32 %r53, %r8, %r195;
st.shared.u32 [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstB], %r53;

LBB5_6:
cvt.u64.u32 %rd3, %r3;
cvta.to.global.u64 %rd17, %rd10;
mul.wide.u32 %rd18, %r3, 4;
add.s64 %rd4, %rd17, %rd18;
cvta.to.global.u64 %rd19, %rd11;
add.s64 %rd5, %rd19, %rd18;
bar.sync 0;
ld.shared.u32 %r54, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p6, %r4, %r54;
shl.b32 %r55, %r4, 2;
mov.u32 %r56, _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_key;
add.s32 %r14, %r56, %r55;
mov.u32 %r57, _ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE5s_val;
add.s32 %r15, %r57, %r55;
@%p6 bra LBB5_8;

ld.shared.u32 %r58, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcA];
add.s32 %r59, %r58, %r4;
mul.wide.u32 %rd20, %r59, 4;
add.s64 %rd21, %rd4, %rd20;
ld.global.u32 %r60, [%rd21];
st.shared.u32 [%r14], %r60;
add.s64 %rd22, %rd5, %rd20;
ld.global.u32 %r61, [%rd22];
st.shared.u32 [%r15], %r61;

LBB5_8:
ld.shared.u32 %r62, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p7, %r4, %r62;
@%p7 bra LBB5_10;

ld.shared.u32 %r63, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startSrcB];
add.s32 %r64, %r4, %r35;
add.s32 %r65, %r64, %r63;
mul.wide.u32 %rd23, %r65, 4;
add.s64 %rd24, %rd4, %rd23;
ld.global.u32 %r66, [%rd24];
st.shared.u32 [%r14+512], %r66;
add.s64 %rd25, %rd5, %rd23;
ld.global.u32 %r67, [%rd25];
st.shared.u32 [%r15+512], %r67;

LBB5_10:
bar.sync 0;
ld.shared.u32 %r16, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
mov.u32 %r200, 0;
ld.shared.u32 %r17, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p8, %r4, %r17;
@%p8 bra LBB5_14;

ld.shared.u32 %r198, [%r14];
mov.u32 %r197, 0;
ld.shared.u32 %r199, [%r15];
setp.eq.s32 %p9, %r16, 0;
@%p9 bra LBB5_13;

min.u32 %r71, %r16, 128;
add.s32 %r73, %r56, 512;
shl.b32 %r74, %r71, 2;
add.s32 %r75, %r73, %r74;
ld.shared.u32 %r76, [%r75+-4];
setp.gt.u32 %p10, %r76, %r198;
selp.b32 %r77, %r71, 0, %p10;
add.s32 %r78, %r77, 64;
min.u32 %r79, %r78, %r16;
shl.b32 %r80, %r79, 2;
add.s32 %r81, %r73, %r80;
ld.shared.u32 %r82, [%r81+-4];
setp.gt.u32 %p11, %r82, %r198;
selp.b32 %r83, %r79, %r77, %p11;
add.s32 %r84, %r83, 32;
min.u32 %r85, %r84, %r16;
shl.b32 %r86, %r85, 2;
add.s32 %r87, %r73, %r86;
ld.shared.u32 %r88, [%r87+-4];
setp.gt.u32 %p12, %r88, %r198;
selp.b32 %r89, %r85, %r83, %p12;
add.s32 %r90, %r89, 16;
min.u32 %r91, %r90, %r16;
shl.b32 %r92, %r91, 2;
add.s32 %r93, %r73, %r92;
ld.shared.u32 %r94, [%r93+-4];
setp.gt.u32 %p13, %r94, %r198;
selp.b32 %r95, %r91, %r89, %p13;
add.s32 %r96, %r95, 8;
min.u32 %r97, %r96, %r16;
shl.b32 %r98, %r97, 2;
add.s32 %r99, %r73, %r98;
ld.shared.u32 %r100, [%r99+-4];
setp.gt.u32 %p14, %r100, %r198;
selp.b32 %r101, %r97, %r95, %p14;
add.s32 %r102, %r101, 4;
min.u32 %r103, %r102, %r16;
shl.b32 %r104, %r103, 2;
add.s32 %r105, %r73, %r104;
ld.shared.u32 %r106, [%r105+-4];
setp.gt.u32 %p15, %r106, %r198;
selp.b32 %r107, %r103, %r101, %p15;
add.s32 %r108, %r107, 2;
min.u32 %r109, %r108, %r16;
shl.b32 %r110, %r109, 2;
add.s32 %r111, %r73, %r110;
ld.shared.u32 %r112, [%r111+-4];
setp.gt.u32 %p16, %r112, %r198;
selp.b32 %r113, %r109, %r107, %p16;
add.s32 %r114, %r113, 1;
min.u32 %r115, %r114, %r16;
shl.b32 %r116, %r115, 2;
add.s32 %r117, %r73, %r116;
ld.shared.u32 %r118, [%r117+-4];
setp.gt.u32 %p17, %r118, %r198;
selp.b32 %r197, %r115, %r113, %p17;

LBB5_13:
add.s32 %r200, %r197, %r4;

LBB5_14:
mov.u32 %r204, 0;
setp.ge.u32 %p18, %r4, %r16;
@%p18 bra LBB5_18;

ld.shared.u32 %r202, [%r14+512];
mov.u32 %r201, 0;
ld.shared.u32 %r203, [%r15+512];
setp.eq.s32 %p19, %r17, 0;
@%p19 bra LBB5_17;

min.u32 %r122, %r17, 128;
shl.b32 %r123, %r122, 2;
add.s32 %r125, %r56, %r123;
ld.shared.u32 %r126, [%r125+-4];
setp.lt.u32 %p20, %r126, %r202;
selp.b32 %r127, 0, %r122, %p20;
add.s32 %r128, %r127, 64;
min.u32 %r129, %r128, %r17;
shl.b32 %r130, %r129, 2;
add.s32 %r131, %r56, %r130;
ld.shared.u32 %r132, [%r131+-4];
setp.lt.u32 %p21, %r132, %r202;
selp.b32 %r133, %r127, %r129, %p21;
add.s32 %r134, %r133, 32;
min.u32 %r135, %r134, %r17;
shl.b32 %r136, %r135, 2;
add.s32 %r137, %r56, %r136;
ld.shared.u32 %r138, [%r137+-4];
setp.lt.u32 %p22, %r138, %r202;
selp.b32 %r139, %r133, %r135, %p22;
add.s32 %r140, %r139, 16;
min.u32 %r141, %r140, %r17;
shl.b32 %r142, %r141, 2;
add.s32 %r143, %r56, %r142;
ld.shared.u32 %r144, [%r143+-4];
setp.lt.u32 %p23, %r144, %r202;
selp.b32 %r145, %r139, %r141, %p23;
add.s32 %r146, %r145, 8;
min.u32 %r147, %r146, %r17;
shl.b32 %r148, %r147, 2;
add.s32 %r149, %r56, %r148;
ld.shared.u32 %r150, [%r149+-4];
setp.lt.u32 %p24, %r150, %r202;
selp.b32 %r151, %r145, %r147, %p24;
add.s32 %r152, %r151, 4;
min.u32 %r153, %r152, %r17;
shl.b32 %r154, %r153, 2;
add.s32 %r155, %r56, %r154;
ld.shared.u32 %r156, [%r155+-4];
setp.lt.u32 %p25, %r156, %r202;
selp.b32 %r157, %r151, %r153, %p25;
add.s32 %r158, %r157, 2;
min.u32 %r159, %r158, %r17;
shl.b32 %r160, %r159, 2;
add.s32 %r161, %r56, %r160;
ld.shared.u32 %r162, [%r161+-4];
setp.lt.u32 %p26, %r162, %r202;
selp.b32 %r163, %r157, %r159, %p26;
add.s32 %r164, %r163, 1;
min.u32 %r165, %r164, %r17;
shl.b32 %r166, %r165, 2;
add.s32 %r167, %r56, %r166;
ld.shared.u32 %r168, [%r167+-4];
setp.lt.u32 %p27, %r168, %r202;
selp.b32 %r201, %r163, %r165, %p27;

LBB5_17:
add.s32 %r204, %r201, %r4;

LBB5_18:
bar.sync 0;
@%p8 bra LBB5_20;

shl.b32 %r169, %r200, 2;
add.s32 %r171, %r56, %r169;
st.shared.u32 [%r171], %r198;
add.s32 %r173, %r57, %r169;
st.shared.u32 [%r173], %r199;

LBB5_20:
@%p18 bra LBB5_22;

shl.b32 %r174, %r204, 2;
add.s32 %r176, %r56, %r174;
st.shared.u32 [%r176], %r202;
add.s32 %r178, %r57, %r174;
st.shared.u32 [%r178], %r203;

LBB5_22:
ld.param.u64 %rd36, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_1];
ld.param.u64 %rd35, [_Z30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jj_param_0];
cvta.to.global.u64 %rd26, %rd35;
shl.b64 %rd27, %rd3, 2;
add.s64 %rd6, %rd26, %rd27;
cvta.to.global.u64 %rd28, %rd36;
add.s64 %rd7, %rd28, %rd27;
bar.sync 0;
ld.shared.u32 %r34, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcA];
setp.ge.u32 %p30, %r4, %r34;
@%p30 bra LBB5_24;

ld.shared.u32 %r179, [%r14];
ld.shared.u32 %r180, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstA];
add.s32 %r181, %r180, %r4;
mul.wide.u32 %rd29, %r181, 4;
add.s64 %rd30, %rd6, %rd29;
st.global.u32 [%rd30], %r179;
ld.shared.u32 %r182, [%r15];
add.s64 %rd31, %rd7, %rd29;
st.global.u32 [%rd31], %r182;

LBB5_24:
ld.shared.u32 %r183, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE7lenSrcB];
setp.ge.u32 %p31, %r4, %r183;
@%p31 bra LBB5_26;

add.s32 %r184, %r34, %r4;
shl.b32 %r185, %r184, 2;
add.s32 %r187, %r56, %r185;
ld.shared.u32 %r188, [%r187];
ld.shared.u32 %r189, [_ZZ30mergeElementaryIntervalsKernelILj0EEvPjS0_S0_S0_S0_S0_jjE9startDstB];
add.s32 %r190, %r189, %r4;
mul.wide.u32 %rd32, %r190, 4;
add.s64 %rd33, %rd6, %rd32;
st.global.u32 [%rd33], %r188;
add.s32 %r192, %r57, %r185;
ld.shared.u32 %r193, [%r192];
add.s64 %rd34, %rd7, %rd32;
st.global.u32 [%rd34], %r193;

LBB5_26:
ret;

}


Fatbin elf code:
================
arch = sm_80
code version = [1,7]
producer = <unknown>
host = linux
compile_size = 64bit
