55. Printing statistics.

=== my_project ===

   Number of wires:                 44
   Number of wire bits:             57
   Number of public wires:           6
   Number of public wire bits:      17
   Number of ports:                  5
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $_ANDNOT_                      11
     $_AND_                          1
     $_MUX_                          3
     $_NAND_                         2
     $_NOR_                          1
     $_NOT_                          2
     $_ORNOT_                        4
     $_OR_                          16
     sky130_fd_sc_hd__dfxtp_2        4

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\my_project': 85.081600
     of which used for sequential elements: 85.081600 (100.00%)

