INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/Add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/DataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/Mux_TwoToOne.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_TwotoOne
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/ALU32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/Mux_TwotoOne_sa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_TwotoOne_sa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/Mux_TwoToOne5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_TwotoOne5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/InsMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/Add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/my_PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.srcs/sim_1/new/TEST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/大二下/机组实验/SCUP/SCUP.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
