// Seed: 1426002530
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  assign id_3 = id_3 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge !id_3) begin
    id_1 <= id_5;
  end
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
