ld ra, (sp)
>>>
.bundle_align_mode 3
ld x24, (sp)
add.uw x26, x24, x27
andi ra, x26, 0xfffffffffffffff8
