Classic Timing Analyzer report for switchled1
Mon Aug 30 23:50:36 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                         ;
+------------------------------+-------+---------------+-------------+-----------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+---------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.418 ns   ; switch[5] ; LED7[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+-----------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To      ;
+-------+-------------------+-----------------+-----------+---------+
; N/A   ; None              ; 16.418 ns       ; switch[5] ; LED7[4] ;
; N/A   ; None              ; 16.348 ns       ; switch[5] ; LED7[3] ;
; N/A   ; None              ; 16.204 ns       ; switch[6] ; LED7[4] ;
; N/A   ; None              ; 16.165 ns       ; switch[5] ; LED7[0] ;
; N/A   ; None              ; 16.134 ns       ; switch[6] ; LED7[3] ;
; N/A   ; None              ; 16.087 ns       ; switch[4] ; LED7[0] ;
; N/A   ; None              ; 16.052 ns       ; switch[7] ; LED7[4] ;
; N/A   ; None              ; 16.043 ns       ; switch[4] ; LED7[7] ;
; N/A   ; None              ; 16.035 ns       ; switch[3] ; LED7[0] ;
; N/A   ; None              ; 16.006 ns       ; switch[4] ; LED7[6] ;
; N/A   ; None              ; 15.991 ns       ; switch[3] ; LED7[7] ;
; N/A   ; None              ; 15.983 ns       ; switch[4] ; LED7[5] ;
; N/A   ; None              ; 15.982 ns       ; switch[7] ; LED7[3] ;
; N/A   ; None              ; 15.954 ns       ; switch[3] ; LED7[6] ;
; N/A   ; None              ; 15.951 ns       ; switch[6] ; LED7[0] ;
; N/A   ; None              ; 15.931 ns       ; switch[3] ; LED7[5] ;
; N/A   ; None              ; 15.799 ns       ; switch[7] ; LED7[0] ;
; N/A   ; None              ; 15.388 ns       ; switch[2] ; LED7[0] ;
; N/A   ; None              ; 15.344 ns       ; switch[2] ; LED7[7] ;
; N/A   ; None              ; 15.313 ns       ; switch[5] ; LED7[2] ;
; N/A   ; None              ; 15.307 ns       ; switch[2] ; LED7[6] ;
; N/A   ; None              ; 15.284 ns       ; switch[2] ; LED7[5] ;
; N/A   ; None              ; 15.146 ns       ; switch[0] ; LED7[4] ;
; N/A   ; None              ; 15.135 ns       ; switch[5] ; LED7[1] ;
; N/A   ; None              ; 15.099 ns       ; switch[6] ; LED7[2] ;
; N/A   ; None              ; 15.076 ns       ; switch[0] ; LED7[3] ;
; N/A   ; None              ; 15.013 ns       ; switch[4] ; LED7[1] ;
; N/A   ; None              ; 14.961 ns       ; switch[3] ; LED7[1] ;
; N/A   ; None              ; 14.947 ns       ; switch[7] ; LED7[2] ;
; N/A   ; None              ; 14.921 ns       ; switch[6] ; LED7[1] ;
; N/A   ; None              ; 14.840 ns       ; switch[1] ; LED7[7] ;
; N/A   ; None              ; 14.803 ns       ; switch[1] ; LED7[6] ;
; N/A   ; None              ; 14.791 ns       ; switch[0] ; LED7[0] ;
; N/A   ; None              ; 14.780 ns       ; switch[1] ; LED7[5] ;
; N/A   ; None              ; 14.769 ns       ; switch[7] ; LED7[1] ;
; N/A   ; None              ; 14.739 ns       ; switch[1] ; LED7[4] ;
; N/A   ; None              ; 14.669 ns       ; switch[1] ; LED7[3] ;
; N/A   ; None              ; 14.605 ns       ; switch[1] ; LED7[2] ;
; N/A   ; None              ; 14.497 ns       ; switch[1] ; LED7[0] ;
; N/A   ; None              ; 14.467 ns       ; switch[3] ; LED7[4] ;
; N/A   ; None              ; 14.439 ns       ; switch[4] ; LED7[2] ;
; N/A   ; None              ; 14.416 ns       ; switch[0] ; LED7[7] ;
; N/A   ; None              ; 14.379 ns       ; switch[0] ; LED7[6] ;
; N/A   ; None              ; 14.358 ns       ; switch[2] ; LED7[2] ;
; N/A   ; None              ; 14.356 ns       ; switch[0] ; LED7[5] ;
; N/A   ; None              ; 14.314 ns       ; switch[2] ; LED7[1] ;
; N/A   ; None              ; 14.310 ns       ; switch[3] ; LED7[3] ;
; N/A   ; None              ; 14.188 ns       ; switch[0] ; LED7[2] ;
; N/A   ; None              ; 14.171 ns       ; switch[3] ; LED7[2] ;
; N/A   ; None              ; 14.131 ns       ; switch[5] ; LED7[7] ;
; N/A   ; None              ; 14.087 ns       ; switch[5] ; LED7[6] ;
; N/A   ; None              ; 14.039 ns       ; switch[4] ; LED7[4] ;
; N/A   ; None              ; 14.004 ns       ; switch[4] ; LED7[3] ;
; N/A   ; None              ; 13.986 ns       ; switch[5] ; LED7[5] ;
; N/A   ; None              ; 13.885 ns       ; switch[6] ; LED7[6] ;
; N/A   ; None              ; 13.876 ns       ; switch[6] ; LED7[7] ;
; N/A   ; None              ; 13.866 ns       ; switch[0] ; LED7[1] ;
; N/A   ; None              ; 13.849 ns       ; switch[6] ; LED7[5] ;
; N/A   ; None              ; 13.820 ns       ; switch[2] ; LED7[4] ;
; N/A   ; None              ; 13.781 ns       ; switch[2] ; LED7[3] ;
; N/A   ; None              ; 13.733 ns       ; switch[7] ; LED7[6] ;
; N/A   ; None              ; 13.720 ns       ; switch[7] ; LED7[7] ;
; N/A   ; None              ; 13.697 ns       ; switch[7] ; LED7[5] ;
; N/A   ; None              ; 13.418 ns       ; switch[1] ; LED7[1] ;
+-------+-------------------+-----------------+-----------+---------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Aug 30 23:50:35 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off switchled1 -c switchled1 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "switch[5]" to destination pin "LED7[4]" is 16.418 ns
    Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_92; Fanout = 4; PIN Node = 'switch[5]'
    Info: 2: + IC(6.495 ns) + CELL(0.589 ns) = 8.048 ns; Loc. = LCCOMB_X23_Y4_N26; Fanout = 4; COMB Node = 'Mux7~1'
    Info: 3: + IC(0.387 ns) + CELL(0.589 ns) = 9.024 ns; Loc. = LCCOMB_X23_Y4_N12; Fanout = 2; COMB Node = 'Mux5~2'
    Info: 4: + IC(0.410 ns) + CELL(0.650 ns) = 10.084 ns; Loc. = LCCOMB_X23_Y4_N16; Fanout = 1; COMB Node = 'Mux3~0'
    Info: 5: + IC(3.048 ns) + CELL(3.286 ns) = 16.418 ns; Loc. = PIN_57; Fanout = 0; PIN Node = 'LED7[4]'
    Info: Total cell delay = 6.078 ns ( 37.02 % )
    Info: Total interconnect delay = 10.340 ns ( 62.98 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Mon Aug 30 23:50:37 2010
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


