// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module XORG (
A,B,out,VDD,GND );
input  A;
input  B;
output  out;
input  VDD;
input  GND;
wire VDD;
wire net12;
wire net11;
wire A;
wire GND;
wire B;
wire out;
wire net10;

NAND2    
 I8  ( .VDD( VDD ), .A( net12 ), .B( net11 ), .OUT( out ), .GND( GND ) );

NAND2    
 I7  ( .VDD( VDD ), .A( net10 ), .B( B ), .OUT( net11 ), .GND( GND ) );

NAND2    
 I6  ( .VDD( VDD ), .A( A ), .B( net10 ), .OUT( net12 ), .GND( GND ) );

NAND2    
 I5  ( .VDD( VDD ), .A( A ), .B( B ), .OUT( net10 ), .GND( GND ) );

endmodule

