#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5589a61ee1d0 .scope module, "data_synchronizer_tb" "data_synchronizer_tb" 2 3;
 .timescale 0 0;
P_0x5589a6202150 .param/l "BUS_WIDTH" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x5589a6202190 .param/l "DESTINATION_CLK_PERIOD" 1 2 9, +C4<00000000000000000000000000001100>;
P_0x5589a62021d0 .param/l "SOURCE_CLK_PERIOD" 1 2 8, +C4<00000000000000000000000000110010>;
P_0x5589a6202210 .param/l "STAGE_COUNT" 0 2 4, +C4<00000000000000000000000000000010>;
v0x5589a623fb50_0 .net "Q_pulse_generator_tb", 0 0, v0x5589a623ef20_0;  1 drivers
v0x5589a623fbf0_0 .var "asynchronous_data_tb", 3 0;
v0x5589a623fcc0_0 .var "asynchronous_data_valid_tb", 0 0;
v0x5589a623fd90_0 .var "destination_clk_tb", 0 0;
v0x5589a623fe30_0 .var/i "file", 31 0;
v0x5589a623fed0_0 .var/i "i", 31 0;
v0x5589a623ff90 .array "input_data", 15 0, 3 0;
v0x5589a6240050_0 .var/i "passed_test_cases", 31 0;
v0x5589a6240130_0 .var "reset_tb", 0 0;
v0x5589a62401d0_0 .net "synchronous_data_tb", 3 0, v0x5589a623f580_0;  1 drivers
v0x5589a6240290_0 .net "synchronous_data_valid_tb", 0 0, v0x5589a623f640_0;  1 drivers
v0x5589a6240360_0 .var/i "total_test_cases", 31 0;
E_0x5589a6212660 .event posedge, v0x5589a623f640_0;
S_0x5589a6205090 .scope module, "U_data_synchronizer" "data_synchronizer" 2 97, 3 3 0, S_0x5589a61ee1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "asynchronous_data_valid"
    .port_info 3 /INPUT 4 "asynchronous_data"
    .port_info 4 /OUTPUT 1 "Q_pulse_generator"
    .port_info 5 /OUTPUT 1 "synchronous_data_valid"
    .port_info 6 /OUTPUT 4 "synchronous_data"
P_0x5589a620b440 .param/l "BUS_WIDTH" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x5589a620b480 .param/l "STAGE_COUNT" 0 3 4, +C4<00000000000000000000000000000010>;
L_0x5589a6211170 .functor NOT 1, v0x5589a623ef20_0, C4<0>, C4<0>, C4<0>;
L_0x5589a6206450 .functor AND 1, L_0x5589a6211280, L_0x5589a6211170, C4<1>, C4<1>;
v0x5589a623ef20_0 .var "Q_pulse_generator", 0 0;
v0x5589a623f000_0 .net *"_s0", 0 0, L_0x5589a6211170;  1 drivers
v0x5589a623f0e0_0 .net "asynchronous_data", 3 0, v0x5589a623fbf0_0;  1 drivers
v0x5589a623f1a0_0 .net "asynchronous_data_valid", 0 0, v0x5589a623fcc0_0;  1 drivers
v0x5589a623f290_0 .net "clk", 0 0, v0x5589a623fd90_0;  1 drivers
v0x5589a623f380_0 .net "pulse_generator_output", 0 0, L_0x5589a6206450;  1 drivers
v0x5589a623f440_0 .net "reset", 0 0, v0x5589a6240130_0;  1 drivers
v0x5589a623f4e0_0 .net "synchronized_enable", 0 0, L_0x5589a6211280;  1 drivers
v0x5589a623f580_0 .var "synchronous_data", 3 0;
v0x5589a623f640_0 .var "synchronous_data_valid", 0 0;
S_0x5589a620b290 .scope module, "U_bus_synchronizer" "bus_synchronizer" 3 26, 4 3 0, S_0x5589a6205090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "asynchronous_data"
    .port_info 3 /OUTPUT 1 "synchronous_data"
P_0x5589a620b200 .param/l "BUS_WIDTH" 0 4 5, +C4<00000000000000000000000000000001>;
P_0x5589a620b240 .param/l "STAGE_COUNT" 0 4 4, +C4<00000000000000000000000000000010>;
L_0x5589a6211280 .functor BUFZ 1, v0x5589a6202bc0_0, C4<0>, C4<0>, C4<0>;
v0x5589a623e9e0_0 .net "asynchronous_data", 0 0, v0x5589a623fcc0_0;  alias, 1 drivers
v0x5589a623eac0_0 .net "clk", 0 0, v0x5589a623fd90_0;  alias, 1 drivers
v0x5589a623ebb0 .array "output_ports", 1 0;
v0x5589a623ebb0_0 .net v0x5589a623ebb0 0, 0 0, v0x5589a6205830_0; 1 drivers
v0x5589a623ebb0_1 .net v0x5589a623ebb0 1, 0 0, v0x5589a6202bc0_0; 1 drivers
v0x5589a623eca0_0 .net "reset", 0 0, v0x5589a6240130_0;  alias, 1 drivers
v0x5589a623ed90_0 .net "synchronous_data", 0 0, L_0x5589a6211280;  alias, 1 drivers
S_0x5589a62141d0 .scope module, "U0_register" "register" 4 21, 5 1 0, S_0x5589a620b290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
P_0x5589a62143a0 .param/l "BUS_WIDTH" 0 5 2, +C4<00000000000000000000000000000001>;
v0x5589a6205760_0 .net "D", 0 0, v0x5589a623fcc0_0;  alias, 1 drivers
v0x5589a6205830_0 .var "Q", 0 0;
v0x5589a6205ef0_0 .net "clk", 0 0, v0x5589a623fd90_0;  alias, 1 drivers
v0x5589a6205fc0_0 .net "reset", 0 0, v0x5589a6240130_0;  alias, 1 drivers
E_0x5589a6212050/0 .event negedge, v0x5589a6205fc0_0;
E_0x5589a6212050/1 .event posedge, v0x5589a6205ef0_0;
E_0x5589a6212050 .event/or E_0x5589a6212050/0, E_0x5589a6212050/1;
S_0x5589a623e260 .scope generate, "register_instance[1]" "register_instance[1]" 4 31, 4 31 0, S_0x5589a620b290;
 .timescale 0 0;
P_0x5589a623e470 .param/l "i" 0 4 31, +C4<01>;
S_0x5589a623e530 .scope module, "U_register" "register" 4 35, 5 1 0, S_0x5589a623e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /OUTPUT 1 "Q"
P_0x5589a623e700 .param/l "BUS_WIDTH" 0 5 2, +C4<00000000000000000000000000000001>;
v0x5589a6202ac0_0 .net "D", 0 0, v0x5589a6205830_0;  alias, 1 drivers
v0x5589a6202bc0_0 .var "Q", 0 0;
v0x5589a6206a80_0 .net "clk", 0 0, v0x5589a623fd90_0;  alias, 1 drivers
v0x5589a623e8c0_0 .net "reset", 0 0, v0x5589a6240130_0;  alias, 1 drivers
S_0x5589a623f7e0 .scope task, "initialize" "initialize" 2 68, 2 68 0, S_0x5589a61ee1d0;
 .timescale 0 0;
TD_data_synchronizer_tb.initialize ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589a623fd90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589a6240130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589a623fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5589a623fbf0_0, 0, 4;
    %end;
S_0x5589a623f980 .scope task, "reset" "reset" 2 78, 2 78 0, S_0x5589a61ee1d0;
 .timescale 0 0;
TD_data_synchronizer_tb.reset ;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589a6240130_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589a6240130_0, 0, 1;
    %end;
    .scope S_0x5589a623e530;
T_2 ;
    %wait E_0x5589a6212050;
    %load/vec4 v0x5589a623e8c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589a6202bc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5589a6202ac0_0;
    %assign/vec4 v0x5589a6202bc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5589a62141d0;
T_3 ;
    %wait E_0x5589a6212050;
    %load/vec4 v0x5589a6205fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589a6205830_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5589a6205760_0;
    %assign/vec4 v0x5589a6205830_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5589a6205090;
T_4 ;
    %wait E_0x5589a6212050;
    %load/vec4 v0x5589a623f440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589a623ef20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5589a623f4e0_0;
    %assign/vec4 v0x5589a623ef20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5589a6205090;
T_5 ;
    %wait E_0x5589a6212050;
    %load/vec4 v0x5589a623f440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5589a623f640_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5589a623f380_0;
    %assign/vec4 v0x5589a623f640_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5589a6205090;
T_6 ;
    %wait E_0x5589a6212050;
    %load/vec4 v0x5589a623f440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5589a623f580_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5589a623f380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5589a623f0e0_0;
    %assign/vec4 v0x5589a623f580_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5589a61ee1d0;
T_7 ;
    %vpi_call 2 37 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000010, " ns", 32'sb00000000000000000000000000010100 {0 0 0};
    %vpi_call 2 38 "$readmemb", "/home/naveensodad/MAJOR_PROJECT/functional_verification/data_synchronizer/inputs.txt", v0x5589a623ff90 {0 0 0};
    %vpi_func 2 39 "$fopen" 32, "/home/naveensodad/MAJOR_PROJECT/output/data_synchronizer_output.txt", "w" {0 0 0};
    %store/vec4 v0x5589a623fe30_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5589a6240360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589a6240050_0, 0, 32;
    %fork TD_data_synchronizer_tb.initialize, S_0x5589a623f7e0;
    %join;
    %fork TD_data_synchronizer_tb.reset, S_0x5589a623f980;
    %join;
    %vpi_call 2 44 "$dumpfile", "/home/naveensodad/MAJOR_PROJECT/vcdfiles/data_synchronizer_dump.vcd" {0 0 0};
    %vpi_call 2 45 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5589a61ee1d0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5589a623fed0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5589a623fed0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %ix/getv/s 4, v0x5589a623fed0_0;
    %load/vec4a v0x5589a623ff90, 4;
    %store/vec4 v0x5589a623fbf0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5589a623fcc0_0, 0, 1;
    %wait E_0x5589a6212660;
    %load/vec4 v0x5589a62401d0_0;
    %load/vec4 v0x5589a623fbf0_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x5589a623fed0_0;
    %addi 1, 0, 32;
    %vpi_call 2 53 "$fdisplay", v0x5589a623fe30_0, "Test case (%0d) passed.", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x5589a6240050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589a6240050_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5589a623fed0_0;
    %addi 1, 0, 32;
    %vpi_call 2 57 "$fdisplay", v0x5589a623fe30_0, "Test case (%0d) failed.", S<0,vec4,s32> {1 0 0};
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5589a623fcc0_0, 0, 1;
    %delay 50, 0;
    %load/vec4 v0x5589a623fed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5589a623fed0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 2 62 "$fdisplay", v0x5589a623fe30_0, "Total: %0d/%0d.", v0x5589a6240050_0, v0x5589a6240360_0 {0 0 0};
    %vpi_call 2 63 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x5589a61ee1d0;
T_8 ;
    %delay 6, 0;
    %load/vec4 v0x5589a623fd90_0;
    %inv;
    %store/vec4 v0x5589a623fd90_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "/home/naveensodad/MAJOR_PROJECT/functional_verification/data_synchronizer/data_synchronizer_tb.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/data_synchronizer/data_synchronizer.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/bus_synchronizer/bus_synchronizer.v";
    "/home/naveensodad/MAJOR_PROJECT/RTL/bus_synchronizer/register.v";
