// Seed: 3158448013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  always force id_2 = id_6 ~^ 1 - {id_10{id_7 * 1 + id_7}};
  assign id_7 = 1'b0;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1
);
  supply1 id_4;
  always @(*) begin
    id_3 <= id_3 >> 1'b0;
    if (id_3) begin
      id_4 = 1;
    end
    id_1 <= "";
  end
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
