Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Oct 15 13:51:01 2018
| Host         : IFI-STAMFORD running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file pos_seg7_ctrl_timing_summary_routed.rpt -rpx pos_seg7_ctrl_timing_summary_routed.rpx
| Design       : pos_seg7_ctrl
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: CRU_0/clkdiv_0/mclk_cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 8 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.327        0.000                      0                  129        0.155        0.000                      0                  129        4.500        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
refclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refclk              6.525        0.000                      0                   69        0.155        0.000                      0                   69        4.500        0.000                       0                    64  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  refclk             refclk                   6.327        0.000                      0                   60        0.342        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refclk
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.489ns  (logic 1.838ns (52.673%)  route 1.651ns (47.327%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X49Y47         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  POSCTRL_0/POSMEAS/pos_int_reg[2]/Q
                         net (fo=6, routed)           0.858     6.704    POSCTRL_0/POSMEAS/pos_int_reg__0[2]
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.299     7.003 r  POSCTRL_0/POSMEAS/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.003    POSCTRL_0/POSMEAS/plusOp_carry_i_3_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.553 r  POSCTRL_0/POSMEAS/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    POSCTRL_0/POSMEAS/plusOp_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.792 r  POSCTRL_0/POSMEAS/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.793     8.586    POSCTRL_0/POSMEAS/pos_int[7]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.331     8.917 r  POSCTRL_0/POSMEAS/pos_int[7]_i_2/O
                         net (fo=1, routed)           0.000     8.917    POSCTRL_0/POSMEAS/pos_int[7]_i_2_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[7]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X48Y48         FDCE (Setup_fdce_C_D)        0.075    15.442    POSCTRL_0/POSMEAS/pos_int_reg[7]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.931ns (57.251%)  route 1.442ns (42.749%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X49Y47         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  POSCTRL_0/POSMEAS/pos_int_reg[2]/Q
                         net (fo=6, routed)           0.858     6.704    POSCTRL_0/POSMEAS/pos_int_reg__0[2]
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.299     7.003 r  POSCTRL_0/POSMEAS/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.003    POSCTRL_0/POSMEAS/plusOp_carry_i_3_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.553 r  POSCTRL_0/POSMEAS/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.553    POSCTRL_0/POSMEAS/plusOp_carry_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.887 r  POSCTRL_0/POSMEAS/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.584     8.471    POSCTRL_0/POSMEAS/pos_int[6]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.329     8.800 r  POSCTRL_0/POSMEAS/pos_int[6]_i_1/O
                         net (fo=1, routed)           0.000     8.800    POSCTRL_0/POSMEAS/pos_int[6]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[6]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X48Y48         FDCE (Setup_fdce_C_D)        0.075    15.442    POSCTRL_0/POSMEAS/pos_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.371ns  (logic 1.692ns (50.192%)  route 1.679ns (49.808%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X49Y47         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  POSCTRL_0/POSMEAS/pos_int_reg[2]/Q
                         net (fo=6, routed)           0.858     6.704    POSCTRL_0/POSMEAS/pos_int_reg__0[2]
    SLICE_X47Y47         LUT4 (Prop_lut4_I3_O)        0.299     7.003 r  POSCTRL_0/POSMEAS/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     7.003    POSCTRL_0/POSMEAS/plusOp_carry_i_3_n_0
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.643 r  POSCTRL_0/POSMEAS/plusOp_carry/O[3]
                         net (fo=1, routed)           0.821     8.464    POSCTRL_0/POSMEAS/pos_int[4]
    SLICE_X48Y48         LUT2 (Prop_lut2_I0_O)        0.334     8.798 r  POSCTRL_0/POSMEAS/pos_int[4]_i_1/O
                         net (fo=1, routed)           0.000     8.798    POSCTRL_0/POSMEAS/pos_int[4]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[4]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X48Y48         FDCE (Setup_fdce_C_D)        0.075    15.442    POSCTRL_0/POSMEAS/pos_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.442    
                         arrival time                          -8.798    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.616%)  route 2.283ns (73.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  POSCTRL_0/POSMEAS/pos_int_reg[1]/Q
                         net (fo=5, routed)           1.002     6.885    POSCTRL_0/POSMEAS/pos_int_reg__0[1]
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.009 r  POSCTRL_0/POSMEAS/pos_int[7]_i_5/O
                         net (fo=1, routed)           0.305     7.314    POSCTRL_0/POSMEAS/pos_int[7]_i_5_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  POSCTRL_0/POSMEAS/pos_int[7]_i_3/O
                         net (fo=1, routed)           0.444     7.882    POSCTRL_0/POSMEAS/pos_int[7]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  POSCTRL_0/POSMEAS/pos_int[7]_i_1/O
                         net (fo=8, routed)           0.532     8.538    POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X48Y48         FDCE (Setup_fdce_C_CE)      -0.205    15.187    POSCTRL_0/POSMEAS/pos_int_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.616%)  route 2.283ns (73.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  POSCTRL_0/POSMEAS/pos_int_reg[1]/Q
                         net (fo=5, routed)           1.002     6.885    POSCTRL_0/POSMEAS/pos_int_reg__0[1]
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.009 r  POSCTRL_0/POSMEAS/pos_int[7]_i_5/O
                         net (fo=1, routed)           0.305     7.314    POSCTRL_0/POSMEAS/pos_int[7]_i_5_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  POSCTRL_0/POSMEAS/pos_int[7]_i_3/O
                         net (fo=1, routed)           0.444     7.882    POSCTRL_0/POSMEAS/pos_int[7]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  POSCTRL_0/POSMEAS/pos_int[7]_i_1/O
                         net (fo=8, routed)           0.532     8.538    POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[3]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X48Y48         FDCE (Setup_fdce_C_CE)      -0.205    15.187    POSCTRL_0/POSMEAS/pos_int_reg[3]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.616%)  route 2.283ns (73.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  POSCTRL_0/POSMEAS/pos_int_reg[1]/Q
                         net (fo=5, routed)           1.002     6.885    POSCTRL_0/POSMEAS/pos_int_reg__0[1]
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.009 r  POSCTRL_0/POSMEAS/pos_int[7]_i_5/O
                         net (fo=1, routed)           0.305     7.314    POSCTRL_0/POSMEAS/pos_int[7]_i_5_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  POSCTRL_0/POSMEAS/pos_int[7]_i_3/O
                         net (fo=1, routed)           0.444     7.882    POSCTRL_0/POSMEAS/pos_int[7]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  POSCTRL_0/POSMEAS/pos_int[7]_i_1/O
                         net (fo=8, routed)           0.532     8.538    POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[4]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X48Y48         FDCE (Setup_fdce_C_CE)      -0.205    15.187    POSCTRL_0/POSMEAS/pos_int_reg[4]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.616%)  route 2.283ns (73.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  POSCTRL_0/POSMEAS/pos_int_reg[1]/Q
                         net (fo=5, routed)           1.002     6.885    POSCTRL_0/POSMEAS/pos_int_reg__0[1]
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.009 r  POSCTRL_0/POSMEAS/pos_int[7]_i_5/O
                         net (fo=1, routed)           0.305     7.314    POSCTRL_0/POSMEAS/pos_int[7]_i_5_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  POSCTRL_0/POSMEAS/pos_int[7]_i_3/O
                         net (fo=1, routed)           0.444     7.882    POSCTRL_0/POSMEAS/pos_int[7]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  POSCTRL_0/POSMEAS/pos_int[7]_i_1/O
                         net (fo=8, routed)           0.532     8.538    POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[5]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X48Y48         FDCE (Setup_fdce_C_CE)      -0.205    15.187    POSCTRL_0/POSMEAS/pos_int_reg[5]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.616%)  route 2.283ns (73.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  POSCTRL_0/POSMEAS/pos_int_reg[1]/Q
                         net (fo=5, routed)           1.002     6.885    POSCTRL_0/POSMEAS/pos_int_reg__0[1]
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.009 r  POSCTRL_0/POSMEAS/pos_int[7]_i_5/O
                         net (fo=1, routed)           0.305     7.314    POSCTRL_0/POSMEAS/pos_int[7]_i_5_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  POSCTRL_0/POSMEAS/pos_int[7]_i_3/O
                         net (fo=1, routed)           0.444     7.882    POSCTRL_0/POSMEAS/pos_int[7]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  POSCTRL_0/POSMEAS/pos_int[7]_i_1/O
                         net (fo=8, routed)           0.532     8.538    POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[6]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X48Y48         FDCE (Setup_fdce_C_CE)      -0.205    15.187    POSCTRL_0/POSMEAS/pos_int_reg[6]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.111ns  (logic 0.828ns (26.616%)  route 2.283ns (73.384%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  POSCTRL_0/POSMEAS/pos_int_reg[1]/Q
                         net (fo=5, routed)           1.002     6.885    POSCTRL_0/POSMEAS/pos_int_reg__0[1]
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.009 r  POSCTRL_0/POSMEAS/pos_int[7]_i_5/O
                         net (fo=1, routed)           0.305     7.314    POSCTRL_0/POSMEAS/pos_int[7]_i_5_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  POSCTRL_0/POSMEAS/pos_int[7]_i_3/O
                         net (fo=1, routed)           0.444     7.882    POSCTRL_0/POSMEAS/pos_int[7]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  POSCTRL_0/POSMEAS/pos_int[7]_i_1/O
                         net (fo=8, routed)           0.532     8.538    POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[7]/C
                         clock pessimism              0.453    15.427    
                         clock uncertainty           -0.035    15.392    
    SLICE_X48Y48         FDCE (Setup_fdce_C_CE)      -0.205    15.187    POSCTRL_0/POSMEAS/pos_int_reg[7]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.828ns (27.081%)  route 2.229ns (72.919%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.665     5.427    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.456     5.883 r  POSCTRL_0/POSMEAS/pos_int_reg[1]/Q
                         net (fo=5, routed)           1.002     6.885    POSCTRL_0/POSMEAS/pos_int_reg__0[1]
    SLICE_X47Y46         LUT6 (Prop_lut6_I2_O)        0.124     7.009 r  POSCTRL_0/POSMEAS/pos_int[7]_i_5/O
                         net (fo=1, routed)           0.305     7.314    POSCTRL_0/POSMEAS/pos_int[7]_i_5_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  POSCTRL_0/POSMEAS/pos_int[7]_i_3/O
                         net (fo=1, routed)           0.444     7.882    POSCTRL_0/POSMEAS/pos_int[7]_i_3_n_0
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.006 r  POSCTRL_0/POSMEAS/pos_int[7]_i_1/O
                         net (fo=8, routed)           0.479     8.485    POSCTRL_0/POSMEAS/pos_int[7]_i_1_n_0
    SLICE_X49Y47         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X49Y47         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[0]/C
                         clock pessimism              0.428    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X49Y47         FDCE (Setup_fdce_C_CE)      -0.205    15.162    POSCTRL_0/POSMEAS/pos_int_reg[0]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.677    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CRU_0/clkdiv_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRU_0/clkdiv_0/mclk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.556     1.503    CRU_0/clkdiv_0/refclk
    SLICE_X51Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CRU_0/clkdiv_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.110     1.754    CRU_0/clkdiv_0/mclk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT5 (Prop_lut5_I3_O)        0.048     1.802 r  CRU_0/clkdiv_0/mclk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    CRU_0/clkdiv_0/plusOp[4]
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.823     2.017    CRU_0/clkdiv_0/refclk
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[4]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.131     1.647    CRU_0/clkdiv_0/mclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 CRU_0/clkdiv_0/mclk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRU_0/clkdiv_0/mclk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.556     1.503    CRU_0/clkdiv_0/refclk
    SLICE_X51Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CRU_0/clkdiv_0/mclk_cnt_reg[0]/Q
                         net (fo=7, routed)           0.110     1.754    CRU_0/clkdiv_0/mclk_cnt_reg_n_0_[0]
    SLICE_X50Y46         LUT4 (Prop_lut4_I1_O)        0.045     1.799 r  CRU_0/clkdiv_0/mclk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    CRU_0/clkdiv_0/plusOp[3]
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.823     2.017    CRU_0/clkdiv_0/refclk
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[3]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.636    CRU_0/clkdiv_0/mclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 POSCTRL_0/POSMEAS/b_int_reg/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.796%)  route 0.120ns (39.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.560     1.507    POSCTRL_0/POSMEAS/CLK
    SLICE_X47Y46         FDCE                                         r  POSCTRL_0/POSMEAS/b_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.141     1.648 f  POSCTRL_0/POSMEAS/b_int_reg/Q
                         net (fo=1, routed)           0.120     1.768    POSCTRL_0/POSMEAS/b_int_reg_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.813 r  POSCTRL_0/POSMEAS/FSM_sequential_pres_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.813    POSCTRL_0/POSMEAS/FSM_sequential_pres_state[0]_i_1_n_0
    SLICE_X48Y47         FDCE                                         r  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y47         FDCE                                         r  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.091     1.633    POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CRU_0/clkdiv_0/mclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRU_0/clkdiv_0/mclk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.154%)  route 0.151ns (44.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.556     1.503    CRU_0/clkdiv_0/refclk
    SLICE_X51Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CRU_0/clkdiv_0/mclk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.151     1.795    CRU_0/clkdiv_0/mclk_cnt_reg_n_0_[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.840 r  CRU_0/clkdiv_0/mclk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.840    CRU_0/clkdiv_0/plusOp[6]
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.823     2.017    CRU_0/clkdiv_0/refclk
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[6]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.637    CRU_0/clkdiv_0/mclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 CRU_0/clkdiv_0/mclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRU_0/clkdiv_0/mclk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.242%)  route 0.163ns (46.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.556     1.503    CRU_0/clkdiv_0/refclk
    SLICE_X51Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  CRU_0/clkdiv_0/mclk_cnt_reg[2]/Q
                         net (fo=5, routed)           0.163     1.807    CRU_0/clkdiv_0/mclk_cnt_reg_n_0_[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.852 r  CRU_0/clkdiv_0/mclk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.852    CRU_0/clkdiv_0/plusOp[5]
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.823     2.017    CRU_0/clkdiv_0/refclk
    SLICE_X50Y46         FDCE                                         r  CRU_0/clkdiv_0/mclk_cnt_reg[5]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.637    CRU_0/clkdiv_0/mclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 POSCTRL_0/POSMEAS/b_int_br_reg/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/b_int_reg/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.560     1.507    POSCTRL_0/POSMEAS/CLK
    SLICE_X47Y46         FDCE                                         r  POSCTRL_0/POSMEAS/b_int_br_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDCE (Prop_fdce_C_Q)         0.128     1.635 r  POSCTRL_0/POSMEAS/b_int_br_reg/Q
                         net (fo=1, routed)           0.086     1.720    POSCTRL_0/POSMEAS/b_int_br
    SLICE_X47Y46         LUT2 (Prop_lut2_I0_O)        0.098     1.818 r  POSCTRL_0/POSMEAS/b_int_i_1/O
                         net (fo=1, routed)           0.000     1.818    POSCTRL_0/POSMEAS/b_int
    SLICE_X47Y46         FDCE                                         r  POSCTRL_0/POSMEAS/b_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.827     2.021    POSCTRL_0/POSMEAS/CLK
    SLICE_X47Y46         FDCE                                         r  POSCTRL_0/POSMEAS/b_int_reg/C
                         clock pessimism             -0.514     1.507    
    SLICE_X47Y46         FDCE (Hold_fdce_C_D)         0.092     1.599    POSCTRL_0/POSMEAS/b_int_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s1_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CRU_0/rstsync_0/rst_s2_reg_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 r  CRU_0/rstsync_0/rst_s1_reg/Q
                         net (fo=2, routed)           0.119     1.787    CRU_0/rstsync_0/rst_s1
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.824     2.018    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                         clock pessimism             -0.514     1.504    
    SLICE_X50Y47         FDPE (Hold_fdpe_C_D)         0.063     1.567    CRU_0/rstsync_0/rst_s2_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 POSCTRL_0/POSMEAS/pos_int_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.723%)  route 0.174ns (48.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.560     1.507    POSCTRL_0/POSMEAS/CLK
    SLICE_X49Y47         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141     1.648 r  POSCTRL_0/POSMEAS/pos_int_reg[0]/Q
                         net (fo=5, routed)           0.174     1.821    POSCTRL_0/POSMEAS/pos_int_reg__0[0]
    SLICE_X49Y48         LUT2 (Prop_lut2_I0_O)        0.045     1.866 r  POSCTRL_0/POSMEAS/pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    POSCTRL_0/POSMEAS/p_0_in[0]
    SLICE_X49Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    POSCTRL_0/POSMEAS/CLK
    SLICE_X49Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_reg[0]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X49Y48         FDCE (Hold_fdce_C_D)         0.091     1.614    POSCTRL_0/POSMEAS/pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEG7CTRL_0/counter/COUNT_I_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/counter/COUNT_I_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.561     1.508    SEG7CTRL_0/counter/CLK
    SLICE_X46Y48         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  SEG7CTRL_0/counter/COUNT_I_reg[10]/Q
                         net (fo=1, routed)           0.114     1.786    SEG7CTRL_0/counter/COUNT_I_reg_n_0_[10]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  SEG7CTRL_0/counter/COUNT_I_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    SEG7CTRL_0/counter/COUNT_I_reg[8]_i_1_n_5
    SLICE_X46Y48         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    SEG7CTRL_0/counter/CLK
    SLICE_X46Y48         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[10]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X46Y48         FDCE (Hold_fdce_C_D)         0.134     1.642    SEG7CTRL_0/counter/COUNT_I_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 SEG7CTRL_0/counter/COUNT_I_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/counter/COUNT_I_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.561     1.508    SEG7CTRL_0/counter/CLK
    SLICE_X46Y47         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDCE (Prop_fdce_C_Q)         0.164     1.672 r  SEG7CTRL_0/counter/COUNT_I_reg[6]/Q
                         net (fo=1, routed)           0.114     1.786    SEG7CTRL_0/counter/COUNT_I_reg_n_0_[6]
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.896 r  SEG7CTRL_0/counter/COUNT_I_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    SEG7CTRL_0/counter/COUNT_I_reg[4]_i_1_n_5
    SLICE_X46Y47         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    SEG7CTRL_0/counter/CLK
    SLICE_X46Y47         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[6]/C
                         clock pessimism             -0.514     1.508    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.134     1.642    SEG7CTRL_0/counter/COUNT_I_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { refclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CRU_0/bufg_0/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y46   CRU_0/clkdiv_0/mclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y46   CRU_0/clkdiv_0/mclk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y46   CRU_0/clkdiv_0/mclk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   CRU_0/rstsync_0/rst_s1_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X50Y47   CRU_0/rstsync_0/rst_s2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   POSCTRL_0/POSMEAS/pos_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y48   POSCTRL_0/POSMEAS/pos_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   POSCTRL_0/POSMEAS/pos_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   POSCTRL_0/POSMEAS/pos_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   SEG7CTRL_0/abcdefgdec_n_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y47   SEG7CTRL_0/abcdefgdec_n_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   SEG7CTRL_0/counter/COUNT_I_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   SEG7CTRL_0/counter/COUNT_I_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   SEG7CTRL_0/counter/COUNT_I_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X46Y49   SEG7CTRL_0/counter/COUNT_I_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y46   CRU_0/clkdiv_0/mclk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y46   CRU_0/clkdiv_0/mclk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y46   CRU_0/clkdiv_0/mclk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y46   CRU_0/clkdiv_0/mclk_cnt_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   CRU_0/rstsync_0/rst_s1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   CRU_0/rstsync_0/rst_s2_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X50Y47   CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  refclk
  To Clock:  refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/abcdefgdec_n_reg[3]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.619ns (20.062%)  route 2.466ns (79.938%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.875     8.502    SEG7CTRL_0/AR[0]
    SLICE_X44Y47         FDCE                                         f  SEG7CTRL_0/abcdefgdec_n_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.492    14.975    SEG7CTRL_0/CLK
    SLICE_X44Y47         FDCE                                         r  SEG7CTRL_0/abcdefgdec_n_reg[3]/C
                         clock pessimism              0.294    15.269    
                         clock uncertainty           -0.035    15.233    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.828    SEG7CTRL_0/abcdefgdec_n_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/abcdefgdec_n_reg[6]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.619ns (20.062%)  route 2.466ns (79.938%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.875     8.502    SEG7CTRL_0/AR[0]
    SLICE_X44Y47         FDCE                                         f  SEG7CTRL_0/abcdefgdec_n_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.492    14.975    SEG7CTRL_0/CLK
    SLICE_X44Y47         FDCE                                         r  SEG7CTRL_0/abcdefgdec_n_reg[6]/C
                         clock pessimism              0.294    15.269    
                         clock uncertainty           -0.035    15.233    
    SLICE_X44Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.828    SEG7CTRL_0/abcdefgdec_n_reg[6]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[1]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.619ns (20.069%)  route 2.465ns (79.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.874     8.501    POSCTRL_0/POSMEAS/AR[0]
    SLICE_X48Y48         FDCE                                         f  POSCTRL_0/POSMEAS/pos_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[1]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.827    POSCTRL_0/POSMEAS/pos_int_reg[1]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[3]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.619ns (20.069%)  route 2.465ns (79.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.874     8.501    POSCTRL_0/POSMEAS/AR[0]
    SLICE_X48Y48         FDCE                                         f  POSCTRL_0/POSMEAS/pos_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[3]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.827    POSCTRL_0/POSMEAS/pos_int_reg[3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[4]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.619ns (20.069%)  route 2.465ns (79.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.874     8.501    POSCTRL_0/POSMEAS/AR[0]
    SLICE_X48Y48         FDCE                                         f  POSCTRL_0/POSMEAS/pos_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[4]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.827    POSCTRL_0/POSMEAS/pos_int_reg[4]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[5]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.619ns (20.069%)  route 2.465ns (79.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.874     8.501    POSCTRL_0/POSMEAS/AR[0]
    SLICE_X48Y48         FDCE                                         f  POSCTRL_0/POSMEAS/pos_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[5]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.827    POSCTRL_0/POSMEAS/pos_int_reg[5]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[6]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.619ns (20.069%)  route 2.465ns (79.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.874     8.501    POSCTRL_0/POSMEAS/AR[0]
    SLICE_X48Y48         FDCE                                         f  POSCTRL_0/POSMEAS/pos_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[6]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.827    POSCTRL_0/POSMEAS/pos_int_reg[6]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/pos_int_reg[7]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.619ns (20.069%)  route 2.465ns (79.931%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.874     8.501    POSCTRL_0/POSMEAS/AR[0]
    SLICE_X48Y48         FDCE                                         f  POSCTRL_0/POSMEAS/pos_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.491    14.974    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y48         FDCE                                         r  POSCTRL_0/POSMEAS/pos_int_reg[7]/C
                         clock pessimism              0.294    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X48Y48         FDCE (Recov_fdce_C_CLR)     -0.405    14.827    POSCTRL_0/POSMEAS/pos_int_reg[7]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/abcdefgdec_n_reg[1]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.619ns (20.062%)  route 2.466ns (79.938%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.875     8.502    SEG7CTRL_0/AR[0]
    SLICE_X40Y47         FDCE                                         f  SEG7CTRL_0/abcdefgdec_n_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.493    14.976    SEG7CTRL_0/CLK
    SLICE_X40Y47         FDCE                                         r  SEG7CTRL_0/abcdefgdec_n_reg[1]/C
                         clock pessimism              0.294    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    SEG7CTRL_0/abcdefgdec_n_reg[1]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/abcdefgdec_n_reg[4]/CLR
                            (recovery check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (refclk rise@10.000ns - refclk rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.619ns (20.062%)  route 2.466ns (79.938%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.416ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.654     5.416    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.518     5.934 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     6.525    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     6.626 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          1.875     8.502    SEG7CTRL_0/AR[0]
    SLICE_X40Y47         FDCE                                         f  SEG7CTRL_0/abcdefgdec_n_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)    10.000    10.000 r  
    Y9                                                0.000    10.000 r  refclk (IN)
                         net (fo=0)                   0.000    10.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          1.493    14.976    SEG7CTRL_0/CLK
    SLICE_X40Y47         FDCE                                         r  SEG7CTRL_0/abcdefgdec_n_reg[4]/C
                         clock pessimism              0.294    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X40Y47         FDCE (Recov_fdce_C_CLR)     -0.405    14.829    SEG7CTRL_0/abcdefgdec_n_reg[4]
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                  6.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.458%)  route 0.308ns (59.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.124     1.792    CRU_0/rst_local
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.837 f  CRU_0/FSM_sequential_pres_state[2]_i_2/O
                         net (fo=3, routed)           0.184     2.020    POSCTRL_0/POSMEAS/sync_rst_i_reg_0[0]
    SLICE_X48Y47         FDCE                                         f  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y47         FDCE                                         r  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]/C
                         clock pessimism             -0.252     1.770    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[1]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.458%)  route 0.308ns (59.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.124     1.792    CRU_0/rst_local
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.837 f  CRU_0/FSM_sequential_pres_state[2]_i_2/O
                         net (fo=3, routed)           0.184     2.020    POSCTRL_0/POSMEAS/sync_rst_i_reg_0[0]
    SLICE_X48Y47         FDCE                                         f  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y47         FDCE                                         r  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[1]/C
                         clock pessimism             -0.252     1.770    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[2]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.458%)  route 0.308ns (59.542%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg/Q
                         net (fo=1, routed)           0.124     1.792    CRU_0/rst_local
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.837 f  CRU_0/FSM_sequential_pres_state[2]_i_2/O
                         net (fo=3, routed)           0.184     2.020    POSCTRL_0/POSMEAS/sync_rst_i_reg_0[0]
    SLICE_X48Y47         FDCE                                         f  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    POSCTRL_0/POSMEAS/CLK
    SLICE_X48Y47         FDCE                                         r  POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[2]/C
                         clock pessimism             -0.252     1.770    
    SLICE_X48Y47         FDCE (Remov_fdce_C_CLR)     -0.092     1.678    POSCTRL_0/POSMEAS/FSM_sequential_pres_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/abcdefgdec_n_reg[0]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.190ns (17.477%)  route 0.897ns (82.523%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.213     1.881    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.907 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          0.684     2.591    SEG7CTRL_0/AR[0]
    SLICE_X0Y45          FDCE                                         f  SEG7CTRL_0/abcdefgdec_n_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.893     2.087    SEG7CTRL_0/CLK
    SLICE_X0Y45          FDCE                                         r  SEG7CTRL_0/abcdefgdec_n_reg[0]/C
                         clock pessimism             -0.252     1.835    
    SLICE_X0Y45          FDCE (Remov_fdce_C_CLR)     -0.067     1.768    SEG7CTRL_0/abcdefgdec_n_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/dec2to4/OUTP_reg[0]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.190ns (18.552%)  route 0.834ns (81.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.213     1.881    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.907 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          0.621     2.528    SEG7CTRL_0/dec2to4/AR[0]
    SLICE_X36Y43         FDCE                                         f  SEG7CTRL_0/dec2to4/OUTP_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.827     2.021    SEG7CTRL_0/dec2to4/CLK
    SLICE_X36Y43         FDCE                                         r  SEG7CTRL_0/dec2to4/OUTP_reg[0]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X36Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    SEG7CTRL_0/dec2to4/OUTP_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/dec2to4/OUTP_reg[1]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.190ns (18.552%)  route 0.834ns (81.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.213     1.881    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.907 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          0.621     2.528    SEG7CTRL_0/dec2to4/AR[0]
    SLICE_X36Y43         FDCE                                         f  SEG7CTRL_0/dec2to4/OUTP_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.827     2.021    SEG7CTRL_0/dec2to4/CLK
    SLICE_X36Y43         FDCE                                         r  SEG7CTRL_0/dec2to4/OUTP_reg[1]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X36Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    SEG7CTRL_0/dec2to4/OUTP_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/dec2to4/OUTP_reg[2]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.190ns (18.552%)  route 0.834ns (81.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.213     1.881    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.907 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          0.621     2.528    SEG7CTRL_0/dec2to4/AR[0]
    SLICE_X36Y43         FDCE                                         f  SEG7CTRL_0/dec2to4/OUTP_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.827     2.021    SEG7CTRL_0/dec2to4/CLK
    SLICE_X36Y43         FDCE                                         r  SEG7CTRL_0/dec2to4/OUTP_reg[2]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X36Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    SEG7CTRL_0/dec2to4/OUTP_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/dec2to4/OUTP_reg[3]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.190ns (18.552%)  route 0.834ns (81.448%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.213     1.881    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.907 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          0.621     2.528    SEG7CTRL_0/dec2to4/AR[0]
    SLICE_X36Y43         FDCE                                         f  SEG7CTRL_0/dec2to4/OUTP_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.827     2.021    SEG7CTRL_0/dec2to4/CLK
    SLICE_X36Y43         FDCE                                         r  SEG7CTRL_0/dec2to4/OUTP_reg[3]/C
                         clock pessimism             -0.252     1.769    
    SLICE_X36Y43         FDCE (Remov_fdce_C_CLR)     -0.067     1.702    SEG7CTRL_0/dec2to4/OUTP_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/counter/COUNT_I_reg[10]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.190ns (18.533%)  route 0.835ns (81.467%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.213     1.881    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.907 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          0.622     2.529    SEG7CTRL_0/counter/AR[0]
    SLICE_X46Y48         FDCE                                         f  SEG7CTRL_0/counter/COUNT_I_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    SEG7CTRL_0/counter/CLK
    SLICE_X46Y48         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[10]/C
                         clock pessimism             -0.252     1.770    
    SLICE_X46Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.703    SEG7CTRL_0/counter/COUNT_I_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (arrival time - required time)
  Source:                 CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7CTRL_0/counter/COUNT_I_reg[11]/CLR
                            (removal check against rising-edge clock refclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (refclk rise@0.000ns - refclk rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.190ns (18.533%)  route 0.835ns (81.467%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.557     1.504    CRU_0/rstsync_0/refclk
    SLICE_X50Y47         FDPE                                         r  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDPE (Prop_fdpe_C_Q)         0.164     1.668 f  CRU_0/rstsync_0/rst_s2_reg_lopt_replica/Q
                         net (fo=1, routed)           0.213     1.881    CRU_0/lopt
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.907 f  CRU_0/bufg_1/O
                         net (fo=57, routed)          0.622     2.529    SEG7CTRL_0/counter/AR[0]
    SLICE_X46Y48         FDCE                                         f  SEG7CTRL_0/counter/COUNT_I_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock refclk rise edge)     0.000     0.000 r  
    Y9                                                0.000     0.000 r  refclk (IN)
                         net (fo=0)                   0.000     0.000    refclk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  refclk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CRU_0/refclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CRU_0/bufg_0/O
                         net (fo=63, routed)          0.828     2.022    SEG7CTRL_0/counter/CLK
    SLICE_X46Y48         FDCE                                         r  SEG7CTRL_0/counter/COUNT_I_reg[11]/C
                         clock pessimism             -0.252     1.770    
    SLICE_X46Y48         FDCE (Remov_fdce_C_CLR)     -0.067     1.703    SEG7CTRL_0/counter/COUNT_I_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.529    
  -------------------------------------------------------------------
                         slack                                  0.826    





