<html><body><h1>Project</h1><a name='_System Summary_'></a><h2>System Summary</h2><table border='1'><tr><td><b>Component</b></td><td><b>Version</b></td></tr><tr><td><pre>cem_mng</pre></td><td>com.arc.templates.project.customer.arcv2em_basecase.em4_dmips_v3.1_0</td></tr><tr><td><pre>    System</pre></td><td>com.arc.hardware.System.1_0</td></tr><tr><td><pre>        ARCv2EM CCT</pre></td><td>cct.1_0</td></tr><tr><td><pre>        CPUisle</pre></td><td>com.arc.hardware.CPU_isle.1_0</td></tr><tr><td><pre>            ARCv2EM</pre></td><td>com.arc.hardware.ARCv2EM.1_0</td></tr><tr><td><pre>                DCCM</pre></td><td>com.arc.hardware.DCCM.1_0</td></tr><tr><td><pre>                ICCM0</pre></td><td>com.arc.hardware.ICCM0.1_0</td></tr><tr><td><pre>                Interrupt Controller</pre></td><td>com.arc.hardware.Interrupt_Controller.1_0</td></tr><tr><td><pre>                Timer 0</pre></td><td>com.arc.hardware.Timer_0.1_0</td></tr><tr><td><pre>                UAUX Interface</pre></td><td>com.arc.hardware.UAUX_Interface.1_0</td></tr><tr><td><pre>        Implementation</pre></td><td>com.arc.hardware.implementation.1_0</td></tr><tr><td><pre>        Tool Configuration</pre></td><td>cgen.1_0</td></tr></table><a name='_Option Summary_'></a><h2>Option Summary</h2><table border='1'><tr><td><b>Component</b></td><td><b>Option</b></td><td><b>Value</b></td></tr><tr><td>cem_mng</td><td>BuildHTMLDocs</td><td>true</td></tr><tr><td></td><td>BuildSoftware</td><td>false</td></tr><tr><td></td><td>BuildTestCode</td><td>true</td></tr><tr><td></td><td>BuildScripts</td><td>true</td></tr><tr><td></td><td>BuildHDL</td><td>true</td></tr><tr><td></td><td>CompileTestCode</td><td>false</td></tr><tr><td></td><td>GenerateStructuralHDL</td><td>false</td></tr><tr><td></td><td>CompileForHDLSimulation</td><td>false</td></tr><tr><td></td><td>BuildXCAM</td><td>true</td></tr><tr><td></td><td>RunARCsyn</td><td>false</td></tr><tr><td></td><td>RunSEIF</td><td>false</td></tr><tr><td></td><td>RunARCrams</td><td>false</td></tr><tr><td></td><td>RunARCformal</td><td>false</td></tr><tr><td></td><td>RunARCpower</td><td>false</td></tr><tr><td></td><td>compile_nsim_user_extensions</td><td>false</td></tr><tr><td></td><td>compile_translated_nsim_extensions</td><td>false</td></tr><tr><td></td><td>compile_iss_user_extensions</td><td>false</td></tr><tr><td></td><td>compile_translated_iss_extensions</td><td>false</td></tr><tr><td>System</td><td>Testbench</td><td>rascal</td></tr><tr><td></td><td>SynthesisLevel</td><td>cpu_isle/archipelago</td></tr><tr><td></td><td>SynchronousResets</td><td>false</td></tr><tr><td></td><td>UniqueBuildName</td><td></td></tr><tr><td></td><td>GateLevelSim</td><td>true</td></tr><tr><td></td><td>UserLibraryName</td><td>user</td></tr><tr><td></td><td>OPTION_SimulatorName</td><td>vcs</td></tr><tr><td></td><td>sim64</td><td>false</td></tr><tr><td></td><td>verilog_2001</td><td>true</td></tr><tr><td></td><td>PLVTestbench</td><td>false</td></tr><tr><td></td><td>UVETestbench</td><td>false</td></tr><tr><td></td><td>rename_defines</td><td>true</td></tr><tr><td></td><td>export_srams</td><td>false</td></tr><tr><td></td><td>copy_prefix</td><td></td></tr><tr><td>ARCv2EM CCT</td><td>cct</td><td>true</td></tr><tr><td></td><td>no_hostlink</td><td>false</td></tr><tr><td>CPUisle</td><td>unique_name</td><td></td></tr><tr><td></td><td>cpu_isle</td><td>true</td></tr><tr><td></td><td>ArcNum</td><td>0</td></tr><tr><td></td><td>instances</td><td>1</td></tr><tr><td></td><td>skip_vpp</td><td>false</td></tr><tr><td></td><td>OPTION_remove_tmpdir</td><td>true</td></tr><tr><td></td><td>CPUFloorplan</td><td>none</td></tr><tr><td></td><td>userCPUFloorplanPath</td><td></td></tr><tr><td></td><td>pinLocationConstraintsFile</td><td></td></tr><tr><td>ARCv2EM</td><td>arcv2em</td><td>true</td></tr><tr><td></td><td>def_div2ref</td><td>1</td></tr><tr><td></td><td>addr_size</td><td>24</td></tr><tr><td></td><td>pc_size</td><td>24</td></tr><tr><td></td><td>lpc_size</td><td>32</td></tr><tr><td></td><td>halt_on_reset</td><td>true</td></tr><tr><td></td><td>byte_order</td><td>little</td></tr><tr><td></td><td>code_density_option</td><td>true</td></tr><tr><td></td><td>bitscan_option</td><td>true</td></tr><tr><td></td><td>shift_option</td><td>3</td></tr><tr><td></td><td>swap_option</td><td>true</td></tr><tr><td></td><td>div_rem_option</td><td>radix4_enhanced</td></tr><tr><td></td><td>mpy_option</td><td>wlh2</td></tr><tr><td></td><td>code_protection</td><td>false</td></tr><tr><td></td><td>stack_checking</td><td>false</td></tr><tr><td></td><td>unaligned_option</td><td>false</td></tr><tr><td></td><td>intvbase_preset</td><td>0</td></tr><tr><td></td><td>rgf_impl</td><td>flip_flops</td></tr><tr><td></td><td>rgf_transparent</td><td>opaque</td></tr><tr><td></td><td>rgf_num_regs</td><td>32</td></tr><tr><td></td><td>rgf_wr_ports</td><td>2</td></tr><tr><td></td><td>rgf_num_banks</td><td>1</td></tr><tr><td></td><td>rgf_banked_regs</td><td>32</td></tr><tr><td></td><td>turbo_boost</td><td>false</td></tr><tr><td></td><td>infer_alu_adder</td><td>infer</td></tr><tr><td></td><td>infer_mpy_wtree</td><td>instantiate</td></tr><tr><td></td><td>power_domains</td><td>false</td></tr><tr><td></td><td>dvfs</td><td>false</td></tr><tr><td></td><td>voltage_domains</td><td>false</td></tr><tr><td></td><td>mem_bus_option</td><td>AHB-Lite-dual</td></tr><tr><td></td><td>mem_bus_reg_interface</td><td>false</td></tr><tr><td></td><td>dmi_burst_option</td><td>false</td></tr><tr><td></td><td>has_dmp_peripheral</td><td>false</td></tr><tr><td></td><td>per_bus_option</td><td>AHB-Lite</td></tr><tr><td></td><td>per_bus_reg_interface</td><td>false</td></tr><tr><td></td><td>clock_gating</td><td>true</td></tr><tr><td></td><td>byte_parity</td><td>false</td></tr><tr><td></td><td>prot_pipelined</td><td>true</td></tr><tr><td></td><td>cct_test_ena</td><td>false</td></tr><tr><td>DCCM</td><td>dccm_size</td><td>512</td></tr><tr><td></td><td>dccm_base</td><td>8</td></tr><tr><td></td><td>dccm_interleave</td><td>false</td></tr><tr><td></td><td>dccm_prot</td><td>None</td></tr><tr><td></td><td>dccm_prot_level</td><td>Data_Only</td></tr><tr><td></td><td>dccm_prot_exceptions</td><td>true</td></tr><tr><td></td><td>dccm_dmi</td><td>false</td></tr><tr><td>ICCM0</td><td>iccm0_size</td><td>4096</td></tr><tr><td></td><td>iccm0_base</td><td>0</td></tr><tr><td></td><td>iccm0_wide</td><td>false</td></tr><tr><td></td><td>iccm0_prot</td><td>None</td></tr><tr><td></td><td>iccm0_prot_level</td><td>Data_Only</td></tr><tr><td></td><td>iccm0_prot_exceptions</td><td>true</td></tr><tr><td></td><td>iccm0_dmi</td><td>false</td></tr><tr><td>Interrupt Controller</td><td>number_of_interrupts</td><td>9</td></tr><tr><td></td><td>number_of_levels</td><td>2</td></tr><tr><td></td><td>external_interrupts</td><td>5</td></tr><tr><td></td><td>firq_option</td><td>false</td></tr><tr><td></td><td>overload_vectors</td><td>false</td></tr><tr><td></td><td>ll64_option</td><td>false</td></tr><tr><td>Timer 0</td><td>timer_0_int_level</td><td>1</td></tr><tr><td>Implementation</td><td>ScanChains</td><td>4</td></tr><tr><td></td><td>ClockSpeed</td><td>200</td></tr><tr><td></td><td>DDR2_clk_Ratio</td><td>3x</td></tr><tr><td></td><td>ClockSkew</td><td>0.2</td></tr><tr><td></td><td>HoldMargin</td><td>0.05</td></tr><tr><td></td><td>SystemClockPeriodMultiplier</td><td>1</td></tr><tr><td></td><td>Floorplan</td><td>em4</td></tr><tr><td></td><td>JTAGFrequency</td><td>10</td></tr><tr><td></td><td>execution_trace_level</td><td>stats</td></tr><tr><td></td><td>tb_trace</td><td>false</td></tr><tr><td></td><td>zero_based_arcnum</td><td>true</td></tr><tr><td></td><td>generate_ipxact</td><td>false</td></tr><tr><td></td><td>ipxact_relative_path_names</td><td>true</td></tr><tr><td></td><td>optional_encryption</td><td>false</td></tr><tr><td></td><td>ignore_encrypt_license</td><td>false</td></tr><tr><td></td><td>ignore_clear_license</td><td>false</td></tr><tr><td></td><td>OPTION_require_archipelago</td><td>false</td></tr><tr><td>Tool Configuration</td><td>mwdt_version</td><td>L-2016.06</td></tr><tr><td></td><td>code_base_addr</td><td>0</td></tr><tr><td></td><td>data_base_addr</td><td>4294967295</td></tr></table><h2>Component Summaries</h2><h3>cem_mng</h3>Type : com.arc.templates.project.customer.arcv2em_basecase.em4_dmips_v3.1_0<h3>System</h3>Type : com.arc.hardware.System.1_0<h3>ARCv2EM CCT</h3>Type : cct.1_0<h3>CPUisle</h3>Type : com.arc.hardware.CPU_isle.1_0<h4>System</h4><h5>Gate Count (cem_mng.System.CPUisle)</h5><table border='1'><tr><td><b>Name</b></td><td><b>Gate Count</b></td></tr><tr><td>*Total*</td><td>36747</td></tr><tr><td>ARCv2EM-base</td><td>10000</td></tr><tr><td>ARCv2EM-bitscan</td><td>500</td></tr><tr><td>ARCv2EM-code_density</td><td>500</td></tr><tr><td>ARCv2EM-divrem-radix4_enhanced</td><td>5120</td></tr><tr><td>ARCv2EM-interrupt_controller</td><td>820</td></tr><tr><td>ARCv2EM-multiplier-wlh2</td><td>5500</td></tr><tr><td>ARCv2EM-pc_size-24</td><td>1000</td></tr><tr><td>ARCv2EM-rgf_num_regs-32</td><td>11600</td></tr><tr><td>ARCv2EM-shifter-3</td><td>946</td></tr><tr><td>ARCv2EM-swap</td><td>84</td></tr><tr><td>ARCv2EM-timer_0</td><td>500</td></tr><tr><td>ARCv2EM-uaux</td><td>177</td></tr></table><h5>RAM Bits Allocation (cem_mng.System.CPUisle)</h5><table border='1'><tr><td><b>Component</b></td><td><b>RAM Type</b></td><td><b>Dimension</b></td><td><b>FPGA Blocks</b></td><td><b>Total bits</b></td><td><b>Ports</b></td></tr><tr><td>ICCM0</td><td>ICCM0 Data</td><td>1 x 1024 x 32 bits</td><td>1</td><td>32768</td><td>1rw Synchronous</td></tr><tr><td>DCCM</td><td>DCCM Data</td><td>1 x 128x 32 bits</td><td>1</td><td>4096</td><td>1rw Synchronous</td></tr><tr><td>+Total+</td><td></td><td></td><td>2</td><td>36864</td><td></td></tr></table><h3>ARCv2EM</h3>Type : com.arc.hardware.ARCv2EM.1_0<h4>Register</h4><h5>Auxiliary (cem_mng.System.CPUisle.ARCv2EM)</h5><table border='1'><tr><td><b>Component</b></td><td><b>Reg. No.</b></td><td><b>Name</b></td><td><b>r/w</b></td><td><b>Bits</b></td><td><b>Description</b></td></tr><tr><td>ARCv2EM</td><td>0x2</td><td>LP_START</td><td>r/w</td><td>32</td><td>Loop Start Address</td></tr><tr><td>ARCv2EM</td><td>0x3</td><td>LP_END</td><td>r/w</td><td>32</td><td>Loop End Address</td></tr><tr><td>ARCv2EM</td><td>0x4</td><td>IDENTITY</td><td>r</td><td>32</td><td>Processor Number and Revision</td></tr><tr><td>ARCv2EM</td><td>0x5</td><td>DEBUG</td><td>r/w</td><td>32</td><td>Debug Register</td></tr><tr><td>ARCv2EM</td><td>0x6</td><td>PC</td><td>r</td><td>24</td><td>Program Counter [23:1]</td></tr><tr><td>ARCv2EM</td><td>0xa</td><td>STATUS32</td><td>r</td><td>32</td><td>Status register</td></tr><tr><td>ARCv2EM</td><td>0xb</td><td>STATUS32_P0</td><td>r/w</td><td>32</td><td>Status register save</td></tr><tr><td>ARCv2EM</td><td>0x1f</td><td>DEBUGI</td><td>r/w</td><td>32</td><td>Debug Register, interrupts & register banks</td></tr><tr><td>DCCM</td><td>0x18</td><td>DCCM_BASE</td><td>r/w</td><td>32</td><td>DCCM Region[23:20]</td></tr><tr><td>Timer 0</td><td>0x21</td><td>COUNT0</td><td>r/w</td><td>32</td><td>Timer 0 Count</td></tr><tr><td>Timer 0</td><td>0x22</td><td>CONTROL0</td><td>r/w</td><td>4</td><td>Timer 0 Control [3:0]</td></tr><tr><td>Timer 0</td><td>0x23</td><td>LIMIT0</td><td>r/w</td><td>32</td><td>Timer 0 limit</td></tr><tr><td>ARCv2EM</td><td>0x25</td><td>INT_VECTOR_BASE</td><td>r/w</td><td>32</td><td>Interrupt vector base [23:10]</td></tr><tr><td>ARCv2EM</td><td>0x60</td><td>BCR_VER</td><td>r</td><td>8</td><td>BCR: VERSION [7:0]</td></tr><tr><td>ARCv2EM</td><td>0x63</td><td>BTA_LINK_BUILD</td><td>r</td><td>1</td><td>BCR: BTA Config [0]</td></tr><tr><td>ARCv2EM</td><td>0x68</td><td>VECBASE_AC_BUILD</td><td>r</td><td>32</td><td>BCR: interrupt vector (initial) base address.</td></tr><tr><td>ARCv2EM</td><td>0x6e</td><td>RF_BUILD</td><td>r</td><td>11</td><td>BCR: register file config [10:0]</td></tr><tr><td>ARCv2EM</td><td>0x72</td><td>D_CACHE_BUILD</td><td>r</td><td>22</td><td>BCR: data cache config [21:0]</td></tr><tr><td>ARCv2EM</td><td>0x74</td><td>DCCM_BUILD</td><td>r</td><td>32</td><td>BCR: DCCM config</td></tr><tr><td>ARCv2EM</td><td>0x75</td><td>TIMER_BUILD</td><td>r</td><td>10</td><td>BCR: timers config [9:0]</td></tr><tr><td>ARCv2EM</td><td>0x76</td><td>AP_BUILD</td><td>r</td><td>12</td><td>BCR: actionpoints config [11:0]</td></tr><tr><td>ARCv2EM</td><td>0x77</td><td>I_CACHE_BUILD</td><td>r</td><td>22</td><td>BCR: instruction cache config [21:0]</td></tr><tr><td>ARCv2EM</td><td>0x78</td><td>ICCM_BUILD</td><td>r</td><td>32</td><td>BCR: ICCM config</td></tr><tr><td>ARCv2EM</td><td>0x7b</td><td>MULTIPLY_BUILD</td><td>r</td><td>24</td><td>BCR: multiplier config [24:28,11:0]</td></tr><tr><td>ARCv2EM</td><td>0x7c</td><td>SWAP_BUILD</td><td>r</td><td>8</td><td>BCR: swap instruction config [7:0]</td></tr><tr><td>ARCv2EM</td><td>0x7d</td><td>NORM_BUILD</td><td>r</td><td>8</td><td>BCR: normalise instruction config [7:0]</td></tr><tr><td>ARCv2EM</td><td>0x7f</td><td>BARREL_BUILD</td><td>r</td><td>10</td><td>BCR: barrel shifter config [9:0]</td></tr><tr><td>ARCv2EM</td><td>0xc1</td><td>ISA_CONFIG</td><td>r</td><td>32</td><td>BCR: ISA config</td></tr><tr><td>ARCv2EM</td><td>0xfe</td><td>IFQUEUE_BUILD</td><td>r</td><td>10</td><td>BCR: Instruction Fetch Queue config [9:0]</td></tr><tr><td>ARCv2EM</td><td>0x201</td><td>AUX_IRQ_HINT</td><td>r/w</td><td>5</td><td>Software triggered interrupt [4:0]</td></tr><tr><td>ARCv2EM</td><td>0x208</td><td>AUX_ICCM</td><td>r/w</td><td>32</td><td>ICCM Regions</td></tr><tr><td>ARCv2EM</td><td>0x290</td><td>JLI_BASE</td><td>r/w</td><td>24</td><td>Jump and Link Indexed Base address</td></tr><tr><td>ARCv2EM</td><td>0x291</td><td>LDI_BASE</td><td>r/w</td><td>24</td><td>Load Indexed Base address</td></tr><tr><td>ARCv2EM</td><td>0x292</td><td>EI_BASE</td><td>r/w</td><td>24</td><td>Execute Indexed Base address</td></tr><tr><td>ARCv2EM</td><td>0x400</td><td>ERET</td><td>r/w</td><td>24</td><td>Exception Return address [23:1]</td></tr><tr><td>ARCv2EM</td><td>0x401</td><td>ERBTA</td><td>r/w</td><td>24</td><td>Exception Return Branch Target Address [23:1]</td></tr><tr><td>ARCv2EM</td><td>0x402</td><td>ERSTATUS</td><td>r/w</td><td>14</td><td>Exception Return Status [13:0]</td></tr><tr><td>ARCv2EM</td><td>0x403</td><td>ECR</td><td>r/w</td><td>24</td><td>Exception Cause Register [23:0]</td></tr><tr><td>ARCv2EM</td><td>0x404</td><td>EFA</td><td>r/w</td><td>32</td><td>Exception Fault (data or PC) Address</td></tr><tr><td>ARCv2EM</td><td>0x40a</td><td>ICAUSE</td><td>r</td><td>8</td><td>Interrupt Cause Register</td></tr><tr><td>ARCv2EM</td><td>0x410</td><td>XPU</td><td>r/w</td><td>32</td><td>User Mode Extension Enable register</td></tr><tr><td>ARCv2EM</td><td>0x412</td><td>BTA</td><td>r/w</td><td>24</td><td>Branch Target Address [23:1]</td></tr><tr><td>ARCv2EM</td><td>0xe</td><td>AUX_IRQ_CTRL</td><td>r/w</td><td>32</td><td>Controls interrupt context saving</td></tr><tr><td>ARCv2EM</td><td>0x43</td><td>AUX_IRQ_ACT</td><td>r</td><td>32</td><td>Active Interrupts register</td></tr><tr><td>ARCv2EM</td><td>0x200</td><td>IRQ_PRIORITY_PENDING</td><td>r</td><td>32</td><td>Interrupt Levels Pending</td></tr><tr><td>ARCv2EM</td><td>0x40b</td><td>IRQ_SELECT</td><td>r/w</td><td>8</td><td>Select a specific interrupt (bank select)</td></tr><tr><td>ARCv2EM</td><td>0x206</td><td>IRQ_PRIORITY</td><td>r/w</td><td>32</td><td>(banked) Sets Dynamic IRQ Priority</td></tr><tr><td>ARCv2EM</td><td>0x40c</td><td>IRQ_ENABLE</td><td>r/w</td><td>32</td><td>(banked) Individual Interrupt Enable</td></tr><tr><td>ARCv2EM</td><td>0x40d</td><td>IRQ_TRIGGER</td><td>r/w</td><td>32</td><td>(banked) Individual Interrupt Trigger</td></tr><tr><td>ARCv2EM</td><td>0x416</td><td>IRQ_PENDING</td><td>r/w</td><td>32</td><td>(banked) Individual Interrupt Pending</td></tr><tr><td>ARCv2EM</td><td>0x415</td><td>IRQ_PULSE_CANCEL</td><td>r/w</td><td>32</td><td>(banked) Clear a pulse-triggered interrupt</td></tr><tr><td>ARCv2EM</td><td>0x40f</td><td>IRQ_STATUS</td><td>r/w</td><td>32</td><td>(banked) Combined Status for selected IRQ</td></tr><tr><td>ARCv2EM</td><td>0xf3</td><td>IRQ_BUILD</td><td>r</td><td>32</td><td>Interrupt Build Configuration register</td></tr><tr><td>ARCv2EM</td><td>0xd</td><td>AUX_USER_SP</td><td>r</td><td>32</td><td>Saved User Stack Pointer</td></tr><tr><td>ARCv2EM</td><td>0x80000000</td><td>UAUX_START</td><td>r/w</td><td>32</td><td>UAUX predifined start address</td></tr><tr><td>ARCv2EM</td><td>0xffffffff</td><td>UAUX_END</td><td>r/w</td><td>32</td><td>UAUX predifined end address</td></tr></table><h5>Core (cem_mng.System.CPUisle.ARCv2EM)</h5><table border='1'><tr><td><b>Component</b></td><td><b>Reg. No.</b></td><td><b>Name</b></td><td><b>r/w</b></td><td><b>Bits</b></td><td><b>Description</b></td></tr><tr><td>ARCv2EM</td><td>0</td><td>r0</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>1</td><td>r1</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>2</td><td>r2</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>3</td><td>r3</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>4</td><td>r4</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>5</td><td>r5</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>6</td><td>r6</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>7</td><td>r7</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>8</td><td>r8</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>9</td><td>r9</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>10</td><td>r10</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>11</td><td>r11</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>12</td><td>r12</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>13</td><td>r13</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>14</td><td>r14</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>15</td><td>r15</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>16</td><td>r16</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>17</td><td>r17</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>18</td><td>r18</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>19</td><td>r19</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>20</td><td>r20</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>21</td><td>r21</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>22</td><td>r22</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>23</td><td>r23</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>24</td><td>r24</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>25</td><td>r25</td><td>r/w</td><td>32</td><td>General-purpose basecase; not available in reduced configuration (rf16) </td></tr><tr><td>ARCv2EM</td><td>26</td><td>r26</td><td>r/w</td><td>32</td><td>Global Pointer (GP)</td></tr><tr><td>ARCv2EM</td><td>27</td><td>r27</td><td>r/w</td><td>32</td><td>Frame Pointer (FP)</td></tr><tr><td>ARCv2EM</td><td>28</td><td>r28</td><td>r/w</td><td>32</td><td>Stack Pointer (SP)</td></tr><tr><td>ARCv2EM</td><td>29</td><td>r29</td><td>r/w</td><td>32</td><td>Interrupt link register (ILINK)</td></tr><tr><td>ARCv2EM</td><td>30</td><td>r30</td><td>r/w</td><td>32</td><td>General-purpose basecase</td></tr><tr><td>ARCv2EM</td><td>31</td><td>r31</td><td>r/w</td><td>32</td><td>Branch link register (BLINK)</td></tr><tr><td>ARCv2EM</td><td>60</td><td>r60</td><td>r/w</td><td>32</td><td>Loop Counter [31:0]</td></tr><tr><td>ARCv2EM</td><td>63</td><td>r63</td><td>r</td><td>24</td><td>Program Counter [23:2], 32-bit aligned address (PCL)</td></tr></table><h4>Instruction</h4><h5>Instruction Details (cem_mng.System.CPUisle.ARCv2EM)</h5><table border='1'><tr><td><b>Component</b></td><td><b>Mnemonic</b></td><td><b>Operands</b></td><td><b>Opcode</b></td><td><b>Subopcode1</b></td><td><b>Subopcode2</b></td><td><b>Subopcode3</b></td><td><b>Size (bits)</b></td></tr><tr><td>ARCv2EM</td><td>SETEQ</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETNE</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETLT</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETGE</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETLO</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETHS</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETLE</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETGT</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ENTER_S</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LEAVE_S</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BI</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BIH</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>JLI_S</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>EI_S</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDI_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDI</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>NORM</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>NORMH</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>FFS</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>FLS</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SWAP</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SWAPE</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSL16</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSR16</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASR16</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASR8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSR8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSL8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ROL8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ROR8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASR16</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASR8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSR8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSL8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ROL8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ROR8</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ROR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASL</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASL_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ASL_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ASL_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LSR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LSR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ASR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ASR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ASR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ROR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>MPYW</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MPYUW</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MPY</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MPYU</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MPYM</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MPYMU</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MPY_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>DIV</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>DIVU</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>REM</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>REMU</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ABS</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ADC</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ADD</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ADD1</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ADD2</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ADD3</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>AEX</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>AND</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASL</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ASR</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BBIT0</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BBIT1</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>Bcc</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BCLR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BIC</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BLcc</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BMSK</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BREQ</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BRNE</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BRLT</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BRGE</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BRLO</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BRHS</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BSET</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BTST</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>BXOR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>CLRI</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>CMP</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>EX</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>EXTB</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>EXTH</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>FLAG</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>Jcc</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>JLcc</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>KFLAG</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LD</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LPcc</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LSR</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MAX</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MIN</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>MOV</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>NOT</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>OR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>RCMP</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>RLC</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ROR</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>RRC</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>RSUB</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SBC</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SETI</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SEXB</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SEXW</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SLEEP</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>ST</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SUB</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SUB1</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SUB2</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SUB3</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SWI</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>SYNC</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>TST</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>WEVT</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>XOR</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>32</td></tr><tr><td>ARCv2EM</td><td>LD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDW_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>SUB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>MOV_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>CMP_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>MOV_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>SWI_S</td><td>0</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>SUB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>AND_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>OR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BIC_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>XOR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>TST_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>SEXB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>SEXW_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>EXTB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>EXTW_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>NOT_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>NEG_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD1_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD2_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD3_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ASL_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ASR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LSR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>TRAP_S</td><td>1</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BRK_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDW_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDW_S.X</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ST_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>STB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>STW_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>SUB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BSET_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BCLR_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BMSK_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BTST_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ST_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>STB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>POP_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>PUSH_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDB_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LDW_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>LD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>MOV_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>ADD_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>CMP_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BREQ_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BRNE_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>B_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BEQ_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BNE_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr><tr><td>ARCv2EM</td><td>BL_S</td><td>2</td><td>-</td><td>-</td><td>-</td><td>-</td><td>16</td></tr></table><h4>Interrupt</h4><h5>Interrupt Details (cem_mng.System.CPUisle.ARCv2EM)</h5><table border='1'><tr><td><b>Component</b></td><td><b>Interrupt</b></td><td><b>Number</b></td><td><b>Address</b></td><td><b>Sensitivity</b></td><td><b>Default Ilink</b></td></tr><tr><td>ARCv2EM</td><td>Reset</td><td>0</td><td>0x0</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>MemoryError</td><td>1</td><td>0x4</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>InstructionError</td><td>2</td><td>0x8</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_MachineCheck</td><td>3</td><td>0xc</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_Protv</td><td>6</td><td>0x18</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_PrivilegeV</td><td>7</td><td>0x1c</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_SWI</td><td>8</td><td>0x20</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_Trap</td><td>9</td><td>0x24</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_Extension</td><td>10</td><td>0x28</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_DivZero</td><td>11</td><td>0x2c</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_DCError</td><td>12</td><td>0x30</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>EV_Maligned</td><td>13</td><td>0x34</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>Timer 0</td><td>16</td><td>0x40</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq17_a (external)</td><td>17</td><td>0x44</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq18_a (external)</td><td>18</td><td>0x48</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq19_a (external)</td><td>19</td><td>0x4c</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq20_a (external)</td><td>20</td><td>0x50</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq21_a (external)</td><td>21</td><td>0x54</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq22 (software)</td><td>22</td><td>0x58</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq23 (software)</td><td>23</td><td>0x5c</td><td>Level</td><td></td></tr><tr><td>ARCv2EM</td><td>irq24 (software)</td><td>24</td><td>0x60</td><td>Level</td><td></td></tr></table><h3>DCCM</h3>Type : com.arc.hardware.DCCM.1_0<h3>ICCM0</h3>Type : com.arc.hardware.ICCM0.1_0<h3>Interrupt Controller</h3>Type : com.arc.hardware.Interrupt_Controller.1_0<h3>Timer 0</h3>Type : com.arc.hardware.Timer_0.1_0<h3>UAUX Interface</h3>Type : com.arc.hardware.UAUX_Interface.1_0<h3>Implementation</h3>Type : com.arc.hardware.implementation.1_0<h3>Tool Configuration</h3>Type : cgen.1_0</body></html>