#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002b511060250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002b511137e00_0 .net "PC", 31 0, v000002b51109a940_0;  1 drivers
v000002b511136f00_0 .var "clk", 0 0;
v000002b511136fa0_0 .net "clkout", 0 0, L_000002b511139a20;  1 drivers
v000002b511137900_0 .net "cycles_consumed", 31 0, v000002b5111377c0_0;  1 drivers
v000002b511137040_0 .var "rst", 0 0;
S_000002b511060570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002b511060250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002b511075930 .param/l "RType" 0 4 2, C4<000000>;
P_000002b511075968 .param/l "add" 0 4 5, C4<100000>;
P_000002b5110759a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002b5110759d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002b511075a10 .param/l "and_" 0 4 5, C4<100100>;
P_000002b511075a48 .param/l "andi" 0 4 8, C4<001100>;
P_000002b511075a80 .param/l "beq" 0 4 10, C4<000100>;
P_000002b511075ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000002b511075af0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b511075b28 .param/l "j" 0 4 12, C4<000010>;
P_000002b511075b60 .param/l "jal" 0 4 12, C4<000011>;
P_000002b511075b98 .param/l "jr" 0 4 6, C4<001000>;
P_000002b511075bd0 .param/l "lw" 0 4 8, C4<100011>;
P_000002b511075c08 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b511075c40 .param/l "or_" 0 4 5, C4<100101>;
P_000002b511075c78 .param/l "ori" 0 4 8, C4<001101>;
P_000002b511075cb0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b511075ce8 .param/l "sll" 0 4 6, C4<000000>;
P_000002b511075d20 .param/l "slt" 0 4 5, C4<101010>;
P_000002b511075d58 .param/l "slti" 0 4 8, C4<101010>;
P_000002b511075d90 .param/l "srl" 0 4 6, C4<000010>;
P_000002b511075dc8 .param/l "sub" 0 4 5, C4<100010>;
P_000002b511075e00 .param/l "subu" 0 4 5, C4<100011>;
P_000002b511075e38 .param/l "sw" 0 4 8, C4<101011>;
P_000002b511075e70 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b511075ea8 .param/l "xori" 0 4 8, C4<001110>;
L_000002b5111399b0 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511139010 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b5111398d0 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511139b70 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511139940 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511139470 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511139390 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511139860 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511139a20 .functor OR 1, v000002b511136f00_0, v000002b511068c20_0, C4<0>, C4<0>;
L_000002b5111395c0 .functor OR 1, L_000002b511182b10, L_000002b5111826b0, C4<0>, C4<0>;
L_000002b5111391d0 .functor AND 1, L_000002b5111822f0, L_000002b511183b50, C4<1>, C4<1>;
L_000002b511139240 .functor NOT 1, v000002b511137040_0, C4<0>, C4<0>, C4<0>;
L_000002b511138c90 .functor OR 1, L_000002b5111824d0, L_000002b5111830b0, C4<0>, C4<0>;
L_000002b511139080 .functor OR 1, L_000002b511138c90, L_000002b511182570, C4<0>, C4<0>;
L_000002b511138fa0 .functor OR 1, L_000002b511183970, L_000002b5111955d0, C4<0>, C4<0>;
L_000002b511138d00 .functor AND 1, L_000002b511182610, L_000002b511138fa0, C4<1>, C4<1>;
L_000002b511139630 .functor OR 1, L_000002b511194c70, L_000002b5111953f0, C4<0>, C4<0>;
L_000002b5111390f0 .functor AND 1, L_000002b511195350, L_000002b511139630, C4<1>, C4<1>;
L_000002b511139a90 .functor NOT 1, L_000002b511139a20, C4<0>, C4<0>, C4<0>;
v000002b51109a9e0_0 .net "ALUOp", 3 0, v000002b511067780_0;  1 drivers
v000002b51109aa80_0 .net "ALUResult", 31 0, v000002b51109b2a0_0;  1 drivers
v000002b51109ab20_0 .net "ALUSrc", 0 0, v000002b511068b80_0;  1 drivers
v000002b51109d530_0 .net "ALUin2", 31 0, L_000002b511195670;  1 drivers
v000002b51109dd50_0 .net "MemReadEn", 0 0, v000002b511068f40_0;  1 drivers
v000002b51109ca90_0 .net "MemWriteEn", 0 0, v000002b511068fe0_0;  1 drivers
v000002b51109c1d0_0 .net "MemtoReg", 0 0, v000002b511068860_0;  1 drivers
v000002b51109d170_0 .net "PC", 31 0, v000002b51109a940_0;  alias, 1 drivers
v000002b51109d8f0_0 .net "PCPlus1", 31 0, L_000002b511182250;  1 drivers
v000002b51109db70_0 .net "PCsrc", 0 0, v000002b51109b840_0;  1 drivers
v000002b51109c950_0 .net "RegDst", 0 0, v000002b511067aa0_0;  1 drivers
v000002b51109cb30_0 .net "RegWriteEn", 0 0, v000002b511069120_0;  1 drivers
v000002b51109d7b0_0 .net "WriteRegister", 4 0, L_000002b511182f70;  1 drivers
v000002b51109dc10_0 .net *"_ivl_0", 0 0, L_000002b5111399b0;  1 drivers
L_000002b511139ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b51109d670_0 .net/2u *"_ivl_10", 4 0, L_000002b511139ca0;  1 drivers
L_000002b51113a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109c270_0 .net *"_ivl_101", 15 0, L_000002b51113a090;  1 drivers
v000002b51109bff0_0 .net *"_ivl_102", 31 0, L_000002b511181f30;  1 drivers
L_000002b51113a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109d210_0 .net *"_ivl_105", 25 0, L_000002b51113a0d8;  1 drivers
L_000002b51113a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109cef0_0 .net/2u *"_ivl_106", 31 0, L_000002b51113a120;  1 drivers
v000002b51109c770_0 .net *"_ivl_108", 0 0, L_000002b5111822f0;  1 drivers
L_000002b51113a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002b51109d990_0 .net/2u *"_ivl_110", 5 0, L_000002b51113a168;  1 drivers
v000002b51109dcb0_0 .net *"_ivl_112", 0 0, L_000002b511183b50;  1 drivers
v000002b51109dad0_0 .net *"_ivl_115", 0 0, L_000002b5111391d0;  1 drivers
v000002b51109cbd0_0 .net *"_ivl_116", 47 0, L_000002b511182890;  1 drivers
L_000002b51113a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109d2b0_0 .net *"_ivl_119", 15 0, L_000002b51113a1b0;  1 drivers
L_000002b511139ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b51109da30_0 .net/2u *"_ivl_12", 5 0, L_000002b511139ce8;  1 drivers
v000002b51109d030_0 .net *"_ivl_120", 47 0, L_000002b511182bb0;  1 drivers
L_000002b51113a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109c090_0 .net *"_ivl_123", 15 0, L_000002b51113a1f8;  1 drivers
v000002b51109d3f0_0 .net *"_ivl_125", 0 0, L_000002b511182cf0;  1 drivers
v000002b51109c9f0_0 .net *"_ivl_126", 31 0, L_000002b511182390;  1 drivers
v000002b51109d490_0 .net *"_ivl_128", 47 0, L_000002b5111835b0;  1 drivers
v000002b51109cc70_0 .net *"_ivl_130", 47 0, L_000002b511182750;  1 drivers
v000002b51109d850_0 .net *"_ivl_132", 47 0, L_000002b511182930;  1 drivers
v000002b51109c630_0 .net *"_ivl_134", 47 0, L_000002b511182d90;  1 drivers
v000002b51109ddf0_0 .net *"_ivl_14", 0 0, L_000002b511138620;  1 drivers
v000002b51109d350_0 .net *"_ivl_140", 0 0, L_000002b511139240;  1 drivers
L_000002b51113a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109cf90_0 .net/2u *"_ivl_142", 31 0, L_000002b51113a288;  1 drivers
L_000002b51113a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002b51109ce50_0 .net/2u *"_ivl_146", 5 0, L_000002b51113a360;  1 drivers
v000002b51109de90_0 .net *"_ivl_148", 0 0, L_000002b5111824d0;  1 drivers
L_000002b51113a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002b51109c130_0 .net/2u *"_ivl_150", 5 0, L_000002b51113a3a8;  1 drivers
v000002b51109c810_0 .net *"_ivl_152", 0 0, L_000002b5111830b0;  1 drivers
v000002b51109c6d0_0 .net *"_ivl_155", 0 0, L_000002b511138c90;  1 drivers
L_000002b51113a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002b51109d710_0 .net/2u *"_ivl_156", 5 0, L_000002b51113a3f0;  1 drivers
v000002b51109c310_0 .net *"_ivl_158", 0 0, L_000002b511182570;  1 drivers
L_000002b511139d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002b51109c8b0_0 .net/2u *"_ivl_16", 4 0, L_000002b511139d30;  1 drivers
v000002b51109cdb0_0 .net *"_ivl_161", 0 0, L_000002b511139080;  1 drivers
L_000002b51113a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109d0d0_0 .net/2u *"_ivl_162", 15 0, L_000002b51113a438;  1 drivers
v000002b51109d5d0_0 .net *"_ivl_164", 31 0, L_000002b511183470;  1 drivers
v000002b51109c3b0_0 .net *"_ivl_167", 0 0, L_000002b511181e90;  1 drivers
v000002b51109c450_0 .net *"_ivl_168", 15 0, L_000002b5111831f0;  1 drivers
v000002b51109c4f0_0 .net *"_ivl_170", 31 0, L_000002b5111836f0;  1 drivers
v000002b51109c590_0 .net *"_ivl_174", 31 0, L_000002b511183290;  1 drivers
L_000002b51113a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109cd10_0 .net *"_ivl_177", 25 0, L_000002b51113a480;  1 drivers
L_000002b51113a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b511136890_0 .net/2u *"_ivl_178", 31 0, L_000002b51113a4c8;  1 drivers
v000002b5111369d0_0 .net *"_ivl_180", 0 0, L_000002b511182610;  1 drivers
L_000002b51113a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b511136930_0 .net/2u *"_ivl_182", 5 0, L_000002b51113a510;  1 drivers
v000002b511135e90_0 .net *"_ivl_184", 0 0, L_000002b511183970;  1 drivers
L_000002b51113a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b5111352b0_0 .net/2u *"_ivl_186", 5 0, L_000002b51113a558;  1 drivers
v000002b511136110_0 .net *"_ivl_188", 0 0, L_000002b5111955d0;  1 drivers
v000002b5111361b0_0 .net *"_ivl_19", 4 0, L_000002b511138080;  1 drivers
v000002b511136a70_0 .net *"_ivl_191", 0 0, L_000002b511138fa0;  1 drivers
v000002b5111366b0_0 .net *"_ivl_193", 0 0, L_000002b511138d00;  1 drivers
L_000002b51113a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b511136250_0 .net/2u *"_ivl_194", 5 0, L_000002b51113a5a0;  1 drivers
v000002b511135fd0_0 .net *"_ivl_196", 0 0, L_000002b511193ff0;  1 drivers
L_000002b51113a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b511136b10_0 .net/2u *"_ivl_198", 31 0, L_000002b51113a5e8;  1 drivers
L_000002b511139c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b511135210_0 .net/2u *"_ivl_2", 5 0, L_000002b511139c58;  1 drivers
v000002b5111362f0_0 .net *"_ivl_20", 4 0, L_000002b5111370e0;  1 drivers
v000002b511135f30_0 .net *"_ivl_200", 31 0, L_000002b511195ad0;  1 drivers
v000002b511135030_0 .net *"_ivl_204", 31 0, L_000002b511195990;  1 drivers
L_000002b51113a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b511136610_0 .net *"_ivl_207", 25 0, L_000002b51113a630;  1 drivers
L_000002b51113a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b511134db0_0 .net/2u *"_ivl_208", 31 0, L_000002b51113a678;  1 drivers
v000002b511136070_0 .net *"_ivl_210", 0 0, L_000002b511195350;  1 drivers
L_000002b51113a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b511135170_0 .net/2u *"_ivl_212", 5 0, L_000002b51113a6c0;  1 drivers
v000002b511134ef0_0 .net *"_ivl_214", 0 0, L_000002b511194c70;  1 drivers
L_000002b51113a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b511136390_0 .net/2u *"_ivl_216", 5 0, L_000002b51113a708;  1 drivers
v000002b5111355d0_0 .net *"_ivl_218", 0 0, L_000002b5111953f0;  1 drivers
v000002b511134c70_0 .net *"_ivl_221", 0 0, L_000002b511139630;  1 drivers
v000002b511135710_0 .net *"_ivl_223", 0 0, L_000002b5111390f0;  1 drivers
L_000002b51113a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b511134d10_0 .net/2u *"_ivl_224", 5 0, L_000002b51113a750;  1 drivers
v000002b511135350_0 .net *"_ivl_226", 0 0, L_000002b511194770;  1 drivers
v000002b5111357b0_0 .net *"_ivl_228", 31 0, L_000002b511194b30;  1 drivers
v000002b511134e50_0 .net *"_ivl_24", 0 0, L_000002b5111398d0;  1 drivers
L_000002b511139d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b511135a30_0 .net/2u *"_ivl_26", 4 0, L_000002b511139d78;  1 drivers
v000002b5111353f0_0 .net *"_ivl_29", 4 0, L_000002b511137400;  1 drivers
v000002b511136430_0 .net *"_ivl_32", 0 0, L_000002b511139b70;  1 drivers
L_000002b511139dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b5111364d0_0 .net/2u *"_ivl_34", 4 0, L_000002b511139dc0;  1 drivers
v000002b511134f90_0 .net *"_ivl_37", 4 0, L_000002b5111379a0;  1 drivers
v000002b511136570_0 .net *"_ivl_40", 0 0, L_000002b511139940;  1 drivers
L_000002b511139e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b5111350d0_0 .net/2u *"_ivl_42", 15 0, L_000002b511139e08;  1 drivers
v000002b511135490_0 .net *"_ivl_45", 15 0, L_000002b511183a10;  1 drivers
v000002b511135530_0 .net *"_ivl_48", 0 0, L_000002b511139470;  1 drivers
v000002b5111358f0_0 .net *"_ivl_5", 5 0, L_000002b5111386c0;  1 drivers
L_000002b511139e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b511135670_0 .net/2u *"_ivl_50", 36 0, L_000002b511139e50;  1 drivers
L_000002b511139e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b511136750_0 .net/2u *"_ivl_52", 31 0, L_000002b511139e98;  1 drivers
v000002b5111367f0_0 .net *"_ivl_55", 4 0, L_000002b5111821b0;  1 drivers
v000002b511135850_0 .net *"_ivl_56", 36 0, L_000002b511183ab0;  1 drivers
v000002b511135990_0 .net *"_ivl_58", 36 0, L_000002b5111827f0;  1 drivers
v000002b511135ad0_0 .net *"_ivl_62", 0 0, L_000002b511139390;  1 drivers
L_000002b511139ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002b511135b70_0 .net/2u *"_ivl_64", 5 0, L_000002b511139ee0;  1 drivers
v000002b511135df0_0 .net *"_ivl_67", 5 0, L_000002b5111829d0;  1 drivers
v000002b511135c10_0 .net *"_ivl_70", 0 0, L_000002b511139860;  1 drivers
L_000002b511139f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b511135cb0_0 .net/2u *"_ivl_72", 57 0, L_000002b511139f28;  1 drivers
L_000002b511139f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b511135d50_0 .net/2u *"_ivl_74", 31 0, L_000002b511139f70;  1 drivers
v000002b511138120_0 .net *"_ivl_77", 25 0, L_000002b511183830;  1 drivers
v000002b5111374a0_0 .net *"_ivl_78", 57 0, L_000002b5111838d0;  1 drivers
v000002b511137fe0_0 .net *"_ivl_8", 0 0, L_000002b511139010;  1 drivers
v000002b511137720_0 .net *"_ivl_80", 57 0, L_000002b511183330;  1 drivers
L_000002b511139fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002b5111383a0_0 .net/2u *"_ivl_84", 31 0, L_000002b511139fb8;  1 drivers
L_000002b51113a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002b511137180_0 .net/2u *"_ivl_88", 5 0, L_000002b51113a000;  1 drivers
v000002b5111389e0_0 .net *"_ivl_90", 0 0, L_000002b511182b10;  1 drivers
L_000002b51113a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002b511138a80_0 .net/2u *"_ivl_92", 5 0, L_000002b51113a048;  1 drivers
v000002b511138800_0 .net *"_ivl_94", 0 0, L_000002b5111826b0;  1 drivers
v000002b5111381c0_0 .net *"_ivl_97", 0 0, L_000002b5111395c0;  1 drivers
v000002b5111375e0_0 .net *"_ivl_98", 47 0, L_000002b511182c50;  1 drivers
v000002b511137860_0 .net "adderResult", 31 0, L_000002b511182e30;  1 drivers
v000002b511137680_0 .net "address", 31 0, L_000002b511182a70;  1 drivers
v000002b511137b80_0 .net "clk", 0 0, L_000002b511139a20;  alias, 1 drivers
v000002b5111377c0_0 .var "cycles_consumed", 31 0;
v000002b511137ea0_0 .net "extImm", 31 0, L_000002b511181fd0;  1 drivers
v000002b5111372c0_0 .net "funct", 5 0, L_000002b511182110;  1 drivers
v000002b511137220_0 .net "hlt", 0 0, v000002b511068c20_0;  1 drivers
v000002b5111384e0_0 .net "imm", 15 0, L_000002b511183150;  1 drivers
v000002b511138580_0 .net "immediate", 31 0, L_000002b5111949f0;  1 drivers
v000002b511138940_0 .net "input_clk", 0 0, v000002b511136f00_0;  1 drivers
v000002b511137ae0_0 .net "instruction", 31 0, L_000002b511183790;  1 drivers
v000002b5111388a0_0 .net "memoryReadData", 31 0, v000002b51109a440_0;  1 drivers
v000002b511137c20_0 .net "nextPC", 31 0, L_000002b511182ed0;  1 drivers
v000002b511137cc0_0 .net "opcode", 5 0, L_000002b511138440;  1 drivers
v000002b511137a40_0 .net "rd", 4 0, L_000002b511138760;  1 drivers
v000002b511136e60_0 .net "readData1", 31 0, L_000002b5111394e0;  1 drivers
v000002b511138b20_0 .net "readData1_w", 31 0, L_000002b5111941d0;  1 drivers
v000002b511137f40_0 .net "readData2", 31 0, L_000002b511139400;  1 drivers
v000002b511137360_0 .net "rs", 4 0, L_000002b511137540;  1 drivers
v000002b511138260_0 .net "rst", 0 0, v000002b511137040_0;  1 drivers
v000002b511138300_0 .net "rt", 4 0, L_000002b511182070;  1 drivers
v000002b511136c80_0 .net "shamt", 31 0, L_000002b511183510;  1 drivers
v000002b511136d20_0 .net "wire_instruction", 31 0, L_000002b511139160;  1 drivers
v000002b511137d60_0 .net "writeData", 31 0, L_000002b511195530;  1 drivers
v000002b511136dc0_0 .net "zero", 0 0, L_000002b511194d10;  1 drivers
L_000002b5111386c0 .part L_000002b511183790, 26, 6;
L_000002b511138440 .functor MUXZ 6, L_000002b5111386c0, L_000002b511139c58, L_000002b5111399b0, C4<>;
L_000002b511138620 .cmp/eq 6, L_000002b511138440, L_000002b511139ce8;
L_000002b511138080 .part L_000002b511183790, 11, 5;
L_000002b5111370e0 .functor MUXZ 5, L_000002b511138080, L_000002b511139d30, L_000002b511138620, C4<>;
L_000002b511138760 .functor MUXZ 5, L_000002b5111370e0, L_000002b511139ca0, L_000002b511139010, C4<>;
L_000002b511137400 .part L_000002b511183790, 21, 5;
L_000002b511137540 .functor MUXZ 5, L_000002b511137400, L_000002b511139d78, L_000002b5111398d0, C4<>;
L_000002b5111379a0 .part L_000002b511183790, 16, 5;
L_000002b511182070 .functor MUXZ 5, L_000002b5111379a0, L_000002b511139dc0, L_000002b511139b70, C4<>;
L_000002b511183a10 .part L_000002b511183790, 0, 16;
L_000002b511183150 .functor MUXZ 16, L_000002b511183a10, L_000002b511139e08, L_000002b511139940, C4<>;
L_000002b5111821b0 .part L_000002b511183790, 6, 5;
L_000002b511183ab0 .concat [ 5 32 0 0], L_000002b5111821b0, L_000002b511139e98;
L_000002b5111827f0 .functor MUXZ 37, L_000002b511183ab0, L_000002b511139e50, L_000002b511139470, C4<>;
L_000002b511183510 .part L_000002b5111827f0, 0, 32;
L_000002b5111829d0 .part L_000002b511183790, 0, 6;
L_000002b511182110 .functor MUXZ 6, L_000002b5111829d0, L_000002b511139ee0, L_000002b511139390, C4<>;
L_000002b511183830 .part L_000002b511183790, 0, 26;
L_000002b5111838d0 .concat [ 26 32 0 0], L_000002b511183830, L_000002b511139f70;
L_000002b511183330 .functor MUXZ 58, L_000002b5111838d0, L_000002b511139f28, L_000002b511139860, C4<>;
L_000002b511182a70 .part L_000002b511183330, 0, 32;
L_000002b511182250 .arith/sum 32, v000002b51109a940_0, L_000002b511139fb8;
L_000002b511182b10 .cmp/eq 6, L_000002b511138440, L_000002b51113a000;
L_000002b5111826b0 .cmp/eq 6, L_000002b511138440, L_000002b51113a048;
L_000002b511182c50 .concat [ 32 16 0 0], L_000002b511182a70, L_000002b51113a090;
L_000002b511181f30 .concat [ 6 26 0 0], L_000002b511138440, L_000002b51113a0d8;
L_000002b5111822f0 .cmp/eq 32, L_000002b511181f30, L_000002b51113a120;
L_000002b511183b50 .cmp/eq 6, L_000002b511182110, L_000002b51113a168;
L_000002b511182890 .concat [ 32 16 0 0], L_000002b5111394e0, L_000002b51113a1b0;
L_000002b511182bb0 .concat [ 32 16 0 0], v000002b51109a940_0, L_000002b51113a1f8;
L_000002b511182cf0 .part L_000002b511183150, 15, 1;
LS_000002b511182390_0_0 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_0_4 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_0_8 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_0_12 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_0_16 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_0_20 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_0_24 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_0_28 .concat [ 1 1 1 1], L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0, L_000002b511182cf0;
LS_000002b511182390_1_0 .concat [ 4 4 4 4], LS_000002b511182390_0_0, LS_000002b511182390_0_4, LS_000002b511182390_0_8, LS_000002b511182390_0_12;
LS_000002b511182390_1_4 .concat [ 4 4 4 4], LS_000002b511182390_0_16, LS_000002b511182390_0_20, LS_000002b511182390_0_24, LS_000002b511182390_0_28;
L_000002b511182390 .concat [ 16 16 0 0], LS_000002b511182390_1_0, LS_000002b511182390_1_4;
L_000002b5111835b0 .concat [ 16 32 0 0], L_000002b511183150, L_000002b511182390;
L_000002b511182750 .arith/sum 48, L_000002b511182bb0, L_000002b5111835b0;
L_000002b511182930 .functor MUXZ 48, L_000002b511182750, L_000002b511182890, L_000002b5111391d0, C4<>;
L_000002b511182d90 .functor MUXZ 48, L_000002b511182930, L_000002b511182c50, L_000002b5111395c0, C4<>;
L_000002b511182e30 .part L_000002b511182d90, 0, 32;
L_000002b511182ed0 .functor MUXZ 32, L_000002b511182250, L_000002b511182e30, v000002b51109b840_0, C4<>;
L_000002b511183790 .functor MUXZ 32, L_000002b511139160, L_000002b51113a288, L_000002b511139240, C4<>;
L_000002b5111824d0 .cmp/eq 6, L_000002b511138440, L_000002b51113a360;
L_000002b5111830b0 .cmp/eq 6, L_000002b511138440, L_000002b51113a3a8;
L_000002b511182570 .cmp/eq 6, L_000002b511138440, L_000002b51113a3f0;
L_000002b511183470 .concat [ 16 16 0 0], L_000002b511183150, L_000002b51113a438;
L_000002b511181e90 .part L_000002b511183150, 15, 1;
LS_000002b5111831f0_0_0 .concat [ 1 1 1 1], L_000002b511181e90, L_000002b511181e90, L_000002b511181e90, L_000002b511181e90;
LS_000002b5111831f0_0_4 .concat [ 1 1 1 1], L_000002b511181e90, L_000002b511181e90, L_000002b511181e90, L_000002b511181e90;
LS_000002b5111831f0_0_8 .concat [ 1 1 1 1], L_000002b511181e90, L_000002b511181e90, L_000002b511181e90, L_000002b511181e90;
LS_000002b5111831f0_0_12 .concat [ 1 1 1 1], L_000002b511181e90, L_000002b511181e90, L_000002b511181e90, L_000002b511181e90;
L_000002b5111831f0 .concat [ 4 4 4 4], LS_000002b5111831f0_0_0, LS_000002b5111831f0_0_4, LS_000002b5111831f0_0_8, LS_000002b5111831f0_0_12;
L_000002b5111836f0 .concat [ 16 16 0 0], L_000002b511183150, L_000002b5111831f0;
L_000002b511181fd0 .functor MUXZ 32, L_000002b5111836f0, L_000002b511183470, L_000002b511139080, C4<>;
L_000002b511183290 .concat [ 6 26 0 0], L_000002b511138440, L_000002b51113a480;
L_000002b511182610 .cmp/eq 32, L_000002b511183290, L_000002b51113a4c8;
L_000002b511183970 .cmp/eq 6, L_000002b511182110, L_000002b51113a510;
L_000002b5111955d0 .cmp/eq 6, L_000002b511182110, L_000002b51113a558;
L_000002b511193ff0 .cmp/eq 6, L_000002b511138440, L_000002b51113a5a0;
L_000002b511195ad0 .functor MUXZ 32, L_000002b511181fd0, L_000002b51113a5e8, L_000002b511193ff0, C4<>;
L_000002b5111949f0 .functor MUXZ 32, L_000002b511195ad0, L_000002b511183510, L_000002b511138d00, C4<>;
L_000002b511195990 .concat [ 6 26 0 0], L_000002b511138440, L_000002b51113a630;
L_000002b511195350 .cmp/eq 32, L_000002b511195990, L_000002b51113a678;
L_000002b511194c70 .cmp/eq 6, L_000002b511182110, L_000002b51113a6c0;
L_000002b5111953f0 .cmp/eq 6, L_000002b511182110, L_000002b51113a708;
L_000002b511194770 .cmp/eq 6, L_000002b511138440, L_000002b51113a750;
L_000002b511194b30 .functor MUXZ 32, L_000002b5111394e0, v000002b51109a940_0, L_000002b511194770, C4<>;
L_000002b5111941d0 .functor MUXZ 32, L_000002b511194b30, L_000002b511139400, L_000002b5111390f0, C4<>;
S_000002b511060700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b5110587b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b511138e50 .functor NOT 1, v000002b511068b80_0, C4<0>, C4<0>, C4<0>;
v000002b511069580_0 .net *"_ivl_0", 0 0, L_000002b511138e50;  1 drivers
v000002b511067a00_0 .net "in1", 31 0, L_000002b511139400;  alias, 1 drivers
v000002b511069080_0 .net "in2", 31 0, L_000002b5111949f0;  alias, 1 drivers
v000002b511068180_0 .net "out", 31 0, L_000002b511195670;  alias, 1 drivers
v000002b511067d20_0 .net "s", 0 0, v000002b511068b80_0;  alias, 1 drivers
L_000002b511195670 .functor MUXZ 32, L_000002b5111949f0, L_000002b511139400, L_000002b511138e50, C4<>;
S_000002b511004520 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002b511130090 .param/l "RType" 0 4 2, C4<000000>;
P_000002b5111300c8 .param/l "add" 0 4 5, C4<100000>;
P_000002b511130100 .param/l "addi" 0 4 8, C4<001000>;
P_000002b511130138 .param/l "addu" 0 4 5, C4<100001>;
P_000002b511130170 .param/l "and_" 0 4 5, C4<100100>;
P_000002b5111301a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002b5111301e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b511130218 .param/l "bne" 0 4 10, C4<000101>;
P_000002b511130250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b511130288 .param/l "j" 0 4 12, C4<000010>;
P_000002b5111302c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002b5111302f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002b511130330 .param/l "lw" 0 4 8, C4<100011>;
P_000002b511130368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b5111303a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002b5111303d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002b511130410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b511130448 .param/l "sll" 0 4 6, C4<000000>;
P_000002b511130480 .param/l "slt" 0 4 5, C4<101010>;
P_000002b5111304b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002b5111304f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002b511130528 .param/l "sub" 0 4 5, C4<100010>;
P_000002b511130560 .param/l "subu" 0 4 5, C4<100011>;
P_000002b511130598 .param/l "sw" 0 4 8, C4<101011>;
P_000002b5111305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b511130608 .param/l "xori" 0 4 8, C4<001110>;
v000002b511067780_0 .var "ALUOp", 3 0;
v000002b511068b80_0 .var "ALUSrc", 0 0;
v000002b511068f40_0 .var "MemReadEn", 0 0;
v000002b511068fe0_0 .var "MemWriteEn", 0 0;
v000002b511068860_0 .var "MemtoReg", 0 0;
v000002b511067aa0_0 .var "RegDst", 0 0;
v000002b511069120_0 .var "RegWriteEn", 0 0;
v000002b511067820_0 .net "funct", 5 0, L_000002b511182110;  alias, 1 drivers
v000002b511068c20_0 .var "hlt", 0 0;
v000002b511067dc0_0 .net "opcode", 5 0, L_000002b511138440;  alias, 1 drivers
v000002b511068cc0_0 .net "rst", 0 0, v000002b511137040_0;  alias, 1 drivers
E_000002b5110586b0 .event anyedge, v000002b511068cc0_0, v000002b511067dc0_0, v000002b511067820_0;
S_000002b511004770 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002b5110582b0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002b511139160 .functor BUFZ 32, L_000002b511183650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b5110678c0_0 .net "Data_Out", 31 0, L_000002b511139160;  alias, 1 drivers
v000002b511067fa0 .array "InstMem", 0 1023, 31 0;
v000002b511067b40_0 .net *"_ivl_0", 31 0, L_000002b511183650;  1 drivers
v000002b511068900_0 .net *"_ivl_3", 9 0, L_000002b511182430;  1 drivers
v000002b511067be0_0 .net *"_ivl_4", 11 0, L_000002b511181cb0;  1 drivers
L_000002b51113a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b511067c80_0 .net *"_ivl_7", 1 0, L_000002b51113a240;  1 drivers
v000002b511067e60_0 .net "addr", 31 0, v000002b51109a940_0;  alias, 1 drivers
v000002b511067f00_0 .var/i "i", 31 0;
L_000002b511183650 .array/port v000002b511067fa0, L_000002b511181cb0;
L_000002b511182430 .part v000002b51109a940_0, 0, 10;
L_000002b511181cb0 .concat [ 10 2 0 0], L_000002b511182430, L_000002b51113a240;
S_000002b5110f69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002b5111394e0 .functor BUFZ 32, L_000002b511183010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002b511139400 .functor BUFZ 32, L_000002b5111833d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002b511068540_0 .net *"_ivl_0", 31 0, L_000002b511183010;  1 drivers
v000002b5110685e0_0 .net *"_ivl_10", 6 0, L_000002b511181df0;  1 drivers
L_000002b51113a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b511044270_0 .net *"_ivl_13", 1 0, L_000002b51113a318;  1 drivers
v000002b511045030_0 .net *"_ivl_2", 6 0, L_000002b511181d50;  1 drivers
L_000002b51113a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b51109a120_0 .net *"_ivl_5", 1 0, L_000002b51113a2d0;  1 drivers
v000002b51109bd40_0 .net *"_ivl_8", 31 0, L_000002b5111833d0;  1 drivers
v000002b51109b480_0 .net "clk", 0 0, L_000002b511139a20;  alias, 1 drivers
v000002b51109b700_0 .var/i "i", 31 0;
v000002b51109be80_0 .net "readData1", 31 0, L_000002b5111394e0;  alias, 1 drivers
v000002b51109af80_0 .net "readData2", 31 0, L_000002b511139400;  alias, 1 drivers
v000002b51109abc0_0 .net "readRegister1", 4 0, L_000002b511137540;  alias, 1 drivers
v000002b51109a6c0_0 .net "readRegister2", 4 0, L_000002b511182070;  alias, 1 drivers
v000002b51109bc00 .array "registers", 31 0, 31 0;
v000002b51109a8a0_0 .net "rst", 0 0, v000002b511137040_0;  alias, 1 drivers
v000002b51109b020_0 .net "we", 0 0, v000002b511069120_0;  alias, 1 drivers
v000002b51109b3e0_0 .net "writeData", 31 0, L_000002b511195530;  alias, 1 drivers
v000002b51109b5c0_0 .net "writeRegister", 4 0, L_000002b511182f70;  alias, 1 drivers
E_000002b5110587f0/0 .event negedge, v000002b511068cc0_0;
E_000002b5110587f0/1 .event posedge, v000002b51109b480_0;
E_000002b5110587f0 .event/or E_000002b5110587f0/0, E_000002b5110587f0/1;
L_000002b511183010 .array/port v000002b51109bc00, L_000002b511181d50;
L_000002b511181d50 .concat [ 5 2 0 0], L_000002b511137540, L_000002b51113a2d0;
L_000002b5111833d0 .array/port v000002b51109bc00, L_000002b511181df0;
L_000002b511181df0 .concat [ 5 2 0 0], L_000002b511182070, L_000002b51113a318;
S_000002b5110f6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002b5110f69c0;
 .timescale 0 0;
v000002b511068360_0 .var/i "i", 31 0;
S_000002b511001bc0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002b511057e30 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002b5111397f0 .functor NOT 1, v000002b511067aa0_0, C4<0>, C4<0>, C4<0>;
v000002b51109b200_0 .net *"_ivl_0", 0 0, L_000002b5111397f0;  1 drivers
v000002b51109a300_0 .net "in1", 4 0, L_000002b511182070;  alias, 1 drivers
v000002b511099fe0_0 .net "in2", 4 0, L_000002b511138760;  alias, 1 drivers
v000002b51109b520_0 .net "out", 4 0, L_000002b511182f70;  alias, 1 drivers
v000002b51109a080_0 .net "s", 0 0, v000002b511067aa0_0;  alias, 1 drivers
L_000002b511182f70 .functor MUXZ 5, L_000002b511138760, L_000002b511182070, L_000002b5111397f0, C4<>;
S_000002b511001d50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002b511057b30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002b511139b00 .functor NOT 1, v000002b511068860_0, C4<0>, C4<0>, C4<0>;
v000002b51109bb60_0 .net *"_ivl_0", 0 0, L_000002b511139b00;  1 drivers
v000002b51109ae40_0 .net "in1", 31 0, v000002b51109b2a0_0;  alias, 1 drivers
v000002b51109a3a0_0 .net "in2", 31 0, v000002b51109a440_0;  alias, 1 drivers
v000002b51109bca0_0 .net "out", 31 0, L_000002b511195530;  alias, 1 drivers
v000002b51109b340_0 .net "s", 0 0, v000002b511068860_0;  alias, 1 drivers
L_000002b511195530 .functor MUXZ 32, v000002b51109a440_0, v000002b51109b2a0_0, L_000002b511139b00, C4<>;
S_000002b510fedd60 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002b510fedef0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002b510fedf28 .param/l "AND" 0 9 12, C4<0010>;
P_000002b510fedf60 .param/l "NOR" 0 9 12, C4<0101>;
P_000002b510fedf98 .param/l "OR" 0 9 12, C4<0011>;
P_000002b510fedfd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002b510fee008 .param/l "SLL" 0 9 12, C4<1000>;
P_000002b510fee040 .param/l "SLT" 0 9 12, C4<0110>;
P_000002b510fee078 .param/l "SRL" 0 9 12, C4<1001>;
P_000002b510fee0b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002b510fee0e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002b510fee120 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002b510fee158 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002b51113a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b51109ada0_0 .net/2u *"_ivl_0", 31 0, L_000002b51113a798;  1 drivers
v000002b51109bde0_0 .net "opSel", 3 0, v000002b511067780_0;  alias, 1 drivers
v000002b51109b660_0 .net "operand1", 31 0, L_000002b5111941d0;  alias, 1 drivers
v000002b51109a1c0_0 .net "operand2", 31 0, L_000002b511195670;  alias, 1 drivers
v000002b51109b2a0_0 .var "result", 31 0;
v000002b51109b980_0 .net "zero", 0 0, L_000002b511194d10;  alias, 1 drivers
E_000002b5110586f0 .event anyedge, v000002b511067780_0, v000002b51109b660_0, v000002b511068180_0;
L_000002b511194d10 .cmp/eq 32, v000002b51109b2a0_0, L_000002b51113a798;
S_000002b511034a20 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002b511130650 .param/l "RType" 0 4 2, C4<000000>;
P_000002b511130688 .param/l "add" 0 4 5, C4<100000>;
P_000002b5111306c0 .param/l "addi" 0 4 8, C4<001000>;
P_000002b5111306f8 .param/l "addu" 0 4 5, C4<100001>;
P_000002b511130730 .param/l "and_" 0 4 5, C4<100100>;
P_000002b511130768 .param/l "andi" 0 4 8, C4<001100>;
P_000002b5111307a0 .param/l "beq" 0 4 10, C4<000100>;
P_000002b5111307d8 .param/l "bne" 0 4 10, C4<000101>;
P_000002b511130810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002b511130848 .param/l "j" 0 4 12, C4<000010>;
P_000002b511130880 .param/l "jal" 0 4 12, C4<000011>;
P_000002b5111308b8 .param/l "jr" 0 4 6, C4<001000>;
P_000002b5111308f0 .param/l "lw" 0 4 8, C4<100011>;
P_000002b511130928 .param/l "nor_" 0 4 5, C4<100111>;
P_000002b511130960 .param/l "or_" 0 4 5, C4<100101>;
P_000002b511130998 .param/l "ori" 0 4 8, C4<001101>;
P_000002b5111309d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002b511130a08 .param/l "sll" 0 4 6, C4<000000>;
P_000002b511130a40 .param/l "slt" 0 4 5, C4<101010>;
P_000002b511130a78 .param/l "slti" 0 4 8, C4<101010>;
P_000002b511130ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000002b511130ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000002b511130b20 .param/l "subu" 0 4 5, C4<100011>;
P_000002b511130b58 .param/l "sw" 0 4 8, C4<101011>;
P_000002b511130b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000002b511130bc8 .param/l "xori" 0 4 8, C4<001110>;
v000002b51109b840_0 .var "PCsrc", 0 0;
v000002b51109a620_0 .net "funct", 5 0, L_000002b511182110;  alias, 1 drivers
v000002b51109a760_0 .net "opcode", 5 0, L_000002b511138440;  alias, 1 drivers
v000002b51109aee0_0 .net "operand1", 31 0, L_000002b5111394e0;  alias, 1 drivers
v000002b51109a260_0 .net "operand2", 31 0, L_000002b511195670;  alias, 1 drivers
v000002b51109a580_0 .net "rst", 0 0, v000002b511137040_0;  alias, 1 drivers
E_000002b511058830/0 .event anyedge, v000002b511068cc0_0, v000002b511067dc0_0, v000002b51109be80_0, v000002b511068180_0;
E_000002b511058830/1 .event anyedge, v000002b511067820_0;
E_000002b511058830 .event/or E_000002b511058830/0, E_000002b511058830/1;
S_000002b511034bb0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002b51109ad00 .array "DataMem", 0 1023, 31 0;
v000002b51109b0c0_0 .net "address", 31 0, v000002b51109b2a0_0;  alias, 1 drivers
v000002b51109b8e0_0 .net "clock", 0 0, L_000002b511139a90;  1 drivers
v000002b51109ba20_0 .net "data", 31 0, L_000002b511139400;  alias, 1 drivers
v000002b51109b160_0 .var/i "i", 31 0;
v000002b51109a440_0 .var "q", 31 0;
v000002b51109b7a0_0 .net "rden", 0 0, v000002b511068f40_0;  alias, 1 drivers
v000002b51109a4e0_0 .net "wren", 0 0, v000002b511068fe0_0;  alias, 1 drivers
E_000002b511058530 .event posedge, v000002b51109b8e0_0;
S_000002b51101d0b0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002b511060570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002b511058570 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002b51109a800_0 .net "PCin", 31 0, L_000002b511182ed0;  alias, 1 drivers
v000002b51109a940_0 .var "PCout", 31 0;
v000002b51109bac0_0 .net "clk", 0 0, L_000002b511139a20;  alias, 1 drivers
v000002b51109ac60_0 .net "rst", 0 0, v000002b511137040_0;  alias, 1 drivers
    .scope S_000002b511034a20;
T_0 ;
    %wait E_000002b511058830;
    %load/vec4 v000002b51109a580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b51109b840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002b51109a760_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002b51109aee0_0;
    %load/vec4 v000002b51109a260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002b51109a760_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002b51109aee0_0;
    %load/vec4 v000002b51109a260_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002b51109a760_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002b51109a760_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002b51109a760_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002b51109a620_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002b51109b840_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002b51101d0b0;
T_1 ;
    %wait E_000002b5110587f0;
    %load/vec4 v000002b51109ac60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b51109a940_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002b51109a800_0;
    %assign/vec4 v000002b51109a940_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002b511004770;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b511067f00_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002b511067f00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b511067f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %load/vec4 v000002b511067f00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b511067f00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 872546304, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 941555713, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 805634048, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 2359951360, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 2360279040, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 42125355, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 390004747, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 4204576, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 2360344576, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 34263083, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 322961411, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 33574949, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 34592810, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 325124086, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 33585184, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b511067fa0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002b511004520;
T_3 ;
    %wait E_000002b5110586b0;
    %load/vec4 v000002b511068cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002b511068c20_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002b511067780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b511069120_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b511068fe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b511068860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002b511068f40_0, 0;
    %assign/vec4 v000002b511067aa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002b511068c20_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002b511067780_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002b511068b80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b511069120_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b511068fe0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b511068860_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002b511068f40_0, 0, 1;
    %store/vec4 v000002b511067aa0_0, 0, 1;
    %load/vec4 v000002b511067dc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068c20_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511067aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %load/vec4 v000002b511067820_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511067aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002b511067aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511069120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068860_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002b511068b80_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002b511067780_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002b5110f69c0;
T_4 ;
    %wait E_000002b5110587f0;
    %fork t_1, S_000002b5110f6b50;
    %jmp t_0;
    .scope S_000002b5110f6b50;
t_1 ;
    %load/vec4 v000002b51109a8a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b511068360_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002b511068360_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b511068360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109bc00, 0, 4;
    %load/vec4 v000002b511068360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b511068360_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002b51109b020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002b51109b3e0_0;
    %load/vec4 v000002b51109b5c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109bc00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109bc00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002b5110f69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002b5110f69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b51109b700_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002b51109b700_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002b51109b700_0;
    %ix/getv/s 4, v000002b51109b700_0;
    %load/vec4a v000002b51109bc00, 4;
    %ix/getv/s 4, v000002b51109b700_0;
    %load/vec4a v000002b51109bc00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002b51109b700_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b51109b700_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002b510fedd60;
T_6 ;
    %wait E_000002b5110586f0;
    %load/vec4 v000002b51109bde0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002b51109b660_0;
    %load/vec4 v000002b51109a1c0_0;
    %add;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002b51109b660_0;
    %load/vec4 v000002b51109a1c0_0;
    %sub;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002b51109b660_0;
    %load/vec4 v000002b51109a1c0_0;
    %and;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002b51109b660_0;
    %load/vec4 v000002b51109a1c0_0;
    %or;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002b51109b660_0;
    %load/vec4 v000002b51109a1c0_0;
    %xor;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002b51109b660_0;
    %load/vec4 v000002b51109a1c0_0;
    %or;
    %inv;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002b51109b660_0;
    %load/vec4 v000002b51109a1c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002b51109a1c0_0;
    %load/vec4 v000002b51109b660_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002b51109b660_0;
    %ix/getv 4, v000002b51109a1c0_0;
    %shiftl 4;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002b51109b660_0;
    %ix/getv 4, v000002b51109a1c0_0;
    %shiftr 4;
    %assign/vec4 v000002b51109b2a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002b511034bb0;
T_7 ;
    %wait E_000002b511058530;
    %load/vec4 v000002b51109b7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002b51109b0c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002b51109ad00, 4;
    %assign/vec4 v000002b51109a440_0, 0;
T_7.0 ;
    %load/vec4 v000002b51109a4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002b51109ba20_0;
    %ix/getv 3, v000002b51109b0c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002b511034bb0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b51109b160_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002b51109b160_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002b51109b160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %load/vec4 v000002b51109b160_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b51109b160_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 32, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002b51109ad00, 0, 4;
    %end;
    .thread T_8;
    .scope S_000002b511034bb0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002b51109b160_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002b51109b160_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002b51109b160_0;
    %load/vec4a v000002b51109ad00, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002b51109b160_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002b51109b160_0;
    %addi 1, 0, 32;
    %store/vec4 v000002b51109b160_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002b511060570;
T_10 ;
    %wait E_000002b5110587f0;
    %load/vec4 v000002b511138260_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002b5111377c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002b5111377c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002b5111377c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002b511060250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b511136f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b511137040_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002b511060250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002b511136f00_0;
    %inv;
    %assign/vec4 v000002b511136f00_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002b511060250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Max&MinArray/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b511137040_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b511137040_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002b511137900_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
