#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Jun  5 21:32:16 2016
# Process ID: 29373
# Current directory: /home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.runs/impl_1
# Command line: vivado -log System_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source System_wrapper.tcl -notrace
# Log file: /home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.runs/impl_1/System_wrapper.vdi
# Journal file: /home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source System_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/AXI_GPIO_LED/U0'
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/AXI_GPIO_LED/U0'
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/AXI_GPIO_LED/U0'
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/AXI_GPIO_LED/U0'
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0_board.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_rst_processing_system7_0_100M_0/System_rst_processing_system7_0_100M_0.xdc] for cell 'System_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0_board.xdc] for cell 'System_i/clk_wiz_0/inst'
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.816 ; gain = 420.508 ; free physical = 2339 ; free virtual = 11214
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/sources_1/bd/System/ip/System_clk_wiz_0_0/System_clk_wiz_0_0.xdc] for cell 'System_i/clk_wiz_0/inst'
Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/constrs_1/new/System.xdc]
Finished Parsing XDC File [/home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.srcs/constrs_1/new/System.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1662.816 ; gain = 692.039 ; free physical = 2341 ; free virtual = 11212
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1694.832 ; gain = 32.008 ; free physical = 2340 ; free virtual = 11211
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 21fa0333c

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1159c6306

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1697.832 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11211

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 113 cells.
Phase 2 Constant Propagation | Checksum: 1cf8cb8ad

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1697.832 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11211

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 185 unconnected nets.
INFO: [Opt 31-11] Eliminated 207 unconnected cells.
Phase 3 Sweep | Checksum: 1bd1a6608

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1697.832 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11211

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.832 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11211
Ending Logic Optimization Task | Checksum: 1bd1a6608

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1697.832 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11211

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1bd1a6608

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1697.832 ; gain = 0.000 ; free physical = 2341 ; free virtual = 11211
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1697.832 ; gain = 0.000 ; free physical = 2334 ; free virtual = 11207
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.runs/impl_1/System_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.836 ; gain = 0.000 ; free physical = 2334 ; free virtual = 11205
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1697.836 ; gain = 0.000 ; free physical = 2334 ; free virtual = 11205

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 9f918239

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1697.836 ; gain = 0.000 ; free physical = 2334 ; free virtual = 11205
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard HSTL_I_18
	FIXED_IO_mio[26] of IOStandard HSTL_I_18
	FIXED_IO_mio[25] of IOStandard HSTL_I_18
	FIXED_IO_mio[24] of IOStandard HSTL_I_18
	FIXED_IO_mio[23] of IOStandard HSTL_I_18
	FIXED_IO_mio[22] of IOStandard HSTL_I_18
	FIXED_IO_mio[21] of IOStandard HSTL_I_18
	FIXED_IO_mio[20] of IOStandard HSTL_I_18
	FIXED_IO_mio[19] of IOStandard HSTL_I_18
	FIXED_IO_mio[18] of IOStandard HSTL_I_18
	FIXED_IO_mio[17] of IOStandard HSTL_I_18
	FIXED_IO_mio[16] of IOStandard HSTL_I_18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 9f918239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1711.832 ; gain = 13.996 ; free physical = 2333 ; free virtual = 11205

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 9f918239

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1711.832 ; gain = 13.996 ; free physical = 2333 ; free virtual = 11205

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 9f71b526

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1711.832 ; gain = 13.996 ; free physical = 2333 ; free virtual = 11205
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9fb1c09c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1711.832 ; gain = 13.996 ; free physical = 2330 ; free virtual = 11202

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 198733b71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1711.832 ; gain = 13.996 ; free physical = 2333 ; free virtual = 11205
Phase 1.2.1 Place Init Design | Checksum: 199171281

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.477 ; gain = 24.641 ; free physical = 2326 ; free virtual = 11197
Phase 1.2 Build Placer Netlist Model | Checksum: 199171281

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.477 ; gain = 24.641 ; free physical = 2326 ; free virtual = 11197

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 199171281

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.477 ; gain = 24.641 ; free physical = 2322 ; free virtual = 11194
Phase 1 Placer Initialization | Checksum: 199171281

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1722.477 ; gain = 24.641 ; free physical = 2324 ; free virtual = 11195

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1e51d1f0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2322 ; free virtual = 11194

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e51d1f0b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11197

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18d9359cf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11197

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 111f57b7e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11197

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 111f57b7e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11197

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c61da06e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11197

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: c61da06e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11197

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 20a3fd908

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11198

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1f15ef399

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11198

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1f15ef399

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11198

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1f15ef399

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11197
Phase 3 Detail Placement | Checksum: 1f15ef399

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2326 ; free virtual = 11198

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 1652c1d59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.060. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 222bb55c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2323 ; free virtual = 11195
Phase 4.1 Post Commit Optimization | Checksum: 222bb55c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 222bb55c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 222bb55c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 222bb55c5

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ded36c0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ded36c0c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2322 ; free virtual = 11194
Ending Placer Task | Checksum: f44ba9e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1746.488 ; gain = 48.652 ; free physical = 2325 ; free virtual = 11196
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1746.488 ; gain = 0.000 ; free physical = 2321 ; free virtual = 11196
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1746.488 ; gain = 0.000 ; free physical = 2318 ; free virtual = 11191
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1746.488 ; gain = 0.000 ; free physical = 2319 ; free virtual = 11191
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1746.488 ; gain = 0.000 ; free physical = 2318 ; free virtual = 11190
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 26 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); HSTL_I_18 (FIXED_IO_mio[27], FIXED_IO_mio[26], FIXED_IO_mio[25], FIXED_IO_mio[24], FIXED_IO_mio[23], FIXED_IO_mio[22], FIXED_IO_mio[21], FIXED_IO_mio[20], FIXED_IO_mio[19], FIXED_IO_mio[18], FIXED_IO_mio[17], FIXED_IO_mio[16]); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: bb84a7a9 ConstDB: 0 ShapeSum: 38c70239 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d8236758

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.480 ; gain = 21.992 ; free physical = 2250 ; free virtual = 11123

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d8236758

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.484 ; gain = 21.996 ; free physical = 2252 ; free virtual = 11125

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d8236758

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.484 ; gain = 21.996 ; free physical = 2242 ; free virtual = 11114

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d8236758

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1768.484 ; gain = 21.996 ; free physical = 2242 ; free virtual = 11114
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e100c85a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2232 ; free virtual = 11104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.064  | TNS=0.000  | WHS=-0.143 | THS=-11.848|

Phase 2 Router Initialization | Checksum: 12a91359b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2232 ; free virtual = 11104

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 134a585ef

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2232 ; free virtual = 11104

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: d466d173

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.902  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 148374415

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104
Phase 4 Rip-up And Reroute | Checksum: 148374415

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2229 ; free virtual = 11102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10711fc7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.051  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10711fc7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10711fc7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104
Phase 5 Delay and Skew Optimization | Checksum: 10711fc7c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: b70a2cf4

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.051  | TNS=0.000  | WHS=0.057  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19a527a98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2230 ; free virtual = 11102
Phase 6 Post Hold Fix | Checksum: 19a527a98

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.374578 %
  Global Horizontal Routing Utilization  = 0.584559 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e9c71b90

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2231 ; free virtual = 11104

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e9c71b90

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2229 ; free virtual = 11102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14f281f1e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2229 ; free virtual = 11102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.051  | TNS=0.000  | WHS=0.057  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14f281f1e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2229 ; free virtual = 11102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1777.480 ; gain = 30.992 ; free physical = 2229 ; free virtual = 11102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1779.809 ; gain = 33.320 ; free physical = 2229 ; free virtual = 11102
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1795.707 ; gain = 0.000 ; free physical = 2225 ; free virtual = 11101
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Dropbox/Hobby/Zybo_Xilinx_Xilibus/Zybo/Zybo_Linux/Vivado/Hardware/Zybo/Zybo.runs/impl_1/System_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 21:32:58 2016...
