VERILOG_SOURCES = /code/rtl/gcd_top.sv
TOPLEVEL        = lcm_3_ip
MODULE          = test_lcm_top
IMPROVEMENTS    = cells
CELLS = 0
WIRES = 0
SIM             = icarus
TOPLEVEL_LANG   = verilog
PYTHONPATH      = /src
HASH            = 40-code-review-lint-lcm-3-ip