<profile>

<section name = "Vitis HLS Report for 'process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4'" level="0">
<item name = "Date">Mon Aug  7 16:46:51 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">processapa</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.399 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">61445, 61445, 0.614 ms, 0.614 ms, 61445, 61445, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_928_3_VITIS_LOOP_930_4">61443, 61443, 5, 1, 1, 61440, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 114, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 59, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9ns_13ns_8ns_22_4_1_U357">mac_muladd_9ns_13ns_8ns_22_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln928_1_fu_109_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln928_fu_121_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln930_fu_153_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln928_fu_103_p2">icmp, 0, 0, 23, 16, 14</column>
<column name="icmp_ln930_fu_127_p2">icmp, 0, 0, 16, 8, 9</column>
<column name="select_ln928_1_fu_141_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln928_fu_133_p3">select, 0, 0, 8, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="indvar_flatten6_fu_60">9, 2, 16, 32</column>
<column name="j_fu_56">9, 2, 9, 18</column>
<column name="k_fu_52">9, 2, 8, 16</column>
<column name="zero_padding2d_input_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="indvar_flatten6_fu_60">16, 0, 16, 0</column>
<column name="j_fu_56">9, 0, 9, 0</column>
<column name="k_fu_52">8, 0, 8, 0</column>
<column name="select_ln928_reg_215">8, 0, 8, 0</column>
<column name="select_ln928_reg_215_pp0_iter2_reg">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, process_data_Pipeline_VITIS_LOOP_928_3_VITIS_LOOP_930_4, return value</column>
<column name="zero_padding2d_input_din">out, 15, ap_fifo, zero_padding2d_input, pointer</column>
<column name="zero_padding2d_input_full_n">in, 1, ap_fifo, zero_padding2d_input, pointer</column>
<column name="zero_padding2d_input_write">out, 1, ap_fifo, zero_padding2d_input, pointer</column>
<column name="planes_address0">out, 22, ap_memory, planes, array</column>
<column name="planes_ce0">out, 1, ap_memory, planes, array</column>
<column name="planes_q0">in, 15, ap_memory, planes, array</column>
</table>
</item>
</section>
</profile>
