<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vscale-max-sharing/src/correlation.cpp:39:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 8192 has been inferred" OldID="for.body.load.42," ID="data_inseq" BundleName="data" VarName="data_in" LoopLoc="vscale-max-sharing/src/correlation.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="recv_data_burst(ap_uint&lt;64&gt;*, half (*) [4096])" Length="8192" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="vscale-max-sharing/src/correlation.cpp:83:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 8192 has been inferred" OldID="for.body.store.236," ID="data_outseq" BundleName="data" VarName="data_out" LoopLoc="vscale-max-sharing/src/correlation.cpp:83:19" LoopName="VITIS_LOOP_83_1" ParentFunc="send_data_burst(ap_uint&lt;64&gt;*, half (*) [4096])" Length="8192" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vscale-max-sharing/src/correlation.cpp:39:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="data_inseq" BundleName="data" VarName="data_in" LoopLoc="vscale-max-sharing/src/correlation.cpp:39:19" LoopName="VITIS_LOOP_39_1" ParentFunc="recv_data_burst(ap_uint&lt;64&gt;*, half (*) [4096])"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="vscale-max-sharing/src/correlation.cpp:83:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="data_outseq" BundleName="data" VarName="data_out" LoopLoc="vscale-max-sharing/src/correlation.cpp:83:19" LoopName="VITIS_LOOP_83_1" ParentFunc="send_data_burst(ap_uint&lt;64&gt;*, half (*) [4096])"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vscale-max-sharing/src/correlation.cpp:39:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 8192 and bit width 64 in loop 'VITIS_LOOP_39_1' has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="data" LoopLoc="vscale-max-sharing/src/correlation.cpp:39:19" LoopName="VITIS_LOOP_39_1" Length="8192" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="vscale-max-sharing/src/correlation.cpp:83:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 8192 and bit width 64 in loop 'VITIS_LOOP_83_1' has been inferred on bundle 'data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="data" LoopLoc="vscale-max-sharing/src/correlation.cpp:83:19" LoopName="VITIS_LOOP_83_1" Length="8192" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

