#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Nov 15 11:09:19 2020
# Process ID: 4952
# Current directory: C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1
# Command line: vivado.exe -log arch_1st_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source arch_1st_wrapper.tcl -notrace
# Log file: C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper.vdi
# Journal file: C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source arch_1st_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top arch_1st_wrapper -part xcku040-ffva1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_clk_wiz_0_0/arch_1st_clk_wiz_0_0.dcp' for cell 'arch_1st_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_multicycle_cpu_0_0/arch_1st_multicycle_cpu_0_0.dcp' for cell 'arch_1st_i/multicycle_cpu_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1278.598 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 397 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_clk_wiz_0_0/arch_1st_clk_wiz_0_0_board.xdc] for cell 'arch_1st_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_clk_wiz_0_0/arch_1st_clk_wiz_0_0_board.xdc] for cell 'arch_1st_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_clk_wiz_0_0/arch_1st_clk_wiz_0_0.xdc] for cell 'arch_1st_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_clk_wiz_0_0/arch_1st_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_clk_wiz_0_0/arch_1st_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [c:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.srcs/sources_1/bd/arch_1st/ip/arch_1st_clk_wiz_0_0/arch_1st_clk_wiz_0_0.xdc] for cell 'arch_1st_i/clk_wiz_0/inst'
Parsing XDC File [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc]
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ25'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ25'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ27'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ27'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '4N6824'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '4N6824'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ30'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ30'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ28'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ28'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS3_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ24'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ24'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ26'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ26'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ31'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ31'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ29'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ29'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM3'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM3'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_1_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_1_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ21'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ21'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ17'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ17'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ16'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ16'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ23'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ23'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS2_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ22'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ22'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ18'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ18'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ20'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ20'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ19'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ19'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_0_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_0_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM2'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM2'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '4N7226'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '4N7226'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ14'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ14'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ12'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ12'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_5_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_5_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ10'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ10'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ8'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ8'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS1_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ9'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ9'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ15'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ15'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ11'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ11'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ13'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ13'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM1'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DM1'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_4_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PMOD0_4_LS'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ2'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ2'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ6'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ6'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ4'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ4'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ0'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ0'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_T'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQS0_C'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ5'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ5'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ7'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ7'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ3'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ3'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ1'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DDR4_DQ1'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VRP_44'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VRP_44'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:182]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:182]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/funct[0]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1808]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/funct[1]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1808]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/funct[2]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1808]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/funct[3]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1808]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/funct[4]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1808]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/funct[5]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1808]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1808]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[0]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[1]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[2]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[3]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[4]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[5]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[6]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[7]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[8]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[9]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[10]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[11]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[12]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[13]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[14]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[15]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[16]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[17]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[18]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[19]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[20]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[21]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[22]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[23]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[24]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[25]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[26]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[27]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[28]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[29]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[30]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/pc_wire[31]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1809]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1810]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1811]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/state[0]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1814]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/state[1]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1814]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/state[2]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1814]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/state[3]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1814]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/state[4]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1814]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1814]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1821]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[0]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[1]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[2]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[3]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[4]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[5]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[6]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[7]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[8]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[9]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[10]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[11]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[12]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[13]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[14]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[15]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[16]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[17]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[18]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[19]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[20]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[21]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[22]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[23]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[24]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[25]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[26]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[27]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[28]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[29]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[30]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/Indata[31]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1823]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[0]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[1]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[2]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[3]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[4]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[5]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[6]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[7]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[8]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[9]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[10]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[11]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[12]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[13]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[14]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[15]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[16]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[17]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[18]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[19]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[20]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[21]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[22]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[23]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
WARNING: [Vivado 12-507] No nets matched 'arch_1st_i/multicycle_cpu_0/inst/SignImm[24]'. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1824]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1825]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1826]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1827]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1828]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1829]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1830]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1831]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1832]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1833]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1834]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1835]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1836]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1838]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1839]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1840]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1841]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1842]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc:1843]
Finished Parsing XDC File [C:/Users/nowi74/cpuex2020_1/1st/core/src/kcu105-xdc-rdf0349/KCU105_Rev1.0_02292016.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1628.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 10 instances

17 Infos, 200 Warnings, 126 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1628.125 ; gain = 897.418
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1628.125 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 5fd709fe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1629.266 ; gain = 1.141

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "2e7ea9f64aa84649".
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "b1cecda2db77cb4a".
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.258 . Memory (MB): peak = 1918.547 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 11ecd5df6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:44 . Memory (MB): peak = 1918.547 ; gain = 81.141

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 10 inverter(s) to 151 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[107].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[108].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[109].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[110].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[111].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[114].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[115].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[116].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[117].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[118].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[68].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[80].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Common 17-14] Message 'Opt 31-422' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1a6f42965

Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1918.547 ; gain = 81.141
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 21 cells
INFO: [Opt 31-1021] In phase Retarget, 73 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1ca8411b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1918.547 ; gain = 81.141
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1fb78000e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1918.547 ; gain = 81.141
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 39 cells
INFO: [Opt 31-1021] In phase Sweep, 4061 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 1fb78000e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:46 . Memory (MB): peak = 1918.547 ; gain = 81.141
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 1fb78000e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1918.547 ; gain = 81.141
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1fb78000e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1918.547 ; gain = 81.141
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              21  |                                             73  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |              39  |                                           4061  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1918.547 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1cf9f0360

Time (s): cpu = 00:00:18 ; elapsed = 00:00:47 . Memory (MB): peak = 1918.547 ; gain = 81.141

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.867 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 178 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 119 newly gated: 0 Total Ports: 356
Ending PowerOpt Patch Enables Task | Checksum: 18fe2d9a6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3862.496 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18fe2d9a6

Time (s): cpu = 00:01:01 ; elapsed = 00:00:47 . Memory (MB): peak = 3862.496 ; gain = 1943.949

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18fe2d9a6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3862.496 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3862.496 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d4d9a03c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 200 Warnings, 126 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:39 . Memory (MB): peak = 3862.496 ; gain = 2234.371
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file arch_1st_wrapper_drc_opted.rpt -pb arch_1st_wrapper_drc_opted.pb -rpx arch_1st_wrapper_drc_opted.rpx
Command: report_drc -file arch_1st_wrapper_drc_opted.rpt -pb arch_1st_wrapper_drc_opted.pb -rpx arch_1st_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 163bd0f74

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3862.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12c03d02a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18126a314

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18126a314

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 18126a314

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15482be8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 244 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 93 nets or cells. Created 0 new cell, deleted 93 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3862.496 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             93  |                    93  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             93  |                    93  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a573ba1e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:25 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 125a6094b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 2 Global Placement | Checksum: 125a6094b

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d6d53424

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16ed5f8e0

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be778994

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19dee1d30

Time (s): cpu = 00:00:43 ; elapsed = 00:00:31 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.5 Small Shape DP

Phase 3.5.1 Small Shape Clustering
Phase 3.5.1 Small Shape Clustering | Checksum: 140174e06

Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.5.2 DP Optimization
Phase 3.5.2 DP Optimization | Checksum: 18f06823e

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.5.3 Flow Legalize Slice Clusters
Phase 3.5.3 Flow Legalize Slice Clusters | Checksum: 1f0799854

Time (s): cpu = 00:01:05 ; elapsed = 00:00:44 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.5.4 Slice Area Swap
Phase 3.5.4 Slice Area Swap | Checksum: 1e161c605

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.5.5 Commit Slice Clusters
Phase 3.5.5 Commit Slice Clusters | Checksum: 2bc9963ac

Time (s): cpu = 00:01:10 ; elapsed = 00:00:47 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 3.5 Small Shape DP | Checksum: 2bc9963ac

Time (s): cpu = 00:01:10 ; elapsed = 00:00:48 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2744a6293

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 15b710ad1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:49 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 15b710ad1

Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: eaf3bc05

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: eaf3bc05

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.965. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 132448cc9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 132448cc9

Time (s): cpu = 00:01:23 ; elapsed = 00:00:57 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 132448cc9

Time (s): cpu = 00:01:24 ; elapsed = 00:00:57 . Memory (MB): peak = 3862.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 215c642f0

Time (s): cpu = 00:01:24 ; elapsed = 00:00:58 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 16c276343

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16c276343

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3862.496 ; gain = 0.000
Ending Placer Task | Checksum: 11ac532b7

Time (s): cpu = 00:01:25 ; elapsed = 00:00:59 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
192 Infos, 200 Warnings, 126 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:01 . Memory (MB): peak = 3862.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file arch_1st_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file arch_1st_wrapper_utilization_placed.rpt -pb arch_1st_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file arch_1st_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3862.496 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
201 Infos, 200 Warnings, 126 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 22058b4d ConstDB: 0 ShapeSum: 153df143 RouteDB: e381b627

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 133ff6411

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3862.496 ; gain = 0.000
Post Restoration Checksum: NetGraph: d4d3ec40 NumContArr: e764704 Constraints: 75c363a6 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1590d96ea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1590d96ea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1590d96ea

Time (s): cpu = 00:00:47 ; elapsed = 00:00:32 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 145e7d01b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 17ab61135

Time (s): cpu = 00:00:57 ; elapsed = 00:00:38 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.020  | TNS=0.000  | WHS=-0.170 | THS=-4.368 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 17191f97c

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.020  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 1cd3d8339

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 189c309e8

Time (s): cpu = 00:01:10 ; elapsed = 00:00:46 . Memory (MB): peak = 3862.496 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12017
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10276
  Number of Partially Routed Nets     = 1741
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2143eb61a

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1952
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.411  | TNS=0.000  | WHS=-0.019 | THS=-0.019 |

Phase 4.1 Global Iteration 0 | Checksum: 24762ea04

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2261a6536

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2261a6536

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 265bc0380

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.411  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1c67482b7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1c67482b7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1c67482b7

Time (s): cpu = 00:01:37 ; elapsed = 00:01:03 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18a513d19

Time (s): cpu = 00:01:39 ; elapsed = 00:01:05 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.411  | TNS=0.000  | WHS=0.004  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f4cc8307

Time (s): cpu = 00:01:40 ; elapsed = 00:01:05 . Memory (MB): peak = 3862.496 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1f4cc8307

Time (s): cpu = 00:01:40 ; elapsed = 00:01:05 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.911735 %
  Global Horizontal Routing Utilization  = 0.778218 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 161354ed0

Time (s): cpu = 00:01:41 ; elapsed = 00:01:06 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 161354ed0

Time (s): cpu = 00:01:41 ; elapsed = 00:01:06 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 161354ed0

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3862.496 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.411  | TNS=0.000  | WHS=0.004  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 161354ed0

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:42 ; elapsed = 00:01:07 . Memory (MB): peak = 3862.496 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
217 Infos, 200 Warnings, 126 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:10 . Memory (MB): peak = 3862.496 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file arch_1st_wrapper_drc_routed.rpt -pb arch_1st_wrapper_drc_routed.pb -rpx arch_1st_wrapper_drc_routed.rpx
Command: report_drc -file arch_1st_wrapper_drc_routed.rpt -pb arch_1st_wrapper_drc_routed.pb -rpx arch_1st_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file arch_1st_wrapper_methodology_drc_routed.rpt -pb arch_1st_wrapper_methodology_drc_routed.pb -rpx arch_1st_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file arch_1st_wrapper_methodology_drc_routed.rpt -pb arch_1st_wrapper_methodology_drc_routed.pb -rpx arch_1st_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/nowi74/cpuex2020_1/1st/core/1st_architecture/1st_architecture.runs/impl_1/arch_1st_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file arch_1st_wrapper_power_routed.rpt -pb arch_1st_wrapper_power_summary_routed.pb -rpx arch_1st_wrapper_power_routed.rpx
Command: report_power -file arch_1st_wrapper_power_routed.rpt -pb arch_1st_wrapper_power_summary_routed.pb -rpx arch_1st_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
229 Infos, 200 Warnings, 126 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3862.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file arch_1st_wrapper_route_status.rpt -pb arch_1st_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file arch_1st_wrapper_timing_summary_routed.rpt -pb arch_1st_wrapper_timing_summary_routed.pb -rpx arch_1st_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file arch_1st_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file arch_1st_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file arch_1st_wrapper_bus_skew_routed.rpt -pb arch_1st_wrapper_bus_skew_routed.pb -rpx arch_1st_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Nov 15 11:14:28 2020...
