sp2
latency
mpi
v4
throughput
subsystem
mpps
adapters
switch
ibm
mpl
aix
message
mb
kb
upgrade
messages
interchange
swm
thmax
benchmarks
v3
collective
bt
pvm
npb
mflop
broadcast
native
communication
adapter
old
sp
c4
spooling
meiko
dd95
gregorio
passing
processors
mpich
mpp
paragon
processor
directional
nas
interconnection
grain
medium
bus
lu
bandwidth
barrier
achievable
mg
benchmark
configurations
xh96
cul96
age95
bai95
hoc94
fra95
beivide
parkbench
mpi_bcast
128
upgraded
simulator
bi
intel
bytes
irvine
destination
programmed
torus
peak
micro
numeric
reductions
channel
rendezvous
communications
regions
asymptotic
region
short
offers
hardware
fortran
software
researcher
factored
navier
1000
stokes
noticeably
plus
thousands
fitted
basically
supercomputing
nowadays
shallow
ethernet
bisection
triangular
network
tests
water
specially
designers
cache
library
reduction
community
ports
cray
77
assessing
subsystems
offering
fluid
header
kernels
discretization
frequent
tens
routers
ps
massively
jobs
3000
latencies
characterize
myricom
mpi94
tirado
euphoria
cnica
vallejo
32x32
fica
3559
hp96
argonne
dgicyt
comunicacions
tic95
gar96
2000600010000
4x4
investigaci
mpi_recv
spp1000
mpi_reduce
aprox
cs2
labarta
bechmarks
pentadiagonal
7236
mpi_max
spp1200
hockney
sangman
mpi_barrier
dongman
pstswm
benchmark2006001000
myr96
johasz
mig95
direcci
0378
5001500mg
mpi_send
llorente
zoltan
1200400600800
nonmember
fittings
comisi
823
gei94
gflop
wf95
1502
mpi_sum
bri95
dongsoo
sni95
stu95
25001500250032
unfactored
mpi_min
worley
tecnolog
massive
running
communication subsystem
the sp2
parallel applications
mb s
message length
s message
o v4
performance switch
latency and
the latency
latency s
to point
n v4
new switch
th o
o v3
of mpi
long messages
point to
and throughput
point communication
message passing
start up
the message
of latency
the upgrade
length kb
throughput mb
up time
short messages
the communication
interchange of
high performance
t h
point communications
sp2 systems
sp2 communication
native version
mflop s
execution times
ibm sp2
latency is
been increased
throughput for
average values
throughput is
collective operations
the switch
new version
bi directional
the broadcast
been measured
frequent interchange
v4 n
v4 th
s sp2
spooling time
plus mpi
v4 throughput
lu sp
the spooling
parallel simulator
v3 o
message th
the npb
micro channel
sp2 configurations
the adapter
nas parallel
of aix
adapters aix
a gregorio
v3 th
and adapters
kb region
parallel benchmarks
4 kb
the native
the old
the high
parallel computer
throughput of
of parallel
message size
the interconnection
point case
applications requiring
asymptotic throughput
minimum latency
sp2 the
obtained running
length figure
grain parallel
the throughput
latency in
the new
the start
when running
interconnection network
sp2 parallel
message latency
ibm s
processor 0
running parallel
th n
maximum throughput
mpi and
switch and
change in
the performance
intel paragon
fortran 77
the ibm
execution time
are short
latency for
built around
sp and
fine grain
to reach
for running
old and
mb of
for messages
of message
header to
software layer
the mpp
difference discretization
mpi collective
message interface
numeric applications
80 nodes
communication tests
and meiko
over mpl
latency reduction
upgrade in
as visiting
upgraded the
enough messages
mpps and
mpps including
be fitted
passing networks
software elements
32 kb
noticeably reduced
s peak
channel controller
v4 native
a sp2
r beivide
region 3
sp bt
passing software
simulated computational
case minimum
the parkbench
offers several
acknowledgements section
equations resulting
ibm has
parallel application
77 plus
sp2 when
upgrade has
the nas
several mpi
communication software
approximately factored
passing paradigm
old switch
and mpl
c4 s
region 1
the interchange
our group
ibm offers
directional ports
messages while
bt swm
of mpps
switch which
interchange very
implicit finite
current mpps
aix v4
mg lu
random traffic
rendezvous protocol
the adapters
throughput has
for short
basically the
times of
to offer
hardware and
these programs
one half
point to point
latency and throughput
high performance switch
s message length
latency s message
the communication subsystem
version of mpi
the new switch
to point communication
of the sp2
the high performance
with the old
start up time
message length kb
throughput mb s
the start up
the latency is
of parallel applications
native version of
to point communications
sp2 communication subsystem
and throughput for
mb s message
has been increased
the ibm sp2
execution times of
the point to
o v4 n
grain parallel applications
th n v4
v4 n v4
o v4 th
n v4 throughput
length kb region
switch and adapters
message length figure
messages are short
results obtained running
s message th
v3 th o
o v3 o
v3 o v4
to point case
frequent interchange of
th o v3
message th o
v4 throughput mb
v4 th n
the spooling time
o v3 th
of short messages
nas parallel benchmarks
th o v4
j a gregorio
and adapters aix
with the new
of the new
new version of
of message passing
in the communication
the message passing
obtained running the
for long messages
a communication subsystem
sp2 parallel computer
to the switch
the old and
the interconnection network
the latency and
the execution times
to offer a
for point to
by the message
change in the
hardware and software
of the communication
l 1 2
the performance of
one half of
the message size
performance of parallel
a new version
finite difference discretization
can be fitted
several mpi collective
reduction of latency
mpi collective operations
over 4 kb
e a message
message passing networks
by our group
throughput for the
the upgrade in
message size required
very similar behavior
average values are
parallel applications the
lu sp bt
asymptotic throughput of
for short and
and medium messages
message header to
a frequent interchange
characterization of latency
to 80 nodes
experiment a significant
ibm sp2 the
sp2 when running
for short messages
v4 native version
for running parallel
the nas parallel
aix v4 native
implicit finite difference
mb s peak
up to 80
mg lu sp
header to reach
running parallel applications
adapters aix v4
micro channel controller
regions that correspond
is used i
message passing software
offers several alternatives
be fitted to
bi directional ports
equations resulting from
simulated computational fluid
performance switch which
latency is noticeably
s for systems
message latency in
communication subsystem we
throughput are the
random 2 sets
times of parallel
developed by our
of equations resulting
throughput has been
c4 s sp2
message passing paradigm
difference discretization of
sp and bt
and software elements
for the sp2
components of latency
throughput for point
point communication a
77 plus mpi
new communication subsystem
interchange of short
of latency in
latency for short
mpps including the
on a sp2
is noticeably reduced
old switch and
the sp2 communication
parallel applications is
the interchange of
1 point to
regarding the hardware
the sp2 when
spooling time t
the latency for
fortran 77 plus
with processor 0
communication subsystem will
sp2 the sp2
mpi and mpl
3 parallel applications
achieved throughput is
large data structures
of the npb
communication a first
sp bt swm
fitted to equation
parallel applications in
reductions in execution
the parallel simulator
when writing this
the problem size
the reader can
introduction of the
of the high
the operating system
the message header
to equation 2
resulting from an
increase the throughput
mb s the
of the navier
required to transmit
the regions that
communication subsystem of
run parallel applications
and fine grain
i o bus
has been measured
