// Seed: 1483936303
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always @(1 - id_2) begin
    id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge 1'b0) begin
    assign id_6 = id_3;
  end
  assign id_1 = 1;
  id_7(
      .id_0(id_5), .id_1(1'h0), .id_2()
  ); module_0(
      id_4, id_6, id_6, id_4, id_6
  );
endmodule
