/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2025 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32K566_XS_PMA_MMD.h
 * @version 2.2
 * @date 2025-10-16
 * @brief Peripheral Access Layer for S32K566_XS_PMA_MMD
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32K566_XS_PMA_MMD_H_)  /* Check if memory map has not been already included */
#define S32K566_XS_PMA_MMD_H_

#include "S32K566_COMMON.h"

/* ----------------------------------------------------------------------------
   -- XS_PMA_MMD Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XS_PMA_MMD_Peripheral_Access_Layer XS_PMA_MMD Peripheral Access Layer
 * @{
 */

/** XS_PMA_MMD - Register Layout Typedef */
typedef struct XS_PMA_MMD_Struct {
  __I  uint16_t VR_XS_PMA_RX_LSTS;                 /**< VR_XS_PMA_RX_LSTS, offset: 0x0 */
  uint8_t RESERVED_0[30];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx General 0 Register, offset: 0x20 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx General 1 Register, offset: 0x22 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_TX_GENCTRL2;  /**< VR XS or PMA Synopsys Multi-protocol 12G/16G PHY Tx General 2 Register, offset: 0x24 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Tx Boost Control Register, offset: 0x26 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Tx Rate Control Register, offset: 0x28 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Power State Register, offset: 0x2A */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Equalization Control 0 Register, offset: 0x2C */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Equalization Control 1 Register, offset: 0x2E */
  uint8_t RESERVED_1[8];
  __IO uint16_t VR_XS_PMA_MP_10G_TX_TERM_CTRL;     /**< VR XS or PMA Synopsys Multi-protocol 10G PHY Transmit Termination Control Register, offset: 0x38 */
  uint8_t RESERVED_2[6];
  __I  uint16_t VR_XS_PMA_MP_12G_16G_25G_TX_STS;   /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Status Register, offset: 0x40 */
  uint8_t RESERVED_3[30];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx General Control 0 Register, offset: 0x60 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx General Control 1 Register, offset: 0x62 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_RX_GENCTRL2;  /**< VR XS or PMA Synopsys Multi-protocol 12G/16G PHY Rx General Control 2 Register, offset: 0x64 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_RX_GENCTRL3;  /**< VR XS or PMA Synopsys Multi-protocol 12G/16G PHY Rx General Control 3 Register, offset: 0x66 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Rx Rate Control Register, offset: 0x68 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx Power State Register, offset: 0x6A */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx CDR Control Register, offset: 0x6C */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Rx Attenuation Control Register, offset: 0x6E */
  __IO uint16_t VR_XS_PMA_MP_12G_RX_EQ_CTRL0;      /**< VR XS or PMA Synopsys Multi-protocol 12G PHY Rx Equalization Control 0 Register, offset: 0x70 */
  uint8_t RESERVED_4[6];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Rx Equalization Control 4 Register, offset: 0x78 */
  __IO uint16_t VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL;  /**< VR XS or PMA Synopsys Multi-protocol 12G PHY AFE-DFE Enable Register, offset: 0x7A */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY DFE Tap Control 0 Register, offset: 0x7C */
  uint8_t RESERVED_5[2];
  __I  uint16_t VR_XS_PMA_MP_12G_16G_25G_RX_STS;   /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx Status Register, offset: 0x80 */
  uint8_t RESERVED_6[6];
  __IO uint16_t VR_XS_PMA_MP_RX_TERM_CTRL;         /**< VR XS or PMA Synopsys Consumer 10G PHY Receive Termination Control Register, offset: 0x88 */
  uint8_t RESERVED_7[12];
  __IO uint16_t VR_XS_PMA_MP_10G_RX_IQ_CTRL0;      /**< VR XS or PMA Synopsys Multi-protocol 10G PHY RX IQ Control 0 Register, offset: 0x96 */
  uint8_t RESERVED_8[8];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY MPLL Common Control Register, offset: 0xA0 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0;  /**< VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLA Control 0 Register, offset: 0xA2 */
  __IO uint16_t VR_XS_PMA_MP_12G_MPLLA_CTRL1;      /**< VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLA Control 1 Register, offset: 0xA4 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2;  /**< VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLA Control 2 Register, offset: 0xA6 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0;  /**< VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLB Control 0 Register, offset: 0xA8 */
  __IO uint16_t VR_XS_PMA_MP_12G_MPLLB_CTRL1;      /**< VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLB Control 1 Register, offset: 0xAA */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2;  /**< VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLB Control 2 Register, offset: 0xAC */
  __IO uint16_t VR_XS_PMA_MP_12G_MPLLA_CTRL3;      /**< VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLA Control 3 Register, offset: 0xAE */
  __IO uint16_t VR_XS_PMA_MP_12G_MPLLB_CTRL3;      /**< VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLB Control 3 Register, offset: 0xB0 */
  uint8_t RESERVED_9[46];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Miscellaneous Control 0 Register, offset: 0xE0 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Reference Control Register, offset: 0xE2 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY VCO Calibration Load 0 Register, offset: 0xE4 */
  uint8_t RESERVED_10[6];
  __IO uint16_t VR_XS_PMA_MP_12G_VCO_CAL_REF0;     /**< VR XS or PMA Synopsys Multi-protocol 12G PHY VCO Calibration Reference 0 Register, offset: 0xEC */
  uint8_t RESERVED_11[2];
  __I  uint16_t VR_XS_PMA_MP_12G_16G_25G_MISC_STS; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Miscellaneous Status Register, offset: 0xF0 */
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1; /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Miscellaneous Control 1 Register, offset: 0xF2 */
  uint8_t RESERVED_12[2];
  __IO uint16_t VR_XS_PMA_MP_12G_16G_25G_SRAM;     /**< VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY SRAM Register., offset: 0xF6 */
  uint8_t RESERVED_13[8];
  __IO uint16_t VR_XS_PMA_SNPS_CR_CTRL;            /**< VR XS or PMA Synopsys PHY CR Control Register, offset: 0x100 */
  __IO uint16_t VR_XS_PMA_SNPS_CR_ADDR;            /**< VR XS or PMA Synopsys PHY CR Address Register, offset: 0x102 */
  __IO uint16_t VR_XS_PMA_SNPS_CR_DATA;            /**< VR XS or PMA Synopsys CR Data Register, offset: 0x104 */
} XS_PMA_MMD_Type, *XS_PMA_MMD_MemMapPtr;

/** Number of instances of the XS_PMA_MMD module. */
#define XS_PMA_MMD_INSTANCE_COUNT                (1u)

/* XS_PMA_MMD - Peripheral instance base addresses */
/** Peripheral NETC_ENET_PHY_PHY_CTRL_EX_LOCK__XPCS__XS_PMA_MMD base address */
#define IP_NETC_ENET_PHY_PHY_CTRL_EX_LOCK__XPCS__XS_PMA_MMD_BASE (0x830040u)
/** Peripheral NETC_ENET_PHY_PHY_CTRL_EX_LOCK__XPCS__XS_PMA_MMD base pointer */
#define IP_NETC_ENET_PHY_PHY_CTRL_EX_LOCK__XPCS__XS_PMA_MMD ((XS_PMA_MMD_Type *)IP_NETC_ENET_PHY_PHY_CTRL_EX_LOCK__XPCS__XS_PMA_MMD_BASE)
/** Array initializer of XS_PMA_MMD peripheral base addresses */
#define IP_XS_PMA_MMD_BASE_ADDRS                 { IP_NETC_ENET_PHY_PHY_CTRL_EX_LOCK__XPCS__XS_PMA_MMD_BASE }
/** Array initializer of XS_PMA_MMD peripheral base pointers */
#define IP_XS_PMA_MMD_BASE_PTRS                  { IP_NETC_ENET_PHY_PHY_CTRL_EX_LOCK__XPCS__XS_PMA_MMD }

/* ----------------------------------------------------------------------------
   -- XS_PMA_MMD Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup XS_PMA_MMD_Register_Masks XS_PMA_MMD Register Masks
 * @{
 */

/*! @name VR_XS_PMA_RX_LSTS - VR_XS_PMA_RX_LSTS */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_RX_LSTS_SIG_DET_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_MASK (0xE000U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_RX_LSTS_RX_VALID_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx General 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TXBCN_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_INV_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_RST_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_MASK (0xE000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL0_TX_DT_EN_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx General 1 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_DET_RX_REQ_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_MASK (0x700U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_VBOOST_LVL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_MASK (0xE000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_GENCTRL1_TX_CLK_RDY_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_TX_GENCTRL2 - VR XS or PMA Synopsys Multi-protocol 12G/16G PHY Tx General 2 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_REQ_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX_LPD_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_MASK (0x300U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX0_WIDTH_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_MASK (0xC00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_SHIFT (10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX1_WIDTH_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_MASK (0x3000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX2_WIDTH_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_MASK (0xC000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_SHIFT (14U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_TX_GENCTRL2_TX3_WIDTH_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Tx Boost Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_MASK (0xFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_WIDTH (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX0_IBOOST_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST_MASK (0xF0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST_WIDTH (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX1_IBOOST_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST_MASK (0xF00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST_WIDTH (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX2_IBOOST_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST_MASK (0xF000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST_WIDTH (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_BOOST_CTRL_TX3_IBOOST_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Tx Rate Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_MASK (0x7U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX0_RATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE_MASK (0x70U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX1_RATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE_MASK (0x700U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX2_RATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE_MASK (0x7000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_RATE_CTRL_TX3_RATE_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Power State Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_MASK (0x3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX0_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_MASK (0xCU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_SHIFT (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX1_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_MASK (0x30U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX2_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_MASK (0xC0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_SHIFT (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX3_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_POWER_STATE_CTRL_TX_DISABLE_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Equalization Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_MASK (0x3FU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_WIDTH (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_PRE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_MASK (0x3F00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_WIDTH (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL0_TX_EQ_MAIN_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Equalization Control 1 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_MASK (0x3FU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_WIDTH (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_POST_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_MASK (0x40U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_SHIFT (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_OVR_RIDE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_MASK (0x80U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_SHIFT (7U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_TX_EQ_DEF_CTRL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_EQ_CTRL1_CA_TX_EQ_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_10G_TX_TERM_CTRL - VR XS or PMA Synopsys Multi-protocol 10G PHY Transmit Termination Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX0_TERM_MASK (0x7U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX0_TERM_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX0_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX0_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX0_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX0_TERM_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX1_TERM_MASK (0x70U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX1_TERM_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX1_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX1_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX1_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX1_TERM_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX2_TERM_MASK (0x700U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX2_TERM_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX2_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX2_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX2_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX2_TERM_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX3_TERM_MASK (0x7000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX3_TERM_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX3_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX3_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX3_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_10G_TX_TERM_CTRL_TX3_TERM_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_TX_STS - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Tx Status Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_TX_ACK_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_TX_STS_DETRX_RSLT_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx General Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_TERM_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_ALIGN_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_DT_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_MASK (0xE000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL0_RX_CLKSFT_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx General Control 1 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_INV_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_RST_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_GENCTRL1_RX_TERM_ACDC_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_RX_GENCTRL2 - VR XS or PMA Synopsys Multi-protocol 12G/16G PHY Rx General Control 2 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_REQ_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX_LPD_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_MASK (0x300U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX0_WIDTH_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_MASK (0xC00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_SHIFT (10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX1_WIDTH_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_MASK (0x3000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX2_WIDTH_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_MASK (0xC000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_SHIFT (14U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL2_RX3_WIDTH_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_RX_GENCTRL3 - VR XS or PMA Synopsys Multi-protocol 12G/16G PHY Rx General Control 3 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_MASK (0x7U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_MASK (0x38U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_SHIFT (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_MASK (0x1C0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_SHIFT (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_2_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_TRSHLD_3_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_MASK (0xE000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_RX_GENCTRL3_LOS_LFPS_EN_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Rx Rate Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_MASK (0x3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX0_RATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE_MASK (0x30U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX1_RATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE_MASK (0x300U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX2_RATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE_MASK (0x3000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_RATE_CTRL_RX3_RATE_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx Power State Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_MASK (0x3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX0_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_MASK (0xCU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_SHIFT (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX1_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_MASK (0x30U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX2_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_MASK (0xC0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_SHIFT (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_WIDTH (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX3_PSTATE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_RX_DISABLE_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_POWER_STATE_CTRL_EEE_OVR_RIDE_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx CDR Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_TRACK_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_CDR_SSC_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_CDR_CTRL_VCO_LOW_FREQ_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Rx Attenuation Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_MASK (0x7U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX0_EQ_ATT_LVL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL_MASK (0x70U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX1_EQ_ATT_LVL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL_MASK (0x700U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX2_EQ_ATT_LVL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL_MASK (0x7000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_ATTN_CTRL_RX3_EQ_ATT_LVL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_RX_EQ_CTRL0 - VR XS or PMA Synopsys Multi-protocol 12G PHY Rx Equalization Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_MASK (0x1FU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_WIDTH (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_CTLE_BOOST_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_AFE_GAIN_0_MASK (0xF000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_AFE_GAIN_0_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_AFE_GAIN_0_WIDTH (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_AFE_GAIN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_AFE_GAIN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_RX_EQ_CTRL0_AFE_GAIN_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Rx Equalization Control 4 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_ADAPT_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_CONT_OFF_CAN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SEQ_EQ_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN_MASK (0x200U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_PING_PONG_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN_MASK (0x400U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN_SHIFT (10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_SELF_MAIN_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL_MASK (0x800U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL_SHIFT (11U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_EQ_STRT_CTRL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_EQ_CTRL4_RX_AD_REQ_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL - VR XS or PMA Synopsys Multi-protocol 12G PHY AFE-DFE Enable Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_AFE_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_AFE_DFE_EN_CTRL_DFE_EN_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY DFE Tap Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_MASK (0xFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_WIDTH (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_MASK (0xFF00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_WIDTH (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_DFE_TAP_CTRL0_DFE_TAP1_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_RX_STS - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Rx Status Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_RX_ACK_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_LF_SD_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_0_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_0_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_3_1_MASK (0xE00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_3_1_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_RX_STS_HF_SD_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_RX_TERM_CTRL - VR XS or PMA Synopsys Consumer 10G PHY Receive Termination Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX0_TERM_MASK (0x7U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX0_TERM_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX0_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX0_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX0_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX0_TERM_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX1_TERM_MASK (0x70U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX1_TERM_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX1_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX1_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX1_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX1_TERM_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX2_TERM_MASK (0x700U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX2_TERM_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX2_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX2_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX2_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX2_TERM_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX3_TERM_MASK (0x7000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX3_TERM_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX3_TERM_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX3_TERM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX3_TERM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_RX_TERM_CTRL_RX3_TERM_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_10G_RX_IQ_CTRL0 - VR XS or PMA Synopsys Multi-protocol 10G PHY RX IQ Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_10G_RX_IQ_CTRL0_RX0_DELTA_IQ_MASK (0xF00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_RX_IQ_CTRL0_RX0_DELTA_IQ_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_RX_IQ_CTRL0_RX0_DELTA_IQ_WIDTH (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_10G_RX_IQ_CTRL0_RX0_DELTA_IQ(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_10G_RX_IQ_CTRL0_RX0_DELTA_IQ_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_10G_RX_IQ_CTRL0_RX0_DELTA_IQ_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY MPLL Common Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLL_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MPLL_CMN_CTRL_MPLLB_SEL_3_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0 - VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLA Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_MASK (0xFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_WIDTH (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_MULTIPLIER_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_MASK (0x700U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_SSC_CLK_SEL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FRAC_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FRAC_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_MASK (0x2000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_FR_CFG_UP_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_PMIX_EN_MASK (0x4000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_PMIX_EN_SHIFT (14U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_PMIX_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_PMIX_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_PMIX_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_PMIX_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_MASK (0x8000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_SHIFT (15U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL0_MPLLA_CAL_DISABLE_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_MPLLA_CTRL1 - VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLA Control 1 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_RANGE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_SSC_CLK_SEL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_MASK (0xFFE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_WIDTH (11U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL1_MPLLA_FRACN_CTRL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2 - VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLA Control 2 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_MASK (0xFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_WIDTH (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_MULT_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV8_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_MASK (0x200U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV10_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_MASK (0x400U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_SHIFT (10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_DIV_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_MASK (0x3800U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_SHIFT (11U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_TX_CLK_DIV_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_MASK (0x4000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_SHIFT (14U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_RECAL_BANK_SEL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_MASK (0x8000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_SHIFT (15U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLA_CTRL2_MPLLA_WRD_DIV2_EN_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0 - VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLB Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER_MASK (0xFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER_WIDTH (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_MULTIPLIER_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL_MASK (0x700U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_SSC_CLK_SEL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FRAC_EN_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FRAC_EN_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FRAC_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FRAC_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FRAC_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FRAC_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN_MASK (0x2000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_FR_CFG_UP_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_PMIX_EN_MASK (0x4000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_PMIX_EN_SHIFT (14U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_PMIX_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_PMIX_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_PMIX_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_PMIX_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE_MASK (0x8000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE_SHIFT (15U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL0_MPLLB_CAL_DISABLE_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_MPLLB_CTRL1 - VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLB Control 1 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_SSC_RANGE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL_MASK (0xFFE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL_WIDTH (11U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL1_MPLLB_FRACN_CTRL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2 - VR XS or PMA Synopsys Multi-protocol 12G/16G PHY MPLLB Control 2 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT_MASK (0xFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT_WIDTH (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_MULT_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV8_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN_MASK (0x200U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV10_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN_MASK (0x400U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN_SHIFT (10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_DIV_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV_MASK (0x3800U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV_SHIFT (11U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_TX_CLK_DIV_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL_MASK (0x4000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL_SHIFT (14U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_MPLLB_CTRL2_MPLLB_RECAL_BANK_SEL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_MPLLA_CTRL3 - VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLA Control 3 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH_MASK (0xFFFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH_WIDTH (16U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLA_CTRL3_MPLLA_BANDWIDTH_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_MPLLB_CTRL3 - VR XS or PMA Synopsys Multi-protocol 12G PHY MPLLB Control 3 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH_MASK (0xFFFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH_WIDTH (16U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_MPLLB_CTRL3_MPLLB_BANDWIDTH_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Miscellaneous Control 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_MASK (0xEU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_TX2RX_LB_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_MASK (0x10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_SHIFT (4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_MASK (0xE0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_SHIFT (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX2TX_LB_EN_3_1_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_MASK (0x1F00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_WIDTH (5U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RX_VREF_CTRL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_MASK (0x2000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_RTUNE_REQ_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_MASK (0x4000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_SHIFT (14U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_CR_PARA_SEL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_MASK (0x8000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_SHIFT (15U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL0_PLL_CTRL_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY Reference Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_MASK (0x2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_USE_PAD_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_MASK (0x4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_SHIFT (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_CLK_DIV2_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_MASK (0x38U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_SHIFT (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RANGE_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_MASK (0x40U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_SHIFT (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV2_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_MASK (0x80U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_SHIFT (7U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV2_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_RPT_CLK_EN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL_MASK (0x200U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_ALT_LP_CLK_SEL_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_MASK (0x1C00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_SHIFT (10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLA_DIV_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV_MASK (0xE000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV_SHIFT (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV_WIDTH (3U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_REF_CLK_CTRL_REF_MPLLB_DIV_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G PHY VCO Calibration Load 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_MASK (0x1FFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_WIDTH (13U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_VCO_CAL_LD0_VCO_LD_VAL_0_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_VCO_CAL_REF0 - VR XS or PMA Synopsys Multi-protocol 12G PHY VCO Calibration Reference 0 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_MASK (0x3FU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_WIDTH (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_0_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_MASK (0x3F00U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_WIDTH (6U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_VCO_CAL_REF0_VCO_REF_LD_1_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_MISC_STS - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Miscellaneous Status Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_MASK (0xFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_WIDTH (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_FOM_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_MASK (0x100U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_SHIFT (8U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RTUNE_ACK_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_MASK (0x200U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_SHIFT (9U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLA_STS_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_MASK (0x400U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_SHIFT (10U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_MPLLB_STS_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT_MASK (0x800U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT_SHIFT (11U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_REF_CLKDET_RESULT_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_MASK (0x1000U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_SHIFT (12U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_STS_RX_ADPT_ACK_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1 - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY Miscellaneous Control 1 Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_MASK (0xFFFFU)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_WIDTH (16U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_MISC_CTRL1_RX_LNK_UP_TIME_MASK)
/*! @} */

/*! @name VR_XS_PMA_MP_12G_16G_25G_SRAM - VR XS or PMA Synopsys Multi-protocol 12G/16G/25G/32G PHY SRAM Register. */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_INIT_DN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_MASK (0x2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_EXT_LD_DN_MASK)

#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_BTLD_BYP_MASK (0x4U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_BTLD_BYP_SHIFT (2U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_BTLD_BYP_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_BTLD_BYP(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_BTLD_BYP_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_MP_12G_16G_25G_SRAM_BTLD_BYP_MASK)
/*! @} */

/*! @name VR_XS_PMA_SNPS_CR_CTRL - VR XS or PMA Synopsys PHY CR Control Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY_MASK (0x1U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_START_BUSY_MASK)

#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN_MASK (0x2U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN_SHIFT (1U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN_WIDTH (1U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_SNPS_CR_CTRL_WR_RDN_MASK)
/*! @} */

/*! @name VR_XS_PMA_SNPS_CR_ADDR - VR XS or PMA Synopsys PHY CR Address Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS_MASK (0xFFFFU)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS_WIDTH (16U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_SNPS_CR_ADDR_ADDRESS_MASK)
/*! @} */

/*! @name VR_XS_PMA_SNPS_CR_DATA - VR XS or PMA Synopsys CR Data Register */
/*! @{ */

#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_DATA_DATA_MASK (0xFFFFU)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_DATA_DATA_SHIFT (0U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_DATA_DATA_WIDTH (16U)
#define XS_PMA_MMD_VR_XS_PMA_SNPS_CR_DATA_DATA(x) (((uint16_t)(((uint16_t)(x)) << XS_PMA_MMD_VR_XS_PMA_SNPS_CR_DATA_DATA_SHIFT)) & XS_PMA_MMD_VR_XS_PMA_SNPS_CR_DATA_DATA_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group XS_PMA_MMD_Register_Masks */

/*!
 * @}
 */ /* end of group XS_PMA_MMD_Peripheral_Access_Layer */

#endif  /* #if !defined(S32K566_XS_PMA_MMD_H_) */
