

================================================================
== Vitis HLS Report for 'dec_Pipeline_VITIS_LOOP_126_4'
================================================================
* Date:           Thu Apr 20 19:51:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_axi_master
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.424 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_126_4  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       12|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|        5|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        5|       66|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_135                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_140                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  12|           6|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_end_3_phi_fu_71_p4  |   9|          2|    1|          2|
    |endPlaintextStrm_blk_n         |   9|          2|    1|          2|
    |end_3_reg_68                   |   9|          2|    1|          2|
    |plaintextStrm_blk_n            |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|    6|         12|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |end_3_reg_68             |  1|   0|    1|          0|
    |end_4_reg_84             |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dec_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dec_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dec_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dec_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dec_Pipeline_VITIS_LOOP_126_4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dec_Pipeline_VITIS_LOOP_126_4|  return value|
|endPlaintextStrm_dout     |   in|    1|     ap_fifo|               endPlaintextStrm|       pointer|
|endPlaintextStrm_empty_n  |   in|    1|     ap_fifo|               endPlaintextStrm|       pointer|
|endPlaintextStrm_read     |  out|    1|     ap_fifo|               endPlaintextStrm|       pointer|
|plaintextStrm_dout        |   in|  128|     ap_fifo|                  plaintextStrm|       pointer|
|plaintextStrm_empty_n     |   in|    1|     ap_fifo|                  plaintextStrm|       pointer|
|plaintextStrm_read        |  out|    1|     ap_fifo|                  plaintextStrm|       pointer|
|end_r                     |   in|    1|     ap_none|                          end_r|        scalar|
|pt_address0               |  out|    7|   ap_memory|                             pt|         array|
|pt_ce0                    |  out|    1|   ap_memory|                             pt|         array|
|pt_we0                    |  out|    1|   ap_memory|                             pt|         array|
|pt_d0                     |  out|  128|   ap_memory|                             pt|         array|
+--------------------------+-----+-----+------------+-------------------------------+--------------+

