<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2025.2.0.14</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release 2025.2 (Version 2025.2.0.14)</p>
        <p>Date: Sun Jan 18 01:01:42 2026
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>BaseDesign</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>8.472</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>REF_CLK</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>166.670</td>
                <td>6.000</td>
                <td>68.877</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0/INST_RAM1K20_IP:A_CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td>11.107</td>
                <td>8.472</td>
                <td>14.698</td>
                <td>23.170</td>
                <td>0.000</td>
                <td>11.393</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R21C0/INST_RAM1K20_IP:A_CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td>11.011</td>
                <td>8.560</td>
                <td>14.610</td>
                <td>23.170</td>
                <td>0.000</td>
                <td>11.305</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R25C0/INST_RAM1K20_IP:A_CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td>10.971</td>
                <td>8.579</td>
                <td>14.591</td>
                <td>23.170</td>
                <td>0.000</td>
                <td>11.286</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R9C0/INST_RAM1K20_IP:A_CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td>10.983</td>
                <td>8.585</td>
                <td>14.585</td>
                <td>23.170</td>
                <td>0.000</td>
                <td>11.280</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R59C0/INST_RAM1K20_IP:A_CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td>10.964</td>
                <td>8.607</td>
                <td>14.574</td>
                <td>23.181</td>
                <td>0.000</td>
                <td>11.258</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0/INST_RAM1K20_IP:A_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.170</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>14.698</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.472</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>2.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>2.486</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.401</td>
                <td>2.887</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.945</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0/INST_RAM1K20_IP:A_CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB9_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.646</td>
                <td>3.591</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R26C0/INST_RAM1K20_IP:B_DOUT[0]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RAM1K20_IP</td>
                <td>+</td>
                <td>2.303</td>
                <td>5.894</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_133:C</td>
                <td>net</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/Z_R_DATA_TEMPR26_0_</td>
                <td/>
                <td>+</td>
                <td>1.137</td>
                <td>7.031</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_133:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.151</td>
                <td>7.182</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_749:C</td>
                <td>net</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_133_Y</td>
                <td/>
                <td>+</td>
                <td>0.263</td>
                <td>7.445</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_749:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.193</td>
                <td>7.638</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0]:B</td>
                <td>net</td>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_749_Y</td>
                <td/>
                <td>+</td>
                <td>0.516</td>
                <td>8.154</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/OR4_R_DATA[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.052</td>
                <td>8.206</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0[0]:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0_AHBL_M_TARGET_HRDATA[0]</td>
                <td/>
                <td>+</td>
                <td>0.129</td>
                <td>8.335</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.052</td>
                <td>8.387</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data[0]:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data_0_Z[0]</td>
                <td/>
                <td>+</td>
                <td>0.058</td>
                <td>8.445</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_subsys_interconnect_0/cpu_i_resp_rd_data[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.085</td>
                <td>8.530</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/cpu_i_resp_rd_data_sel[0]</td>
                <td/>
                <td>+</td>
                <td>0.259</td>
                <td>8.789</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.151</td>
                <td>8.940</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNIE6AQ6:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_Z</td>
                <td/>
                <td>+</td>
                <td>0.060</td>
                <td>9.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_RNIE6AQ6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.091</td>
                <td>9.091</td>
                <td>32</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[12]:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg_sn_N_7_mux</td>
                <td/>
                <td>+</td>
                <td>0.731</td>
                <td>9.822</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_fetch_unit_0/ifu_expipe_resp_ireg[12]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.073</td>
                <td>9.895</td>
                <td>60</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_12:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/ifu_expipe_resp_ireg_net[12]</td>
                <td/>
                <td>+</td>
                <td>0.463</td>
                <td>10.358</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4948_12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.050</td>
                <td>10.408</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4948_i_12</td>
                <td/>
                <td>+</td>
                <td>0.779</td>
                <td>11.187</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959_6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.265</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4959_6</td>
                <td/>
                <td>+</td>
                <td>0.649</td>
                <td>11.914</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic4959:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.967</td>
                <td>9</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_dec_mnemonic4959</td>
                <td/>
                <td>+</td>
                <td>0.081</td>
                <td>12.048</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>12.138</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i:C</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i_6_Z</td>
                <td/>
                <td>+</td>
                <td>0.115</td>
                <td>12.253</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic4960_1_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.306</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa:A</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/rv32i_instr_decoded</td>
                <td/>
                <td>+</td>
                <td>0.077</td>
                <td>12.383</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/case_dec_gpr_rs2_rd_sel_0_sqmuxa:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.436</td>
                <td>76</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[11]:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0_case_dec_gpr_rs2_rd_sel_0_sqmuxa</td>
                <td/>
                <td>+</td>
                <td>0.573</td>
                <td>13.009</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/sw_csr_addr[11]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.062</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/sw_csr_addr_de[11]</td>
                <td/>
                <td>+</td>
                <td>0.166</td>
                <td>13.228</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.247</td>
                <td>13.475</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/N_88</td>
                <td/>
                <td>+</td>
                <td>0.448</td>
                <td>13.923</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.134</td>
                <td>14.057</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/N_41</td>
                <td/>
                <td>+</td>
                <td>0.073</td>
                <td>14.130</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.134</td>
                <td>14.264</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.130</td>
                <td>14.394</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.134</td>
                <td>14.528</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2:B</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_miv_rv32_csr_decode_de_0_N_56</td>
                <td/>
                <td>+</td>
                <td>0.071</td>
                <td>14.599</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.071</td>
                <td>14.670</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex_2</td>
                <td/>
                <td>+</td>
                <td>0.028</td>
                <td>14.698</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>14.698</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>21.211</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>21.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>21.542</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>22.095</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>22.251</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.368</td>
                <td>22.619</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>22.671</td>
                <td>616</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB8_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.396</td>
                <td>23.067</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.238</td>
                <td>23.305</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>23.170</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/u_hart_0/u_expipe_0/de_ex_pipe_illegal_instr_ex:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>23.170</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.170</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>RX</td>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:D</td>
                <td>1.636</td>
                <td/>
                <td>1.636</td>
                <td/>
                <td>0.000</td>
                <td>-0.206</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>INT_2</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].gpin1[2]:D</td>
                <td>1.456</td>
                <td/>
                <td>1.456</td>
                <td/>
                <td>0.000</td>
                <td>-0.370</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.636</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>RX</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>RX</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.644</td>
                <td>0.644</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>RX_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.644</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>RX_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.131</td>
                <td>0.775</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:D</td>
                <td>net</td>
                <td>RX_c</td>
                <td/>
                <td>+</td>
                <td>0.861</td>
                <td>1.636</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.636</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.087</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.387</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.117</td>
                <td>N/C</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.256</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>N/C</td>
                <td>159</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.281</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_RX/samples_2[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>sram_test_module_0/error_latch:CLK</td>
                <td>LED_4</td>
                <td>4.533</td>
                <td/>
                <td>7.964</td>
                <td/>
                <td>7.964</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>LED_2</td>
                <td>4.505</td>
                <td/>
                <td>7.924</td>
                <td/>
                <td>7.924</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>LED_3</td>
                <td>4.457</td>
                <td/>
                <td>7.875</td>
                <td/>
                <td>7.875</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_ESS_C0_0/CoreUARTapb_0/uUART/make_TX/tx:CLK</td>
                <td>TX</td>
                <td>4.381</td>
                <td/>
                <td>7.818</td>
                <td/>
                <td>7.818</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MIV_ESS_C0_0/CoreGPIO_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</td>
                <td>LED_1</td>
                <td>4.117</td>
                <td/>
                <td>7.536</td>
                <td/>
                <td>7.536</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: sram_test_module_0/error_latch:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: LED_4</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.964</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>2.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>2.486</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.409</td>
                <td>2.895</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.953</td>
                <td>159</td>
                <td>f</td>
            </tr>
            <tr>
                <td>sram_test_module_0/error_latch:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.478</td>
                <td>3.431</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sram_test_module_0/error_latch:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.190</td>
                <td>3.621</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_4_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>LED_4_c</td>
                <td/>
                <td>+</td>
                <td>1.357</td>
                <td>4.978</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_4_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>5.896</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_4_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>LED_4_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.896</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_4_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.068</td>
                <td>7.964</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_4</td>
                <td>net</td>
                <td>LED_4</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.964</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.964</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LED_4</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td>4.206</td>
                <td>15.383</td>
                <td>7.632</td>
                <td>23.015</td>
                <td>0.196</td>
                <td>4.482</td>
                <td>0.080</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[3]:ALn</td>
                <td>4.206</td>
                <td>15.383</td>
                <td>7.632</td>
                <td>23.015</td>
                <td>0.196</td>
                <td>4.482</td>
                <td>0.080</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[25]:ALn</td>
                <td>4.206</td>
                <td>15.383</td>
                <td>7.632</td>
                <td>23.015</td>
                <td>0.196</td>
                <td>4.482</td>
                <td>0.080</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[5]:ALn</td>
                <td>4.205</td>
                <td>15.384</td>
                <td>7.631</td>
                <td>23.015</td>
                <td>0.196</td>
                <td>4.481</td>
                <td>0.080</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[30]:ALn</td>
                <td>4.205</td>
                <td>15.384</td>
                <td>7.631</td>
                <td>23.015</td>
                <td>0.196</td>
                <td>4.481</td>
                <td>0.080</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.015</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.632</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>15.383</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.336</td>
                <td>1.336</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.229</td>
                <td>1.565</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.706</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>2.315</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>2.486</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.408</td>
                <td>2.894</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.952</td>
                <td>649</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.474</td>
                <td>3.426</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>3.627</td>
                <td>825</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn:A</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0_CORERESET_PF_C0_0_dff</td>
                <td/>
                <td>+</td>
                <td>1.854</td>
                <td>5.481</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.053</td>
                <td>5.534</td>
                <td>398</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/subsys_resetn_Z</td>
                <td/>
                <td>+</td>
                <td>2.098</td>
                <td>7.632</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.632</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>1.211</td>
                <td>21.211</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.209</td>
                <td>21.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>21.542</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>22.095</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>22.251</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.371</td>
                <td>22.622</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>22.674</td>
                <td>649</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.394</td>
                <td>23.068</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.278</td>
                <td>23.346</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>23.211</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_apb.u_apb_initiator_0/prdata_reg[4]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>23.015</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.015</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:ALn</td>
                <td>1.601</td>
                <td/>
                <td>1.601</td>
                <td/>
                <td>0.104</td>
                <td>-0.126</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15[0]:ALn</td>
                <td>1.602</td>
                <td/>
                <td>1.602</td>
                <td/>
                <td>0.104</td>
                <td>-0.126</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_2[0]:ALn</td>
                <td>1.601</td>
                <td/>
                <td>1.601</td>
                <td/>
                <td>0.104</td>
                <td>-0.127</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_0[0]:ALn</td>
                <td>1.601</td>
                <td/>
                <td>1.601</td>
                <td/>
                <td>0.104</td>
                <td>-0.127</td>
                <td>fast_hv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_10[0]:ALn</td>
                <td>1.588</td>
                <td/>
                <td>1.588</td>
                <td/>
                <td>0.104</td>
                <td>-0.133</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: USER_RST</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>1.601</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>USER_RST</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>USER_RST</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.400</td>
                <td>0.400</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>USER_RST_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.400</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.135</td>
                <td>0.535</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_EXT_RST_N_2:A</td>
                <td>net</td>
                <td>USER_RST_c</td>
                <td/>
                <td>+</td>
                <td>0.580</td>
                <td>1.115</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_EXT_RST_N_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.063</td>
                <td>1.178</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/un1_EXT_RST_N_2_Z</td>
                <td/>
                <td>+</td>
                <td>0.423</td>
                <td>1.601</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.601</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.680</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.131</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.087</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.387</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.117</td>
                <td>N/C</td>
                <td>11</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.255</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.038</td>
                <td>N/C</td>
                <td>649</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:CLK</td>
                <td>net</td>
                <td>PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.271</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_1[0]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.104</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>fast_hv_lt</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET TCK to PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td>18.482</td>
                <td>68.877</td>
                <td>21.041</td>
                <td>89.918</td>
                <td>0.000</td>
                <td>28.886</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[4]:D</td>
                <td>18.319</td>
                <td>69.009</td>
                <td>20.878</td>
                <td>89.887</td>
                <td>0.000</td>
                <td>28.622</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1]:D</td>
                <td>18.316</td>
                <td>69.011</td>
                <td>20.875</td>
                <td>89.886</td>
                <td>0.000</td>
                <td>28.618</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[8]:D</td>
                <td>18.315</td>
                <td>69.013</td>
                <td>20.874</td>
                <td>89.887</td>
                <td>0.000</td>
                <td>28.614</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[5]:D</td>
                <td>18.315</td>
                <td>69.013</td>
                <td>20.874</td>
                <td>89.887</td>
                <td>0.000</td>
                <td>28.614</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.918</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>21.041</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>68.877</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.559</td>
                <td>2.559</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>6.136</td>
                <td>8.695</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>1.203</td>
                <td>9.898</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>10.136</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.145</td>
                <td>10.281</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>10.519</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.148</td>
                <td>10.667</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>10.905</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>0.091</td>
                <td>10.996</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.074</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>11.195</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.273</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.076</td>
                <td>11.349</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.427</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.064</td>
                <td>11.491</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.569</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.077</td>
                <td>11.646</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>11.724</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>1.497</td>
                <td>13.221</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.274</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.056</td>
                <td>13.330</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.383</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>13.450</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.503</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.054</td>
                <td>13.557</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.066</td>
                <td>13.676</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.729</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>13.845</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>13.898</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.068</td>
                <td>13.966</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.019</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>14.131</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.184</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>14.251</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>14.304</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.887</td>
                <td>15.191</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.244</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>15.370</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.423</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.056</td>
                <td>15.479</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.532</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>15.599</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.652</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.054</td>
                <td>15.706</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.759</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.113</td>
                <td>15.872</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>15.925</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.068</td>
                <td>15.993</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>16.046</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.053</td>
                <td>16.099</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>16.152</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>16.264</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>16.317</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>16.384</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>16.437</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>1.462</td>
                <td>17.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>17.977</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>18.112</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.190</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.071</td>
                <td>18.261</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.339</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.082</td>
                <td>18.421</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.499</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>18.621</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.699</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>18.822</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>18.900</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>19.024</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>19.102</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.084</td>
                <td>19.186</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>19.264</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>19.386</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>19.464</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.077</td>
                <td>19.541</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>19.619</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40]:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0_TGT_TDI_0</td>
                <td/>
                <td>+</td>
                <td>1.310</td>
                <td>20.929</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[40]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.090</td>
                <td>21.019</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td>net</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/shiftDR_8_31_rep1</td>
                <td/>
                <td>+</td>
                <td>0.022</td>
                <td>21.041</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.041</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.340</td>
                <td>83.340</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.356</td>
                <td>84.696</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.271</td>
                <td>84.967</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.211</td>
                <td>85.178</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_NET</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>85.306</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.147</td>
                <td>85.453</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.355</td>
                <td>85.808</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>85.860</td>
                <td>18</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.435</td>
                <td>86.295</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.077</td>
                <td>86.372</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.242</td>
                <td>87.614</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.121</td>
                <td>87.735</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.366</td>
                <td>88.101</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>88.155</td>
                <td>61</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.466</td>
                <td>88.621</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>1.316</td>
                <td>89.937</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.019</td>
                <td>89.918</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>89.918</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.918</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:ALn</td>
                <td>13.562</td>
                <td>73.345</td>
                <td>16.234</td>
                <td>89.579</td>
                <td>0.196</td>
                <td>19.933</td>
                <td>-3.792</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDR_ne_0:ALn</td>
                <td>13.561</td>
                <td>73.346</td>
                <td>16.233</td>
                <td>89.579</td>
                <td>0.196</td>
                <td>19.931</td>
                <td>-3.792</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftBP_ne_0:ALn</td>
                <td>13.560</td>
                <td>73.347</td>
                <td>16.232</td>
                <td>89.579</td>
                <td>0.196</td>
                <td>19.929</td>
                <td>-3.792</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[1]:ALn</td>
                <td>13.313</td>
                <td>73.581</td>
                <td>15.985</td>
                <td>89.566</td>
                <td>0.209</td>
                <td>19.461</td>
                <td>-3.792</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftIR_ne_0:ALn</td>
                <td>13.313</td>
                <td>73.581</td>
                <td>15.985</td>
                <td>89.566</td>
                <td>0.209</td>
                <td>19.461</td>
                <td>-3.792</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.579</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>16.234</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>73.345</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.672</td>
                <td>2.672</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>2.400</td>
                <td>5.072</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.202</td>
                <td>6.274</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>6.474</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB_URSTB_2</td>
                <td/>
                <td>+</td>
                <td>0.102</td>
                <td>6.576</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>6.776</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB_URSTB_3</td>
                <td/>
                <td>+</td>
                <td>0.153</td>
                <td>6.929</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>7.129</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iURSTB</td>
                <td/>
                <td>+</td>
                <td>0.068</td>
                <td>7.197</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.250</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>7.317</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.370</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.054</td>
                <td>7.424</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.477</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.066</td>
                <td>7.543</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.596</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.057</td>
                <td>7.653</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>7.706</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>1.906</td>
                <td>9.612</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>9.665</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.054</td>
                <td>9.719</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>9.772</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.066</td>
                <td>9.838</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>9.891</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.057</td>
                <td>9.948</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.001</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>10.068</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.121</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.114</td>
                <td>10.235</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.288</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.065</td>
                <td>10.353</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.406</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.056</td>
                <td>10.462</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.515</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.068</td>
                <td>10.583</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.636</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.053</td>
                <td>10.689</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>10.742</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.341</td>
                <td>11.083</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.136</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.066</td>
                <td>11.202</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.255</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.056</td>
                <td>11.311</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.364</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>11.431</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.484</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>11.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.663</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.127</td>
                <td>11.790</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.843</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>11.955</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.008</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.066</td>
                <td>12.074</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.127</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.057</td>
                <td>12.184</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.237</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>1.626</td>
                <td>13.863</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>13.941</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.081</td>
                <td>14.022</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.100</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.136</td>
                <td>14.236</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.314</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>14.449</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.527</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.067</td>
                <td>14.594</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.672</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>14.795</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>14.873</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.080</td>
                <td>14.953</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.031</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.071</td>
                <td>15.102</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.180</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.137</td>
                <td>15.317</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.395</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>15.518</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.078</td>
                <td>15.596</td>
                <td>109</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:ALn</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0_CoreJTAGDebug_TRSTN_C0_0_genblk2_genblk2_0__BUFD_TRST_delay_sel[34]</td>
                <td/>
                <td>+</td>
                <td>0.638</td>
                <td>16.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>16.234</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.330</td>
                <td>83.330</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.953</td>
                <td>85.283</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.281</td>
                <td>85.564</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.224</td>
                <td>85.788</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2_NET</td>
                <td/>
                <td>+</td>
                <td>0.122</td>
                <td>85.910</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.141</td>
                <td>86.051</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>86.408</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/N_2_inferred_clock_RNIMQNI2/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.054</td>
                <td>86.462</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/iUDRCK</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>86.900</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.075</td>
                <td>86.975</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>1.246</td>
                <td>88.221</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.129</td>
                <td>88.350</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.366</td>
                <td>88.716</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>88.768</td>
                <td>67</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRSTN_C0_0/CoreJTAGDebug_TRSTN_C0_0/TGT_TCK_GLB</td>
                <td/>
                <td>+</td>
                <td>0.420</td>
                <td>89.188</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.606</td>
                <td>89.794</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.019</td>
                <td>89.775</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32_CFG1_C0_0/MIV_RV32_CFG1_C0_0/u_ipcore_0/gen_subsys_debug.u_subsys_debug_unit_0/MIV_subsys_debug_transport_module_jtag_0/genblk3.shift_active_high.shift_active_low.shiftDMI_ne_0:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>89.579</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>89.579</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h3>SET PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 to TCK</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
