Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed May 21 14:42:48 2025
| Host         : DESKTOP-61TL4JQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nano_processor_timing_summary_routed.rpt -pb Nano_processor_timing_summary_routed.pb -rpx Nano_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nano_processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: NextROM_pulse_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Program_Rom_inst/p_signal_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Slow_Clk_inst/count_reg[25]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: digit_select_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: digit_select_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.213        0.000                      0                  279        0.142        0.000                      0                  279        4.500        0.000                       0                   160  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.213        0.000                      0                  279        0.142        0.000                      0                  279        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[7][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.580ns (18.138%)  route 2.618ns (81.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.313     8.270    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.441    14.782    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.524    14.483    Program_Rom_inst/program_ROM_reg[7][10]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.213ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[7][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.198ns  (logic 0.580ns (18.138%)  route 2.618ns (81.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.313     8.270    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X46Y33         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.441    14.782    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][8]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X46Y33         FDRE (Setup_fdre_C_R)       -0.524    14.483    Program_Rom_inst/program_ROM_reg[7][8]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.270    
  -------------------------------------------------------------------
                         slack                                  6.213    

Slack (MET) :             6.343ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clk_inst/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.657ns  (logic 1.771ns (48.433%)  route 1.886ns (51.567%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          1.886     7.414    Slow_Clk_inst/Program_mode_sync2
    SLICE_X40Y33         LUT2 (Prop_lut2_I1_O)        0.124     7.538 r  Slow_Clk_inst/count[4]_i_2/O
                         net (fo=1, routed)           0.000     7.538    Slow_Clk_inst/count[4]_i_2_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.939 r  Slow_Clk_inst/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.939    Slow_Clk_inst/count_reg[4]_i_1_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.053 r  Slow_Clk_inst/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.053    Slow_Clk_inst/count_reg[8]_i_1_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.167 r  Slow_Clk_inst/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.167    Slow_Clk_inst/count_reg[12]_i_1_n_0
    SLICE_X40Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.281 r  Slow_Clk_inst/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.281    Slow_Clk_inst/count_reg[16]_i_1_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.395 r  Slow_Clk_inst/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.395    Slow_Clk_inst/count_reg[20]_i_1_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.729 r  Slow_Clk_inst/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.729    Slow_Clk_inst/count_reg[24]_i_1_n_6
    SLICE_X40Y38         FDCE                                         r  Slow_Clk_inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.444    14.785    Slow_Clk_inst/clk_IBUF_BUFG
    SLICE_X40Y38         FDCE                                         r  Slow_Clk_inst/count_reg[25]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X40Y38         FDCE (Setup_fdce_C_D)        0.062    15.072    Slow_Clk_inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                          -8.729    
  -------------------------------------------------------------------
                         slack                                  6.343    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.580ns (18.995%)  route 2.473ns (81.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.169     8.126    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.439    14.780    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][10]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    14.481    Program_Rom_inst/program_ROM_reg[1][10]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.580ns (18.995%)  route 2.473ns (81.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.169     8.126    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.439    14.780    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][11]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    14.481    Program_Rom_inst/program_ROM_reg[1][11]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[1][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.580ns (18.995%)  route 2.473ns (81.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.169     8.126    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.439    14.780    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][7]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    14.481    Program_Rom_inst/program_ROM_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.580ns (18.995%)  route 2.473ns (81.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.169     8.126    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.439    14.780    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][8]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    14.481    Program_Rom_inst/program_ROM_reg[1][8]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.355ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.580ns (18.995%)  route 2.473ns (81.005%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.169     8.126    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.439    14.780    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][9]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X42Y32         FDRE (Setup_fdre_C_R)       -0.524    14.481    Program_Rom_inst/program_ROM_reg[1][9]
  -------------------------------------------------------------------
                         required time                         14.481    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                  6.355    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[2][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.580ns (19.057%)  route 2.463ns (80.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.159     8.116    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  Program_Rom_inst/program_ROM_reg[2][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.441    14.782    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  Program_Rom_inst/program_ROM_reg[2][10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.524    14.483    Program_Rom_inst/program_ROM_reg[2][10]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/program_ROM_reg[2][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.580ns (19.057%)  route 2.463ns (80.943%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.072    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.305     5.833    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I0_O)        0.124     5.957 r  Program_Rom_inst/load_sig_i_1/O
                         net (fo=109, routed)         2.159     8.116    Program_Rom_inst/load_sig_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  Program_Rom_inst/program_ROM_reg[2][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.441    14.782    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  Program_Rom_inst/program_ROM_reg[2][8]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X42Y34         FDRE (Setup_fdre_C_R)       -0.524    14.483    Program_Rom_inst/program_ROM_reg[2][8]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.116    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Program_mode_reg_inst/Q_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_mode_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.551     1.434    Program_mode_reg_inst/clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  Program_mode_reg_inst/Q_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  Program_mode_reg_inst/Q_reg_reg/Q
                         net (fo=2, routed)           0.076     1.652    Q_reg
    SLICE_X36Y26         FDRE                                         r  Program_mode_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.817     1.944    clk_IBUF_BUFG
    SLICE_X36Y26         FDRE                                         r  Program_mode_sync_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.075     1.509    Program_mode_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.652    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.259ns (83.252%)  route 0.052ns (16.748%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.557     1.440    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Program_Rom_inst/program_ROM_reg[1][3]/Q
                         net (fo=1, routed)           0.052     1.633    Program_Rom_inst/program_ROM_reg[1][3]
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.678 r  Program_Rom_inst/instruction[3]_i_2/O
                         net (fo=1, routed)           0.000     1.678    Program_Rom_inst/instruction[3]_i_2_n_0
    SLICE_X38Y32         MUXF7 (Prop_muxf7_I0_O)      0.073     1.751 r  Program_Rom_inst/instruction_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.751    Program_Rom_inst/program_ROM[0]_0[3]
    SLICE_X38Y32         FDRE                                         r  Program_Rom_inst/instruction_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.824     1.951    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  Program_Rom_inst/instruction_reg[3]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134     1.587    Program_Rom_inst/instruction_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 NextROM_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NextROM_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  NextROM_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  NextROM_prev_reg/Q
                         net (fo=1, routed)           0.054     1.619    NextROM_prev
    SLICE_X39Y28         LUT2 (Prop_lut2_I1_O)        0.099     1.718 r  NextROM_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.718    NextROM_pulse_i_1_n_0
    SLICE_X39Y28         FDRE                                         r  NextROM_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  NextROM_pulse_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.091     1.527    NextROM_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.248ns (73.134%)  route 0.091ns (26.866%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.557     1.440    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X39Y32         FDRE                                         r  Program_Rom_inst/program_ROM_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  Program_Rom_inst/program_ROM_reg[1][0]/Q
                         net (fo=1, routed)           0.091     1.672    Program_Rom_inst/program_ROM_reg[1][0]
    SLICE_X38Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.717 r  Program_Rom_inst/instruction[0]_i_2/O
                         net (fo=1, routed)           0.000     1.717    Program_Rom_inst/instruction[0]_i_2_n_0
    SLICE_X38Y32         MUXF7 (Prop_muxf7_I0_O)      0.062     1.779 r  Program_Rom_inst/instruction_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    Program_Rom_inst/program_ROM[0]_0[0]
    SLICE_X38Y32         FDRE                                         r  Program_Rom_inst/instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.824     1.951    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  Program_Rom_inst/instruction_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.134     1.587    Program_Rom_inst/instruction_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[7][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.261ns (74.549%)  route 0.089ns (25.451%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.556     1.439    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  Program_Rom_inst/program_ROM_reg[7][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  Program_Rom_inst/program_ROM_reg[7][5]/Q
                         net (fo=1, routed)           0.089     1.669    Program_Rom_inst/program_ROM_reg[7][5]
    SLICE_X38Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.714 r  Program_Rom_inst/instruction[5]_i_3/O
                         net (fo=1, routed)           0.000     1.714    Program_Rom_inst/instruction[5]_i_3_n_0
    SLICE_X38Y31         MUXF7 (Prop_muxf7_I1_O)      0.075     1.789 r  Program_Rom_inst/instruction_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.789    Program_Rom_inst/program_ROM[0]_0[5]
    SLICE_X38Y31         FDRE                                         r  Program_Rom_inst/instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.823     1.950    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X38Y31         FDRE                                         r  Program_Rom_inst/instruction_reg[5]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.134     1.586    Program_Rom_inst/instruction_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Program_mode_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/load_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.486%)  route 0.122ns (39.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  Program_mode_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  Program_mode_sync2_reg/Q
                         net (fo=39, routed)          0.122     1.699    Program_Rom_inst/Program_mode_sync2
    SLICE_X36Y28         LUT2 (Prop_lut2_I1_O)        0.045     1.744 r  Program_Rom_inst/load_sig_i_2/O
                         net (fo=1, routed)           0.000     1.744    Program_Rom_inst/load_sig_i_2_n_0
    SLICE_X36Y28         FDRE                                         r  Program_Rom_inst/load_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.820     1.947    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X36Y28         FDRE                                         r  Program_Rom_inst/load_sig_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X36Y28         FDRE (Hold_fdre_C_D)         0.091     1.540    Program_Rom_inst/load_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.251ns (74.551%)  route 0.086ns (25.448%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X36Y33         FDRE                                         r  Program_Rom_inst/program_ROM_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Program_Rom_inst/program_ROM_reg[4][4]/Q
                         net (fo=1, routed)           0.086     1.668    Program_Rom_inst/program_ROM_reg[4][4]
    SLICE_X37Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.713 r  Program_Rom_inst/instruction[4]_i_3/O
                         net (fo=1, routed)           0.000     1.713    Program_Rom_inst/instruction[4]_i_3_n_0
    SLICE_X37Y33         MUXF7 (Prop_muxf7_I1_O)      0.065     1.778 r  Program_Rom_inst/instruction_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.778    Program_Rom_inst/program_ROM[0]_0[4]
    SLICE_X37Y33         FDRE                                         r  Program_Rom_inst/instruction_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.825     1.952    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  Program_Rom_inst/instruction_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.105     1.559    Program_Rom_inst/instruction_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.251ns (72.154%)  route 0.097ns (27.846%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.555     1.438    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  Program_Rom_inst/program_ROM_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  Program_Rom_inst/program_ROM_reg[4][2]/Q
                         net (fo=1, routed)           0.097     1.676    Program_Rom_inst/program_ROM_reg[4][2]
    SLICE_X40Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.721 r  Program_Rom_inst/instruction[2]_i_3/O
                         net (fo=1, routed)           0.000     1.721    Program_Rom_inst/instruction[2]_i_3_n_0
    SLICE_X40Y30         MUXF7 (Prop_muxf7_I1_O)      0.065     1.786 r  Program_Rom_inst/instruction_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.786    Program_Rom_inst/program_ROM[0]_0[2]
    SLICE_X40Y30         FDRE                                         r  Program_Rom_inst/instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.823     1.950    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  Program_Rom_inst/instruction_reg[2]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X40Y30         FDRE (Hold_fdre_C_D)         0.105     1.556    Program_Rom_inst/instruction_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.271ns (76.531%)  route 0.083ns (23.469%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  Program_Rom_inst/program_ROM_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Program_Rom_inst/program_ROM_reg[0][10]/Q
                         net (fo=1, routed)           0.083     1.688    Program_Rom_inst/program_ROM_reg[0][10]
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  Program_Rom_inst/instruction[10]_i_2/O
                         net (fo=1, routed)           0.000     1.733    Program_Rom_inst/instruction[10]_i_2_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.062     1.795 r  Program_Rom_inst/instruction_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.795    Program_Rom_inst/program_ROM[0]_0[10]
    SLICE_X43Y33         FDRE                                         r  Program_Rom_inst/instruction_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.826     1.953    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  Program_Rom_inst/instruction_reg[10]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.559    Program_Rom_inst/instruction_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Program_Rom_inst/program_ROM_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Program_Rom_inst/instruction_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.280ns (77.326%)  route 0.082ns (22.674%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.441    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X42Y33         FDRE                                         r  Program_Rom_inst/program_ROM_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  Program_Rom_inst/program_ROM_reg[0][8]/Q
                         net (fo=1, routed)           0.082     1.687    Program_Rom_inst/program_ROM_reg[0][8]
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  Program_Rom_inst/instruction[8]_i_2/O
                         net (fo=1, routed)           0.000     1.732    Program_Rom_inst/instruction[8]_i_2_n_0
    SLICE_X43Y33         MUXF7 (Prop_muxf7_I0_O)      0.071     1.803 r  Program_Rom_inst/instruction_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.803    Program_Rom_inst/program_ROM[0]_0[8]
    SLICE_X43Y33         FDRE                                         r  Program_Rom_inst/instruction_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.826     1.953    Program_Rom_inst/clk_IBUF_BUFG
    SLICE_X43Y33         FDRE                                         r  Program_Rom_inst/instruction_reg[8]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.105     1.559    Program_Rom_inst/instruction_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y28   NextROM_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y28   NextROM_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y32   Program_Rom_inst/instruction_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y33   Program_Rom_inst/instruction_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y34   Program_Rom_inst/instruction_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y28   Program_Rom_inst/load_sig_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y28   Program_Rom_inst/p_signal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y30   Program_Rom_inst/program_ROM_reg[0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y33   Program_Rom_inst/program_ROM_reg[0][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y28   NextROM_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y28   NextROM_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y28   Program_Rom_inst/load_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y28   Program_Rom_inst/p_signal_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y30   Program_Rom_inst/program_ROM_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26   Program_mode_reg_inst/Q_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26   Program_mode_reg_inst/Q_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y28   Program_mode_sync2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26   Program_mode_sync_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y26   Program_mode_sync_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y32   Program_Rom_inst/instruction_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y33   Program_Rom_inst/instruction_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y34   Program_Rom_inst/instruction_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   Program_Rom_inst/program_ROM_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y33   Program_Rom_inst/program_ROM_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   Program_Rom_inst/program_ROM_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y34   Program_Rom_inst/program_ROM_reg[0][6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y32   Program_Rom_inst/program_ROM_reg[1][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   Program_Rom_inst/program_ROM_reg[1][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y32   Program_Rom_inst/program_ROM_reg[1][8]/C



