library ieee;
use ieee.std_logic_1164.all;

entity porta_es is 

	port(clk, RD_ES, WR_ES : in std_logic;
		  I : buffer std_logic_vector(9 downto 0) := "0000000000"; -- entradas do sistema
		  D : buffer std_logic_vector(15 downto 0); -- 20 bits on the scheme
		  ADDR : in std_logic_vector(7 downto 0);
		  Q : buffer std_logic_vector(9 downto 0) -- saidas do sistema
		  
		  );
		  
end entity;

architecture es of porta_es is
		
		signal entry: std_logic_vector(1 downto 0);
		variable addr_reg : natural range 0 to 9 := 0; 
		
	 	subtype word_t is std_logic_vector(15 downto 0);
		type mem is array(9 downto 0) of word_t;	
		signal keys : mem := (others => (others => '0'));
		signal counter : integer range 0 to 10 := 0;

begin

		keys(0)(0)  <= I(0);
	   keys(1)(0)	<= I(1);
		keys(2)(0)	<= I(2);
		keys(3)(0)	<= I(3);
	   keys(4)(0)	<= I(4);
	   keys(5)(0)	<= I(5);
	   keys(6)(0)	<= I(6);
		keys(7)(0)	<= I(7);
	   keys(8)(0)	<= I(8);
		keys(9)(0)	<= I(9);
				
		entry <= RD_ES & WR_ES;
		
		process(clk)
		begin
			if(rising_edge(clk)) then
				case entry is
					when "10" => if(counter > 9) then
											counter <= 0;
									 else 
											D <= keys(counter);
											counter <= counter + 1;
									 end if;
									 
			      when "01" => if(counter > 9) then
											counter <= 0;
									 else 
										   Q(counter) <= D(0); -- it might be useful to make a WHEN condition with the addresses received
											counter <= counter + 1;
									 end if;
					when others => D <= (others => 'Z'); 
				end case;
			end if;
		end process;
		
end es;
					
		