// Seed: 3781585248
module module_0 (
    input  wor   id_0,
    output logic id_1
);
  always id_1 <= #id_0 1'b0;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    output wor id_6,
    output supply1 id_7,
    input wire id_8,
    output logic id_9,
    output wire id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri id_14,
    input wand id_15,
    input supply0 id_16,
    input wor id_17,
    output uwire id_18
);
  always @(negedge 1) for (id_7 = 1'h0; id_1; id_9 = -1) id_9 = id_17;
  module_0 modCall_1 (
      id_4,
      id_9
  );
endmodule
