0 1 2 the
1 2 3 or
2 3 4 circuit
3 4 5 41
4 5 1 to
5 6 6 ,
6 7 18 the
7 8 19 column
8 9 20 decoder
9 10 21 23
10 11 17 of
11 12 7 the
12 13 8 first
13 14 9 write
14 15 10 signal
15 16 11 lw
16 17 12 and
17 18 13 the
18 19 14 output
19 20 15 signal
20 21 16 csl
21 22 22 are
22 23 23 inputted
23 24 24 . 0.0520951118836
24
0 25 2 the
25 26 3 or
26 27 4 circuit
27 28 1 to
28 29 5 41
29 30 6 ,
30 31 18 the
31 32 19 column
32 33 20 decoder
33 34 21 23
34 35 17 of
35 36 7 the
36 37 8 first
37 38 9 write
38 39 10 signal
39 40 11 lw
40 41 12 and
41 42 13 the
42 43 14 output
43 44 15 signal
44 45 16 csl
45 46 22 are
46 47 23 inputted
47 48 24 . 4.59005654817
48
0 49 2 the
49 50 3 or
50 51 4 circuit
51 52 5 41
52 53 1 to
53 54 6 ,
54 55 18 the
55 56 19 column
56 57 20 decoder
57 58 21 23
58 59 17 of
59 60 8 first
60 61 7 the
61 62 9 write
62 63 10 signal
63 64 11 lw
64 65 12 and
65 66 13 the
66 67 14 output
67 68 15 signal
68 69 16 csl
69 70 22 are
70 71 23 inputted
71 72 24 . 3.20376218706
72
