$date
	Tue Jan 06 23:23:03 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_riscv $end
$var wire 32 ! pc_next [31:0] $end
$var wire 5 " rs2_out [4:0] $end
$var wire 5 # rs1_out [4:0] $end
$var wire 32 $ reg2_out [31:0] $end
$var wire 32 % reg1_out [31:0] $end
$var wire 32 & read_data_mem [31:0] $end
$var wire 5 ' rd_out [4:0] $end
$var wire 32 ( pc_out [31:0] $end
$var wire 7 ) opcode_out [6:0] $end
$var wire 32 * instr_out [31:0] $end
$var wire 32 + imm_out [31:0] $end
$var wire 32 , alu_out [31:0] $end
$var wire 1 - Zero $end
$var wire 1 . RegWrite $end
$var wire 1 / MemWrite $end
$var wire 1 0 MemToReg $end
$var wire 1 1 MemRead $end
$var wire 1 2 Branch $end
$var wire 1 3 ALUSrc $end
$var reg 1 4 clk $end
$var reg 1 5 rst $end
$scope module DUT $end
$var wire 1 3 ALUSrc $end
$var wire 1 2 Branch $end
$var wire 1 1 MemRead $end
$var wire 1 0 MemToReg $end
$var wire 1 / MemWrite $end
$var wire 1 . RegWrite $end
$var wire 1 - Zero $end
$var wire 32 6 alu_out [31:0] $end
$var wire 1 4 clk $end
$var wire 32 7 imm_out [31:0] $end
$var wire 32 8 instr_out [31:0] $end
$var wire 7 9 opcode_out [6:0] $end
$var wire 32 : pc_branch [31:0] $end
$var wire 32 ; pc_next [31:0] $end
$var wire 32 < pc_out [31:0] $end
$var wire 32 = pc_plus4 [31:0] $end
$var wire 5 > rd_out [4:0] $end
$var wire 32 ? read_data_mem [31:0] $end
$var wire 32 @ reg1_out [31:0] $end
$var wire 32 A reg2_out [31:0] $end
$var wire 5 B rs1_out [4:0] $end
$var wire 5 C rs2_out [4:0] $end
$var wire 1 5 rst $end
$var wire 1 D take_branch $end
$var wire 1 E zero_flag $end
$var wire 32 F writeback_data [31:0] $end
$var wire 5 G rs2 [4:0] $end
$var wire 5 H rs1 [4:0] $end
$var wire 1 I reg_write $end
$var wire 32 J reg2 [31:0] $end
$var wire 32 K reg1 [31:0] $end
$var wire 5 L rd [4:0] $end
$var wire 32 M pc [31:0] $end
$var wire 7 N opcode [6:0] $end
$var wire 1 O memtoreg $end
$var wire 1 P mem_write $end
$var wire 1 Q mem_read $end
$var wire 32 R instr [31:0] $end
$var wire 32 S imm [31:0] $end
$var wire 7 T funct7 [6:0] $end
$var wire 3 U funct3 [2:0] $end
$var wire 32 V data_mem_read [31:0] $end
$var wire 1 W branch $end
$var wire 1 X alusrc $end
$var wire 32 Y alu_result [31:0] $end
$var wire 4 Z alu_op [3:0] $end
$var wire 32 [ alu_b [31:0] $end
$scope module ALU_CTRL $end
$var wire 7 \ opcode [6:0] $end
$var wire 7 ] funct7 [6:0] $end
$var wire 3 ^ funct3 [2:0] $end
$var reg 4 _ alu_op [3:0] $end
$upscope $end
$scope module ALU_INST $end
$var wire 4 ` alu_op [3:0] $end
$var wire 32 a b [31:0] $end
$var wire 32 b a [31:0] $end
$var reg 32 c result [31:0] $end
$upscope $end
$scope module CTRL $end
$var wire 7 d opcode [6:0] $end
$var reg 1 X ALUSrc $end
$var reg 1 W Branch $end
$var reg 1 Q MemRead $end
$var reg 1 O MemToReg $end
$var reg 1 P MemWrite $end
$var reg 1 I RegWrite $end
$upscope $end
$scope module DEC $end
$var wire 5 e rs2 [4:0] $end
$var wire 5 f rs1 [4:0] $end
$var wire 5 g rd [4:0] $end
$var wire 7 h opcode [6:0] $end
$var wire 32 i instr [31:0] $end
$var wire 7 j funct7 [6:0] $end
$var wire 3 k funct3 [2:0] $end
$upscope $end
$scope module DMEM $end
$var wire 1 Q MemRead $end
$var wire 1 P MemWrite $end
$var wire 32 l addr [31:0] $end
$var wire 1 4 clk $end
$var wire 32 m write_data [31:0] $end
$var wire 6 n word_addr [5:0] $end
$var reg 32 o read_data [31:0] $end
$var integer 32 p i [31:0] $end
$upscope $end
$scope module IMEM $end
$var wire 32 q addr [31:0] $end
$var reg 32 r instr [31:0] $end
$upscope $end
$scope module IMMG $end
$var wire 32 s instr [31:0] $end
$var wire 7 t opcode [6:0] $end
$var reg 32 u imm [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 4 clk $end
$var wire 32 v pc_next [31:0] $end
$var wire 1 5 rst $end
$var reg 32 w pc [31:0] $end
$upscope $end
$scope module RF $end
$var wire 1 4 clk $end
$var wire 5 x rd [4:0] $end
$var wire 1 I reg_write $end
$var wire 5 y rs1 [4:0] $end
$var wire 5 z rs2 [4:0] $end
$var wire 32 { write_data [31:0] $end
$var wire 32 | read_data2 [31:0] $end
$var wire 32 } read_data1 [31:0] $end
$var integer 32 ~ i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100000 ~
b0 }
b0 |
b101 {
b101 z
b0 y
b1 x
b0 w
b100 v
b101 u
b10011 t
b10100000000000010010011 s
b10100000000000010010011 r
b0 q
b1000000 p
b0 o
b1 n
b0 m
b101 l
b0 k
b0 j
b10100000000000010010011 i
b10011 h
b1 g
b0 f
b101 e
b10011 d
b101 c
b0 b
b101 a
b0 `
b0 _
b0 ^
b0 ]
b10011 \
b101 [
b0 Z
b101 Y
1X
0W
b0 V
b0 U
b0 T
b101 S
b10100000000000010010011 R
0Q
0P
0O
b10011 N
b0 M
b1 L
b0 K
b0 J
1I
b0 H
b101 G
b101 F
0E
0D
b101 C
b0 B
b0 A
b0 @
b0 ?
b1 >
b100 =
b0 <
b100 ;
b101 :
b10011 9
b10100000000000010010011 8
b101 7
b101 6
15
04
13
02
01
00
0/
1.
0-
b101 ,
b101 +
b10100000000000010010011 *
b10011 )
b0 (
b1 '
b0 &
b0 %
b0 $
b0 #
b101 "
b100 !
$end
#5000
14
#10000
04
#15000
14
#20000
04
05
#25000
b10 '
b10 >
b10 L
b10 g
b10 x
b1000 !
b1000 ;
b1000 v
b10100000000000100010011 *
b10100000000000100010011 8
b10100000000000100010011 R
b10100000000000100010011 i
b10100000000000100010011 r
b10100000000000100010011 s
b1001 :
b1000 =
b100 (
b100 <
b100 M
b100 q
b100 w
14
#30000
04
#35000
b0 n
b0 F
b0 {
1D
1-
1E
b0 ,
b0 6
b0 Y
b0 c
b0 l
b101 $
b101 A
b101 J
b101 m
b101 |
b101 %
b101 @
b101 K
b101 b
b101 }
12
1W
03
0X
0.
0I
b1 Z
b1 _
b1 `
b10 "
b10 C
b10 G
b10 e
b10 z
b1 #
b1 B
b1 H
b1 f
b1 y
b1000 '
b1000 >
b1000 L
b1000 g
b1000 x
b1100011 )
b1100011 9
b1100011 N
b1100011 \
b1100011 d
b1100011 h
b1100011 t
b1000 +
b1000 7
b1000 S
b1000 u
b10000 !
b10000 ;
b10000 v
b1000001000010001100011 *
b1000001000010001100011 8
b1000001000010001100011 R
b1000001000010001100011 i
b1000001000010001100011 r
b1000001000010001100011 s
b10000 :
b1100 =
b1000 (
b1000 <
b1000 M
b1000 q
b1000 w
14
#40000
04
#45000
b10 n
b1001 F
b1001 {
b1001 [
b1001 a
0-
0E
b1001 ,
b1001 6
b1001 Y
b1001 c
b1001 l
0D
b0 $
b0 A
b0 J
b0 m
b0 |
b0 %
b0 @
b0 K
b0 b
b0 }
b0 Z
b0 _
b0 `
13
1X
1.
1I
02
0W
b1001 "
b1001 C
b1001 G
b1001 e
b1001 z
b0 #
b0 B
b0 H
b0 f
b0 y
b11 '
b11 >
b11 L
b11 g
b11 x
b10011 )
b10011 9
b10011 N
b10011 \
b10011 d
b10011 h
b10011 t
b1001 +
b1001 7
b1001 S
b1001 u
b10100 !
b10100 ;
b10100 v
b100100000000000110010011 *
b100100000000000110010011 8
b100100000000000110010011 R
b100100000000000110010011 i
b100100000000000110010011 r
b100100000000000110010011 s
b11001 :
b10100 =
b10000 (
b10000 <
b10000 M
b10000 q
b10000 w
14
#50000
04
#55000
b0 n
b0 F
b0 {
1-
1E
b0 ,
b0 6
b0 Y
b0 c
b0 l
b0 [
b0 a
03
0X
0.
0I
b0 "
b0 C
b0 G
b0 e
b0 z
b0 '
b0 >
b0 L
b0 g
b0 x
b0 )
b0 9
b0 N
b0 \
b0 d
b0 h
b0 t
b0 +
b0 7
b0 S
b0 u
b11000 !
b11000 ;
b11000 v
b0 *
b0 8
b0 R
b0 i
b0 r
b0 s
b10100 :
b11000 =
b10100 (
b10100 <
b10100 M
b10100 q
b10100 w
14
#60000
04
#65000
bx [
bx a
bx n
bx F
bx {
x-
xE
bx ,
bx 6
bx Y
bx c
bx l
bx $
bx A
bx J
bx m
bx |
bx %
bx @
bx K
bx b
bx }
bx T
bx ]
bx j
bx "
bx C
bx G
bx e
bx z
bx #
bx B
bx H
bx f
bx y
bx U
bx ^
bx k
bx '
bx >
bx L
bx g
bx x
bx )
bx 9
bx N
bx \
bx d
bx h
bx t
b11100 !
b11100 ;
b11100 v
bx *
bx 8
bx R
bx i
bx r
bx s
b11000 :
b11100 =
b11000 (
b11000 <
b11000 M
b11000 q
b11000 w
14
#70000
04
#75000
b100000 !
b100000 ;
b100000 v
b11100 :
b100000 =
b11100 (
b11100 <
b11100 M
b11100 q
b11100 w
14
#80000
04
#85000
b100100 !
b100100 ;
b100100 v
b100000 :
b100100 =
b100000 (
b100000 <
b100000 M
b100000 q
b100000 w
14
#90000
04
#95000
b101000 !
b101000 ;
b101000 v
b100100 :
b101000 =
b100100 (
b100100 <
b100100 M
b100100 q
b100100 w
14
#100000
04
#105000
b101100 !
b101100 ;
b101100 v
b101000 :
b101100 =
b101000 (
b101000 <
b101000 M
b101000 q
b101000 w
14
#110000
04
#115000
b110000 !
b110000 ;
b110000 v
b101100 :
b110000 =
b101100 (
b101100 <
b101100 M
b101100 q
b101100 w
14
#120000
04
#125000
b110100 !
b110100 ;
b110100 v
b110000 :
b110100 =
b110000 (
b110000 <
b110000 M
b110000 q
b110000 w
14
#130000
04
#135000
b111000 !
b111000 ;
b111000 v
b110100 :
b111000 =
b110100 (
b110100 <
b110100 M
b110100 q
b110100 w
14
#140000
04
#145000
b111100 !
b111100 ;
b111100 v
b111000 :
b111100 =
b111000 (
b111000 <
b111000 M
b111000 q
b111000 w
14
#150000
04
#155000
b1000000 !
b1000000 ;
b1000000 v
b111100 :
b1000000 =
b111100 (
b111100 <
b111100 M
b111100 q
b111100 w
14
#160000
04
#165000
b1000100 !
b1000100 ;
b1000100 v
b1000000 :
b1000100 =
b1000000 (
b1000000 <
b1000000 M
b1000000 q
b1000000 w
14
#170000
04
#175000
b1001000 !
b1001000 ;
b1001000 v
b1000100 :
b1001000 =
b1000100 (
b1000100 <
b1000100 M
b1000100 q
b1000100 w
14
#180000
04
#185000
b1001100 !
b1001100 ;
b1001100 v
b1001000 :
b1001100 =
b1001000 (
b1001000 <
b1001000 M
b1001000 q
b1001000 w
14
#190000
04
#195000
b1010000 !
b1010000 ;
b1010000 v
b1001100 :
b1010000 =
b1001100 (
b1001100 <
b1001100 M
b1001100 q
b1001100 w
14
#200000
04
#205000
b1010100 !
b1010100 ;
b1010100 v
b1010000 :
b1010100 =
b1010000 (
b1010000 <
b1010000 M
b1010000 q
b1010000 w
14
#210000
04
#215000
b1011000 !
b1011000 ;
b1011000 v
b1010100 :
b1011000 =
b1010100 (
b1010100 <
b1010100 M
b1010100 q
b1010100 w
14
#220000
04
#225000
b1011100 !
b1011100 ;
b1011100 v
b1011000 :
b1011100 =
b1011000 (
b1011000 <
b1011000 M
b1011000 q
b1011000 w
14
#230000
04
#235000
b1100000 !
b1100000 ;
b1100000 v
b1011100 :
b1100000 =
b1011100 (
b1011100 <
b1011100 M
b1011100 q
b1011100 w
14
#240000
04
#245000
b1100100 !
b1100100 ;
b1100100 v
b1100000 :
b1100100 =
b1100000 (
b1100000 <
b1100000 M
b1100000 q
b1100000 w
14
#250000
04
#255000
b1101000 !
b1101000 ;
b1101000 v
b1100100 :
b1101000 =
b1100100 (
b1100100 <
b1100100 M
b1100100 q
b1100100 w
14
#260000
04
#265000
b1101100 !
b1101100 ;
b1101100 v
b1101000 :
b1101100 =
b1101000 (
b1101000 <
b1101000 M
b1101000 q
b1101000 w
14
#270000
04
#275000
b1110000 !
b1110000 ;
b1110000 v
b1101100 :
b1110000 =
b1101100 (
b1101100 <
b1101100 M
b1101100 q
b1101100 w
14
#280000
04
#285000
b1110100 !
b1110100 ;
b1110100 v
b1110000 :
b1110100 =
b1110000 (
b1110000 <
b1110000 M
b1110000 q
b1110000 w
14
#290000
04
#295000
b1111000 !
b1111000 ;
b1111000 v
b1110100 :
b1111000 =
b1110100 (
b1110100 <
b1110100 M
b1110100 q
b1110100 w
14
#300000
04
#305000
b1111100 !
b1111100 ;
b1111100 v
b1111000 :
b1111100 =
b1111000 (
b1111000 <
b1111000 M
b1111000 q
b1111000 w
14
#310000
04
#315000
b10000000 !
b10000000 ;
b10000000 v
b1111100 :
b10000000 =
b1111100 (
b1111100 <
b1111100 M
b1111100 q
b1111100 w
14
