# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/mux_4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux_4
# -- Compiling architecture rtl of mux_4
# 
# 
# vcom -work work -2008 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/file_stim_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ENV
# -- Compiling entity file_stim_tb
# -- Compiling architecture sim of file_stim_tb
# -- Loading entity mux_4
# 
# 
# 2 compiles, 0 failed with no errors.
# ***************************************************************
# *                                                             *
# * Thank you for downloading this example from VHDLwhiz.com    *
# *                                                             *
# * Type "runtb" in the ModelSim console to run the testbench   *
# *                                                             *
# * Like this:                                                  *
# *                                                             *
# * ModelSim> runtb                                             *
# *                                                             *
# ***************************************************************
runtb
# vsim -onfinish stop -msgmode both work.file_stim_tb 
# Start time: 14:37:00 on Jul 12,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading std.env(body)
# Loading work.file_stim_tb(sim)
# Loading work.mux_4(rtl)
# ** Note: Setting initial values
#    Time: 0 ns  Iteration: 1  Instance: /file_stim_tb
# ** Note: Testing by changing the selector signal
#    Time: 10 ns  Iteration: 0  Instance: /file_stim_tb
# ** Note: Testing by changing all data inputs
#    Time: 40 ns  Iteration: 0  Instance: /file_stim_tb
# ** Note: Changing all unselected inputs
#    Time: 70 ns  Iteration: 0  Instance: /file_stim_tb
# ** Note: Changing all inputs fast
#    Time: 91 ns  Iteration: 0  Instance: /file_stim_tb
# ** Note: Simulation stop
#    Time: 104 ns  Iteration: 0  Instance: /file_stim_tb
# Break in Process PROC_SEQUENCER at C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/file_stim_tb.vhd line 98
do C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/VHDLwhiz/Stimulation_File/file_stim/run.do
# End time: 15:00:55 on Jul 12,2021, Elapsed time: 0:23:55
# Errors: 0, Warnings: 13
# reading F:/Program_Files/Quartus20/modelsim_ase/win32aloem/../modelsim.ini
# Loading project project
