#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun  7 22:02:25 2025
# Process ID: 1393990
# Current directory: /home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1
# Command line: vivado -log cpm_smartconnect_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpm_smartconnect_0_0.tcl
# Log file: /home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1/cpm_smartconnect_0_0.vds
# Journal file: /home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1/vivado.jou
# Running On: xilinxlab08, OS: Linux, CPU Frequency: 3447.508 MHz, CPU Physical cores: 4, Host memory: 16384 MB
#-----------------------------------------------------------
source cpm_smartconnect_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3128.832 ; gain = 2.016 ; free physical = 2565 ; free virtual = 18588
Command: synth_design -top cpm_smartconnect_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1395088
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/ece/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:2831]
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv:2899]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3133.004 ; gain = 0.000 ; free physical = 1860 ; free virtual = 17893
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpm_smartconnect_0_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/synth/cpm_smartconnect_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:9]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_17C5EY1' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1529]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_one_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_34b4_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_one_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_0/synth/bd_34b4_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_34b4_psr_aclk_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_34b4_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_34b4_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/ece/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/ece/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/ece/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:105982]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_34b4_psr_aclk_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/synth/bd_34b4_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_34b4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1576]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_34b4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1576]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_34b4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1576]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_34b4_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1576]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_34b4_psr_aclk_0' has 10 connections declared, but only 6 given [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1576]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_17C5EY1' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1529]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_RX3XGY' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1881]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m00e_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_34b4_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/ece/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/ece/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1174]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m00e_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_32/synth/bd_34b4_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_RX3XGY' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1881]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_EM2PLQ' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:2182]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m00arn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_34b4_m00arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m00arn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_27/synth/bd_34b4_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m00awn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_34b4_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m00awn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_29/synth/bd_34b4_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m00bn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_34b4_m00bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m00bn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_31/synth/bd_34b4_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m00rn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_34b4_m00rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m00rn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_28/synth/bd_34b4_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m00wn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_34b4_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m00wn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_30/synth/bd_34b4_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_EM2PLQ' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:2182]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m00s2a_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_34b4_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m00s2a_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_26/synth/bd_34b4_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_W3VEGI' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:2478]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m01e_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_34b4_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m01e_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_39/synth/bd_34b4_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_W3VEGI' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:2478]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1B2JNU0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:2779]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m01arn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_34b4_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m01arn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_34/synth/bd_34b4_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m01awn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_34b4_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m01awn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_36/synth/bd_34b4_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m01bn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_34b4_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m01bn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_38/synth/bd_34b4_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m01rn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_34b4_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m01rn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_35/synth/bd_34b4_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m01wn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_34b4_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m01wn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_37/synth/bd_34b4_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1B2JNU0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:2779]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m01s2a_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_34b4_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m01s2a_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_33/synth/bd_34b4_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_KR8T6A' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:3075]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m02e_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_34b4_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m02e_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_46/synth/bd_34b4_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_KR8T6A' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:3075]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_1NB9HO3' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:3376]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m02arn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_34b4_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m02arn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_41/synth/bd_34b4_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m02awn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_34b4_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m02awn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_43/synth/bd_34b4_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m02bn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_34b4_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m02bn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_45/synth/bd_34b4_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m02rn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_34b4_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m02rn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_42/synth/bd_34b4_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m02wn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_34b4_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m02wn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_44/synth/bd_34b4_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_1NB9HO3' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:3376]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_m02s2a_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_34b4_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_m02s2a_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_40/synth/bd_34b4_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_s00a2s_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_34b4_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_s00a2s_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_20/synth/bd_34b4_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1SAI629' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:3672]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_s00mmu_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_34b4_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_s00mmu_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_17/synth/bd_34b4_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_s00sic_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_34b4_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_s00sic_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_19/synth/bd_34b4_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_s00tr_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_34b4_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_s00tr_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_18/synth/bd_34b4_s00tr_0.sv:53]
WARNING: [Synth 8-7071] port 'm_axi_awburst' of module 'bd_34b4_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:4130]
WARNING: [Synth 8-7071] port 'm_axi_arburst' of module 'bd_34b4_s00tr_0' is unconnected for instance 's00_transaction_regulator' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:4130]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_34b4_s00tr_0' has 82 connections declared, but only 80 given [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:4130]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1SAI629' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:3672]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1V5VG2Z' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:4213]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_sarn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_34b4_sarn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_sarn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_21/synth/bd_34b4_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_sawn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_34b4_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_sawn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_23/synth/bd_34b4_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_sbn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_34b4_sbn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_sbn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_25/synth/bd_34b4_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_srn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_34b4_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_srn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_22/synth/bd_34b4_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_swn_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_34b4_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_swn_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_24/synth/bd_34b4_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1V5VG2Z' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:4213]
INFO: [Synth 8-6157] synthesizing module 'switchboards_imp_16PZLMN' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:4509]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_arinsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_34b4_arinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_arinsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_2/synth/bd_34b4_arinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_aroutsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_34b4_aroutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_aroutsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_7/synth/bd_34b4_aroutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_awinsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_34b4_awinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_awinsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_4/synth/bd_34b4_awinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_awoutsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_34b4_awoutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_awoutsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_9/synth/bd_34b4_awoutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_binsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_34b4_binsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_binsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_6/synth/bd_34b4_binsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_boutsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_34b4_boutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_boutsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_11/synth/bd_34b4_boutsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'i_nodes_imp_Q1MKNB' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1585]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_arni_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_34b4_arni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_arni_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_12/synth/bd_34b4_arni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_awni_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_34b4_awni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_awni_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_14/synth/bd_34b4_awni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_bni_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_34b4_bni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_bni_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_16/synth/bd_34b4_bni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_rni_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_34b4_rni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_rni_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_13/synth/bd_34b4_rni_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_wni_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_34b4_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_wni_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_15/synth/bd_34b4_wni_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'i_nodes_imp_Q1MKNB' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1585]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_rinsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_34b4_rinsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_rinsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_3/synth/bd_34b4_rinsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_routsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_34b4_routsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_routsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_8/synth/bd_34b4_routsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_winsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_34b4_winsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_winsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_5/synth/bd_34b4_winsw_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_34b4_woutsw_0' [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_34b4_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4_woutsw_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_10/synth/bd_34b4_woutsw_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'switchboards_imp_16PZLMN' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:4509]
INFO: [Synth 8-6155] done synthesizing module 'bd_34b4' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cpm_smartconnect_0_0' (0#1) [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/synth/cpm_smartconnect_0_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_17C5EY1 does not have driver. [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/synth/bd_34b4.v:1553]
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_6_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[2] in module sc_switchboard_v1_0_6_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[1] in module sc_switchboard_v1_0_6_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port connectivity[0] in module sc_switchboard_v1_0_6_top__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port slow_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port fast_clk in module sc_util_v1_0_4_sample_cycle_ratio is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_14_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_14_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_reg_slice3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_req[0] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_14_si_handler__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_14_top__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_node_v1_0_14_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_node_v1_0_14_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_reg_slice3__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_node_v1_0_14_fi_regulator is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[2] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tvalid in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[15] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[14] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[13] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[12] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[11] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[10] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[9] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[8] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[7] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[6] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[5] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[4] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[3] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[2] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[1] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_arb_tdata[0] in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_arb_tready in module sc_node_v1_0_14_si_handler__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_sc_aclken in module sc_node_v1_0_14_top__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[2] in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[1] in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_info[0] in module sc_node_v1_0_14_si_handler__parameterized6 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3196.953 ; gain = 63.949 ; free physical = 3277 ; free virtual = 19314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3211.797 ; gain = 78.793 ; free physical = 3275 ; free virtual = 19312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3211.797 ; gain = 78.793 ; free physical = 3275 ; free virtual = 19312
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3217.734 ; gain = 0.000 ; free physical = 1652 ; free virtual = 17689
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.gen/sources_1/bd/cpm/ip/cpm_smartconnect_0_0/bd_0/ip/ip_1/bd_34b4_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 56 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3513.094 ; gain = 0.000 ; free physical = 2392 ; free virtual = 18429
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3519.031 ; gain = 5.938 ; free physical = 2385 ; free virtual = 18422
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 2551 ; free virtual = 18588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 2551 ; free virtual = 18589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1/dont_touch.xdc, line 237).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 2541 ; free virtual = 18578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 2441 ; free virtual = 18483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 25    
	   2 Input    2 Bit       Adders := 6     
	   3 Input    1 Bit       Adders := 10    
	   2 Input    1 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 98    
+---Registers : 
	             2178 Bit    Registers := 2     
	              162 Bit    Registers := 2     
	               76 Bit    Registers := 1     
	               72 Bit    Registers := 1     
	               47 Bit    Registers := 3     
	               33 Bit    Registers := 3     
	               26 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 25    
	                3 Bit    Registers := 63    
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 309   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 2     
	   2 Input  142 Bit        Muxes := 8     
	   2 Input   56 Bit        Muxes := 4     
	   2 Input   53 Bit        Muxes := 1     
	   4 Input   53 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 11    
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   4 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 40    
	   2 Input    1 Bit        Muxes := 107   
	   5 Input    1 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/FDRE_inst) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module bd_34b4.
WARNING: [Synth 8-3332] Sequential element (clk_map/psr_aclk/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N) is unused and will be removed from module bd_34b4.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 574 ; free virtual = 16641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1468 ; free virtual = 17535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1477 ; free virtual = 17544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1446 ; free virtual = 17518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1380 ; free virtual = 17452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1380 ; free virtual = 17452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1380 ; free virtual = 17452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1380 ; free virtual = 17452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1380 ; free virtual = 17452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1380 ; free virtual = 17452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |   127|
|2     |LUT2  |    85|
|3     |LUT3  |    76|
|4     |LUT4  |    66|
|5     |LUT5  |    99|
|6     |LUT6  |    73|
|7     |SRL16 |     1|
|8     |FDCE  |   168|
|9     |FDR   |     4|
|10    |FDRE  |   306|
|11    |FDSE  |    36|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3519.031 ; gain = 386.027 ; free physical = 1380 ; free virtual = 17452
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22232 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 3519.031 ; gain = 78.793 ; free physical = 1431 ; free virtual = 17503
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 3519.039 ; gain = 386.027 ; free physical = 1431 ; free virtual = 17503
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3519.039 ; gain = 0.000 ; free physical = 1529 ; free virtual = 17601
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.039 ; gain = 0.000 ; free physical = 1590 ; free virtual = 17662
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDR => FDRE: 4 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: f25892f2
INFO: [Common 17-83] Releasing license: Synthesis
168 Infos, 125 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3519.039 ; gain = 390.207 ; free physical = 1649 ; free virtual = 17721
INFO: [Common 17-1381] The checkpoint '/home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1/cpm_smartconnect_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpm_smartconnect_0_0, cache-ID = 49cf2960d7a7e693
INFO: [Coretcl 2-1174] Renamed 443 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/cameronbarrett/ece194bb/project/final.runs/cpm_smartconnect_0_0_synth_1/cpm_smartconnect_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpm_smartconnect_0_0_utilization_synth.rpt -pb cpm_smartconnect_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  7 22:03:56 2025...
