// Seed: 3361510757
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  input id_11;
  input id_10;
  inout id_9;
  input id_8;
  inout id_7;
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  inout id_1;
  assign id_12 = 1;
  assign id_5  = id_11;
  initial begin : id_12
    id_9 = "";
  end
  assign id_7 = 1'h0;
  logic id_13;
  assign id_13 = 1;
  assign id_4  = id_8;
  logic id_14;
  type_18(
      1'b0, 1'b0, id_8 !== id_5
  );
  logic id_15;
endmodule
