,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/alexforencich/verilog-ethernet.git,2014-11-19 22:04:53+00:00,Verilog Ethernet components for FPGA implementation,599,alexforencich/verilog-ethernet,26883874,Verilog,verilog-ethernet,5726,1887,2024-04-10 10:51:10+00:00,[],https://api.github.com/licenses/mit
1,https://github.com/dtysky/FPGA-Imaging-Library.git,2015-01-30 07:48:03+00:00,An open source library for image processing on FPGA.,212,dtysky/FPGA-Imaging-Library,30061987,Verilog,FPGA-Imaging-Library,62071,525,2024-04-10 06:49:54+00:00,['fpga'],https://api.github.com/licenses/lgpl-2.1
2,https://github.com/cliffordwolf/SimpleVOut.git,2015-02-18 17:46:00+00:00,A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals,32,cliffordwolf/SimpleVOut,30977781,Verilog,SimpleVOut,79,217,2024-04-05 10:02:15+00:00,[],None
3,https://github.com/diaoenmao/FPGA-CNN.git,2015-02-21 20:28:42+00:00,FPGA implementation of Cellular Neural Network (CNN),86,diaoenmao/FPGA-CNN,31139754,Verilog,FPGA-CNN,17043,128,2024-04-05 22:57:20+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/charcole/NeoGeoHDMI.git,2015-01-24 17:07:34+00:00,Verilog project that takes the digital video and audio from a Neo Geo MVS before going through the DACs and outputs the signals over HDMI,20,charcole/NeoGeoHDMI,29784134,Verilog,NeoGeoHDMI,1393,105,2024-01-21 14:49:31+00:00,[],
5,https://github.com/bmartini/zynq-axis.git,2014-12-31 16:13:58+00:00,"Hardware, Linux Driver and Library for the Zynq AXI DMA interface ",38,bmartini/zynq-axis,28669766,Verilog,zynq-axis,164,94,2024-03-18 06:11:56+00:00,[],
6,https://github.com/chsasank/ARM7.git,2014-10-20 21:01:24+00:00,Implemetation of pipelined ARM7TDMI processor in Verilog,25,chsasank/ARM7,25486490,Verilog,ARM7,3772,76,2024-02-24 02:48:57+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/rkrajnc/minimig-mist.git,2014-11-30 23:01:39+00:00,Minimig for the MiST board,40,rkrajnc/minimig-mist,27353243,Verilog,minimig-mist,36028,63,2023-12-18 11:39:01+00:00,"['mist-board', 'minimig-mist', 'amiga', 'minimig', 'verilog', 'fpga']",https://api.github.com/licenses/gpl-3.0
8,https://github.com/m-labs/tdc-core.git,2015-02-01 08:10:58+00:00,A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs,27,m-labs/tdc-core,30140458,Verilog,tdc-core,1276,51,2024-03-25 07:12:43+00:00,[],None
9,https://github.com/geky/gb.git,2014-12-03 21:31:38+00:00,The Original Nintendo Gameboy in Verilog,6,geky/gb,27508660,Verilog,gb,284,47,2024-03-28 00:45:45+00:00,[],None
10,https://github.com/q3k/ctf.git,2014-12-30 15:50:33+00:00,Stuff from CTF contests,7,q3k/ctf,28636224,Verilog,ctf,534,40,2024-03-16 00:45:09+00:00,[],None
11,https://github.com/andres-mancera/ethernet_10ge_mac_SV_tb.git,2014-11-05 23:45:27+00:00,SystemVerilog testbench for an Ethernet 10GE MAC core,16,andres-mancera/ethernet_10ge_mac_SV_tb,26245167,Verilog,ethernet_10ge_mac_SV_tb,631,40,2024-04-08 08:18:16+00:00,[],None
12,https://github.com/rajshadow/4-way-set-associative-cache-verilog.git,2014-12-01 13:57:09+00:00,Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy,13,rajshadow/4-way-set-associative-cache-verilog,27381792,Verilog,4-way-set-associative-cache-verilog,12,40,2024-03-05 04:00:54+00:00,[],None
13,https://github.com/johan92/yafpgatetris.git,2015-01-08 16:08:33+00:00,Yet Another Tetris on FPGA Implementation,17,johan92/yafpgatetris,28973844,Verilog,yafpgatetris,307,36,2024-03-27 14:47:31+00:00,"['verilog', 'tetris', 'systemverilog', 'fpga', 'de1-soc', 'fpga-game']",https://api.github.com/licenses/mit
14,https://github.com/Elphel/x393.git,2015-01-11 23:03:20+00:00,mirror of https://git.elphel.com/Elphel/x393,19,Elphel/x393,29109402,Verilog,x393,174319,34,2024-02-19 23:58:32+00:00,"['verilog', 'fpga', 'xilinx', 'nc393', 'camera', 'imaging', 'machine-vision', 'open-core']",https://api.github.com/licenses/gpl-3.0
15,https://github.com/cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs.git,2014-10-31 09:40:55+00:00,Video and Image Processing,16,cuongtvee/Video-and-Image-Processing-Design-Using-FPGAs,26010364,Verilog,Video-and-Image-Processing-Design-Using-FPGAs,2955,34,2023-10-13 07:55:13+00:00,[],None
16,https://github.com/parallaxinc/Propeller_1_Design.git,2014-12-10 20:21:15+00:00,Propeller 1 design and example files to be run on FPGA boards.,21,parallaxinc/Propeller_1_Design,27838015,Verilog,Propeller_1_Design,24752,33,2023-07-04 16:49:55+00:00,[],None
17,https://github.com/olofk/wb_intercon.git,2014-12-15 09:29:08+00:00,Wishbone interconnect utilities,11,olofk/wb_intercon,28029628,Verilog,wb_intercon,58,32,2024-04-06 09:28:59+00:00,[],https://api.github.com/licenses/isc
18,https://github.com/secworks/blake2.git,2014-12-30 15:43:02+00:00,Hardware implementation of the blake2 hash function,21,secworks/blake2,28636008,Verilog,blake2,269,24,2023-06-01 17:35:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
19,https://github.com/Goshik92/FFTVisualizer.git,2014-10-21 05:47:04+00:00,This project demonstrates DSP capabilities of Terasic DE2-115,12,Goshik92/FFTVisualizer,25504695,Verilog,FFTVisualizer,4138,23,2024-04-04 19:09:35+00:00,"['de2-115', 'fpga', 'vga', 'dsp', 'fir-filter', 'iir-filter', 'fft']",None
20,https://github.com/adbrant/zuma-fpga.git,2014-11-25 23:36:46+00:00,Fine Grain FPGA Overlay Architecture and Tools,9,adbrant/zuma-fpga,27151224,Verilog,zuma-fpga,8028,21,2023-01-27 13:39:34+00:00,[],https://api.github.com/licenses/bsd-2-clause
21,https://github.com/Lyukx/ShootingGame-FPGA.git,2014-12-01 14:34:34+00:00,"Using verilog-HDL, xilinx-ISE and nexys-iii. A shooting game based on VGA and ps/2 keyboard.",4,Lyukx/ShootingGame-FPGA,27383242,Verilog,ShootingGame-FPGA,112,17,2024-01-17 07:06:07+00:00,[],None
22,https://github.com/stffrdhrn/uart.git,2014-10-23 12:47:36+00:00,Verilog uart receiver and transmitter modules for De0 Nano,10,stffrdhrn/uart,25636597,Verilog,uart,172,17,2024-04-07 19:07:09+00:00,[],None
23,https://github.com/6thimage/FT245_interface.git,2015-03-04 19:01:13+00:00,Verilog module to communicate with the FT245 interface of an FTDI FT2232H,13,6thimage/FT245_interface,31674350,Verilog,FT245_interface,8,16,2023-08-21 04:55:26+00:00,[],https://api.github.com/licenses/cc0-1.0
24,https://github.com/andrade824/Verilog-SPI-Master.git,2014-12-05 04:59:55+00:00,A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen,11,andrade824/Verilog-SPI-Master,27575265,Verilog,Verilog-SPI-Master,140,16,2023-11-29 07:31:30+00:00,[],None
25,https://github.com/cfelton/test_jpeg.git,2014-10-17 06:42:32+00:00,This is a myhdl test environment for the open-cores jpeg_encoder.,15,cfelton/test_jpeg,25342781,Verilog,test_jpeg,1454,16,2023-07-27 05:51:09+00:00,[],None
26,https://github.com/UtkarshPathrabe/Computer-Architecture-Lab-Solutions-BITS-Pilani.git,2014-11-14 15:05:23+00:00,Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani,13,UtkarshPathrabe/Computer-Architecture-Lab-Solutions-BITS-Pilani,26643476,Verilog,Computer-Architecture-Lab-Solutions-BITS-Pilani,1609,16,2024-02-21 19:37:10+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/pc2/NetFPGA-10G-UPB-OpenFlow.git,2015-02-17 10:24:50+00:00,An OpenFlow implementation for the NetFPGA-10G card,12,pc2/NetFPGA-10G-UPB-OpenFlow,30912238,Verilog,NetFPGA-10G-UPB-OpenFlow,1544,16,2023-10-31 02:58:43+00:00,[],None
28,https://github.com/lokisz/openzcore.git,2014-10-23 06:40:37+00:00,powerpc processor prototype and an example of semiconductor startup biz plan,5,lokisz/openzcore,25623287,Verilog,openzcore,1912,15,2024-03-19 15:18:41+00:00,[],https://api.github.com/licenses/gpl-2.0
29,https://github.com/toyoshim/mc6502.git,2014-12-30 17:05:50+00:00,Cycle accurate MC6502 compatible processor in Verilog.,4,toyoshim/mc6502,28638595,Verilog,mc6502,38,15,2023-09-28 01:54:47+00:00,[],https://api.github.com/licenses/bsd-3-clause
30,https://github.com/gmish27/CPUonFPGA.git,2015-01-25 22:26:02+00:00,It's a basic computer designed using VERILOG on XILINX FPGA architecture.,4,gmish27/CPUonFPGA,29834142,Verilog,CPUonFPGA,9,14,2024-03-23 21:00:42+00:00,[],None
31,https://github.com/MParygin/v.vga.font8x16.git,2014-11-27 12:42:17+00:00,Verilog VGA font generator 8 by 16 pixels,1,MParygin/v.vga.font8x16,27224870,Verilog,v.vga.font8x16,403,14,2022-03-30 12:54:34+00:00,[],https://api.github.com/licenses/apache-2.0
32,https://github.com/bobmshannon/Simple-32bit-ALU-Design.git,2014-11-13 22:57:58+00:00,"A simple, working, 32-bit ALU design.",5,bobmshannon/Simple-32bit-ALU-Design,26612009,Verilog,Simple-32bit-ALU-Design,1984,14,2023-12-01 15:36:44+00:00,[],None
33,https://github.com/jeremycw/tetris-verilog.git,2014-12-25 21:00:05+00:00,Verilog Tetris,1,jeremycw/tetris-verilog,28491196,Verilog,tetris-verilog,316,13,2022-12-15 07:42:52+00:00,[],https://api.github.com/licenses/mit
34,https://github.com/s117/FastMultiplier.git,2014-12-20 08:32:39+00:00,a fast multiplier implement using verilog,3,s117/FastMultiplier,28261605,Verilog,FastMultiplier,260,13,2023-11-21 08:21:22+00:00,[],None
35,https://github.com/andrade824/Pulse-Width-Modulation-IP.git,2014-11-03 01:37:37+00:00,"A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)",3,andrade824/Pulse-Width-Modulation-IP,26099368,Verilog,Pulse-Width-Modulation-IP,136,12,2024-03-17 09:44:01+00:00,[],None
36,https://github.com/tmatsuya/i2c_edid.git,2015-02-12 01:06:44+00:00,I2C ROM for EDID (Extended Display Identification Data) on FPGAs,2,tmatsuya/i2c_edid,30678549,Verilog,i2c_edid,152,12,2024-03-06 01:30:14+00:00,[],None
37,https://github.com/jblang/numatolib.git,2015-02-17 06:13:26+00:00,Demo Library for Numato FPGA Boards,5,jblang/numatolib,30905053,Verilog,numatolib,184,12,2023-04-07 06:36:48+00:00,[],None
38,https://github.com/julbouln/riscvsoc.git,2015-02-22 17:52:53+00:00,Mini RISC-V SOC,4,julbouln/riscvsoc,31172539,Verilog,riscvsoc,176,10,2023-01-10 02:58:24+00:00,[],None
39,https://github.com/dtysky/SIMPLE_MIPS_CPU.git,2015-01-16 09:03:57+00:00,"A simple MIPS CPU, for fun.",3,dtysky/SIMPLE_MIPS_CPU,29340758,Verilog,SIMPLE_MIPS_CPU,1636,10,2020-07-15 21:58:21+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/tylerjaywilson/fabscalar.git,2015-02-23 20:09:03+00:00,Repository to hold fabscalar project and simulations,12,tylerjaywilson/fabscalar,31227149,Verilog,fabscalar,1892,10,2023-07-28 07:41:35+00:00,[],None
41,https://github.com/aospan/NetUP_Dual_Universal_CI-fpga.git,2015-02-13 18:39:28+00:00,VHDL NetUP Universal Dual DVB-CI FPGA firmware,5,aospan/NetUP_Dual_Universal_CI-fpga,30770200,Verilog,NetUP_Dual_Universal_CI-fpga,4330,10,2023-11-07 12:39:07+00:00,[],https://api.github.com/licenses/gpl-3.0
42,https://github.com/NetFPGA/NetFPGA-1G-CML-live.git,2014-11-07 14:40:40+00:00,NetFPGA 1G CML Live development repository,2,NetFPGA/NetFPGA-1G-CML-live,26323435,Verilog,NetFPGA-1G-CML-live,436305,10,2024-03-16 20:30:29+00:00,[],None
43,https://github.com/bunnie/novena-gpbb-fpga.git,2014-10-27 17:02:21+00:00,Novena GPBB FPGA baseline design,6,bunnie/novena-gpbb-fpga,25829703,Verilog,novena-gpbb-fpga,314,9,2022-01-29 23:34:06+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/ankitshah009/High-Radix-Adaptive-CORDIC.git,2015-01-15 04:41:46+00:00,High Radix Adaptive CORDIC Algorithm - Improvement over Traditional CORDIC ,2,ankitshah009/High-Radix-Adaptive-CORDIC,29281102,Verilog,High-Radix-Adaptive-CORDIC,121,9,2024-03-26 08:44:48+00:00,[],https://api.github.com/licenses/apache-2.0
45,https://github.com/Heng-xiu/implement-CRC-32-in-Verilog.git,2014-10-18 18:08:40+00:00,Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU,4,Heng-xiu/implement-CRC-32-in-Verilog,25405505,Verilog,implement-CRC-32-in-Verilog,136,9,2024-01-05 08:07:48+00:00,[],None
46,https://github.com/lowRISC/fpga-zynq.git,2015-03-03 13:54:17+00:00,,6,lowRISC/fpga-zynq,31600794,Verilog,fpga-zynq,1749,9,2022-03-16 23:06:53+00:00,[],
47,https://github.com/andres-erbsen/curve25519-verilog.git,2014-10-21 00:25:55+00:00,Beginnings of a Verilog implementation of Curve25519.,3,andres-erbsen/curve25519-verilog,25493413,Verilog,curve25519-verilog,244,9,2024-02-23 17:29:50+00:00,[],None
48,https://github.com/krisprice/fpga.git,2015-02-17 03:37:18+00:00,Playing with FPGAs,1,krisprice/fpga,30901184,Verilog,fpga,6,8,2023-04-30 08:05:30+00:00,[],None
49,https://github.com/aiju/fpganes.git,2015-01-01 10:05:41+00:00,,2,aiju/fpganes,28684375,Verilog,fpganes,244,8,2023-01-15 19:19:49+00:00,[],None
50,https://github.com/balboa-fpga/aesbus.git,2014-12-27 13:35:33+00:00,Verilog AES core for Balboa demo,3,balboa-fpga/aesbus,28537434,Verilog,aesbus,120,8,2022-02-19 12:47:45+00:00,[],None
51,https://github.com/rsnikhil/Enigma_Cryptol_Bluespec_BSV.git,2015-02-20 21:55:46+00:00,Modeling the WW2 Enigma crypto machine in Cryptol and Bluespec BSV,0,rsnikhil/Enigma_Cryptol_Bluespec_BSV,31087074,Verilog,Enigma_Cryptol_Bluespec_BSV,1574,8,2023-05-31 13:56:15+00:00,[],None
52,https://github.com/travisg/2stage.git,2014-10-24 08:06:20+00:00,a simple 2 stage cpu in verilog,1,travisg/2stage,25678060,Verilog,2stage,120,8,2022-01-13 16:07:45+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/Giako68/Hello.git,2015-02-20 18:29:41+00:00,Text Mode Display for Minispartan6+,4,Giako68/Hello,31078459,Verilog,Hello,168,8,2021-01-05 08:51:42+00:00,[],None
54,https://github.com/csus-senior-design/hdmi.git,2015-03-01 00:20:51+00:00,TMDS Encoder / Decoder,2,csus-senior-design/hdmi,31481734,Verilog,hdmi,168,8,2023-07-17 13:49:27+00:00,[],None
55,https://github.com/zhangry868/MIPSCPU.git,2014-11-22 05:41:56+00:00,"A Pipelined CPU design, Quartus platform, Verilog HDL, Team Work",2,zhangry868/MIPSCPU,26990073,Verilog,MIPSCPU,19764,7,2022-09-08 09:08:03+00:00,[],https://api.github.com/licenses/gpl-3.0
56,https://github.com/adgilbert/Audio-Jacked.git,2015-01-02 21:39:06+00:00,an audio filter system with a touchscreen interface. Processor designed and built in Verilog. VHDL modules to control the audio input (microphone) and output (i2s protocol to an audio jack) as well as the touchscreen (the touchscreen interface was modified from the sample project provided by Digilent). Data stored in PSRAM,2,adgilbert/Audio-Jacked,28727095,Verilog,Audio-Jacked,11068,7,2024-04-09 20:39:00+00:00,[],None
57,https://github.com/MeshSr/onetswitch30.git,2015-01-06 02:04:40+00:00,Reference Designs for ONetSwitch30,11,MeshSr/onetswitch30,28842064,Verilog,onetswitch30,32648,7,2017-07-08 12:49:20+00:00,[],https://api.github.com/licenses/lgpl-2.1
58,https://github.com/m8pple/eie1_fpga_lab.git,2015-02-12 13:29:07+00:00,Spring term two-week FPGA lab for EIE students,10,m8pple/eie1_fpga_lab,30703732,Verilog,eie1_fpga_lab,7822,7,2022-10-30 17:20:20+00:00,[],None
59,https://github.com/jbeale1/FPGA.git,2015-01-23 00:47:15+00:00,related to Spartan6 FPGA,0,jbeale1/FPGA,29708866,Verilog,FPGA,496,6,2021-01-17 10:45:14+00:00,[],None
60,https://github.com/PurdueAtomDev/de2i150.git,2014-11-12 17:32:31+00:00,,6,PurdueAtomDev/de2i150,26547687,Verilog,de2i150,107453,6,2020-06-15 14:01:44+00:00,[],None
61,https://github.com/MParygin/v.scope80.git,2014-11-27 14:17:54+00:00,"Simple FPGA dual channel oscilloscope (Spartan3, Verilog, Picoblaze)",1,MParygin/v.scope80,27228349,Verilog,v.scope80,12052,6,2021-10-21 19:09:01+00:00,[],None
62,https://github.com/MParygin/v.vga.git,2014-11-27 12:17:46+00:00,Verilog code for VGA timing generator,3,MParygin/v.vga,27224029,Verilog,v.vga,3,6,2024-01-02 08:35:23+00:00,[],None
63,https://github.com/bchasnov/phased-array-mic.git,2014-11-14 06:04:52+00:00,Phased array microphone for sound localization,2,bchasnov/phased-array-mic,26624860,Verilog,phased-array-mic,4948,6,2024-02-12 10:01:27+00:00,[],None
64,https://github.com/OpenFPGAduino/fpga.git,2014-12-30 13:18:19+00:00,The fpga project for openFPGAdunino,4,OpenFPGAduino/fpga,28631483,Verilog,fpga,386,6,2020-09-09 02:22:42+00:00,"['fpga', 'verilog', 'qsys', 'altera']",https://api.github.com/licenses/agpl-3.0
65,https://github.com/thasega/HD63701.git,2015-01-11 20:16:07+00:00,HD63701 compatible softcore,3,thasega/HD63701,29104458,Verilog,HD63701,18,6,2022-04-09 22:26:48+00:00,[],None
66,https://github.com/LEAP-Core/leap-platforms.git,2015-02-12 02:03:27+00:00,Physical platform drivers for LEAP,2,LEAP-Core/leap-platforms,30680435,Verilog,leap-platforms,13018,6,2024-02-02 00:27:04+00:00,[],None
67,https://github.com/1143stuff/audio_processing.git,2014-11-09 02:14:27+00:00,Audio Processing using 128 point FFT on Zedboard.,2,1143stuff/audio_processing,26381818,Verilog,audio_processing,1052,6,2020-05-20 10:30:44+00:00,[],None
68,https://github.com/impedimentToProgress/SPECS.git,2015-01-13 21:29:57+00:00,,3,impedimentToProgress/SPECS,29212189,Verilog,SPECS,35868,5,2022-10-31 03:25:37+00:00,[],None
69,https://github.com/olofk/wb_bfm.git,2014-12-15 10:01:14+00:00,Wishbone Bus Functional Model,5,olofk/wb_bfm,28030825,Verilog,wb_bfm,33,5,2022-01-29 23:08:02+00:00,[],None
70,https://github.com/andrade824/VGA-Controller-IP.git,2014-11-03 02:03:49+00:00,A VGA Controller IP written in Verilog to output pretty colors to a VGA monitor in glorious 640x480 resolution,2,andrade824/VGA-Controller-IP,26100060,Verilog,VGA-Controller-IP,136,5,2021-08-15 03:02:04+00:00,[],None
71,https://github.com/cfelton/test_gemac.git,2014-10-17 06:40:39+00:00,This is a myhdl test environment for the USRP simple_gemac core.,1,cfelton/test_gemac,25342693,Verilog,test_gemac,232,5,2022-07-03 10:28:30+00:00,[],None
72,https://github.com/secworks/curve25519.git,2015-02-27 14:20:36+00:00,Verilog 2001 of the Curve25519 elliptic curve based function.,2,secworks/curve25519,31422547,Verilog,curve25519,6,5,2023-09-07 05:39:59+00:00,[],https://api.github.com/licenses/bsd-2-clause
73,https://github.com/ryuz/zybo_dvi_tx.git,2015-02-22 11:00:13+00:00,,1,ryuz/zybo_dvi_tx,31160314,Verilog,zybo_dvi_tx,248,5,2022-05-25 07:12:05+00:00,[],None
74,https://github.com/mayurkubavat/Verilog.git,2015-02-02 14:26:41+00:00,Verilog HDL Codes,1,mayurkubavat/Verilog,30190657,Verilog,Verilog,124,5,2024-02-01 09:47:01+00:00,[],None
75,https://github.com/pedrofausto/EMC08.git,2014-11-24 16:38:52+00:00,8 bit Microcontroller developed at CI Brasil,1,pedrofausto/EMC08,27084449,Verilog,EMC08,46192,5,2017-10-31 11:26:26+00:00,[],None
76,https://github.com/psas/gps-cpld.git,2015-01-07 03:31:50+00:00,Sketch of design for CPLD to create bridge between GPS IQ data and SPI interface.,5,psas/gps-cpld,28896603,Verilog,gps-cpld,1497,4,2020-11-05 12:25:15+00:00,[],None
77,https://github.com/dawood95/BitcoinMinerFPGA.git,2014-11-30 21:28:06+00:00,ECE 337  Bitcoin Miner,1,dawood95/BitcoinMinerFPGA,27350698,Verilog,BitcoinMinerFPGA,7938,4,2022-04-03 23:13:55+00:00,[],None
78,https://github.com/takkodama/FPGA_FFTChangeVoice.git,2014-11-15 00:12:15+00:00,"FFT based voice changer implemented on FPGA board. Once you input your voice into this program, that is connected microphone with FPGA board, this board will modify your voice pitch and frequency and let you listen the funny your voice :)",1,takkodama/FPGA_FFTChangeVoice,26663335,Verilog,FPGA_FFTChangeVoice,2173,4,2024-01-12 13:20:05+00:00,[],None
79,https://github.com/OpenFPGAduino/FPGAdesigner.git,2015-02-10 12:56:42+00:00,Web based FPGA designer for openFPGAduino,1,OpenFPGAduino/FPGAdesigner,30592025,Verilog,FPGAdesigner,153,4,2022-04-12 21:28:58+00:00,[],None
80,https://github.com/nakengelhardt/kc705_riffa.git,2014-10-27 13:12:36+00:00,,2,nakengelhardt/kc705_riffa,25819661,Verilog,kc705_riffa,2248,4,2023-11-20 09:40:18+00:00,[],None
81,https://github.com/divyanshusrivastava/FPGA.git,2014-12-19 16:55:58+00:00,All codes for for Numato Mimas spartan6 fpga board,0,divyanshusrivastava/FPGA,28237933,Verilog,FPGA,312,4,2020-06-02 19:55:14+00:00,[],None
82,https://github.com/MParygin/v.sdr80.git,2014-11-29 16:39:29+00:00,"SDR receiver on FPGA Spartan 3e500 (40MHz bandwidth, 16 bit depth)",1,MParygin/v.sdr80,27308185,Verilog,v.sdr80,160,4,2022-08-06 15:00:25+00:00,[],None
83,https://github.com/csoren/fpga-mist.git,2014-11-23 17:46:18+00:00,git version of the official MiST svn repository. Updated infrequently.,0,csoren/fpga-mist,27041226,Verilog,fpga-mist,28792,4,2017-07-25 00:27:22+00:00,[],None
84,https://github.com/alchemist231/ARM-pipelined-processor-core-Verilog-.git,2015-02-15 17:58:36+00:00,ARM pipelined processor core ( Verilog ),6,alchemist231/ARM-pipelined-processor-core-Verilog-,30835934,Verilog,ARM-pipelined-processor-core-Verilog-,7944,4,2023-05-23 17:26:40+00:00,[],None
85,https://github.com/bhavul/Computer-Architecture-Labs.git,2014-10-30 04:09:48+00:00,"Works of all the labs of Computer Architecture. Contains single-cycle, and pipelined ARM architecture verilog code.",6,bhavul/Computer-Architecture-Labs,25954168,Verilog,Computer-Architecture-Labs,3516,4,2024-02-21 19:43:00+00:00,"['lab', 'computer-architecture', 'verilog', 'lab-exercises', 'lab-programs']",None
86,https://github.com/Octoate/CPCCartridge.git,2014-10-31 21:36:00+00:00,USB programmable cartridge and simple cartridge prototype for the Amstrad Plus / Amstrad GX4000,2,Octoate/CPCCartridge,26033887,Verilog,CPCCartridge,284,4,2023-10-04 19:05:57+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/mda-ut/SubZero.git,2015-01-08 01:04:27+00:00,University of Toronto Mechatronics Design Association's Software for our submarine SubZero,23,mda-ut/SubZero,28941998,Verilog,SubZero,44853,4,2023-09-24 15:16:52+00:00,[],https://api.github.com/licenses/mit
88,https://github.com/martinayotte/MyAmberOnMiniSpartan6.git,2015-02-24 01:39:42+00:00,,1,martinayotte/MyAmberOnMiniSpartan6,31239853,Verilog,MyAmberOnMiniSpartan6,27168,3,2016-03-02 11:49:39+00:00,[],None
89,https://github.com/ltcmelo/Y86Proc.git,2014-12-02 21:12:31+00:00,Y86 Processor implementation for the Altera DE2-115 FPGA,1,ltcmelo/Y86Proc,27453703,Verilog,Y86Proc,160,3,2020-09-01 14:43:03+00:00,[],None
90,https://github.com/DarkForte/MIPS-50_Instructions_Pipelined_CPU.git,2014-11-24 04:00:22+00:00,"A 5-level pipelined CPU described with Verilog, supports 50 MIPS instructions and interruption",2,DarkForte/MIPS-50_Instructions_Pipelined_CPU,27059899,Verilog,MIPS-50_Instructions_Pipelined_CPU,436,3,2021-01-20 07:37:17+00:00,[],None
91,https://github.com/arktur04/FPU.git,2015-02-17 16:51:10+00:00,open FPU project. 32/64 bit FPU in Verilog,2,arktur04/FPU,30926781,Verilog,FPU,3099,3,2024-02-13 17:20:11+00:00,[],None
92,https://github.com/secworks/hc.git,2015-03-01 09:40:42+00:00,Hardware implementation of the HC stream cipher.,2,secworks/hc,31492374,Verilog,hc,76,3,2022-01-29 23:27:51+00:00,[],https://api.github.com/licenses/bsd-2-clause
93,https://github.com/swift-fox/MIPS.git,2014-12-16 20:02:27+00:00,MIPS core designed in 6 days,2,swift-fox/MIPS,28104097,Verilog,MIPS,4414,3,2019-01-25 21:50:27+00:00,[],None
94,https://github.com/tmatsuya/k7_connectivity_trd_2014.3.git,2015-02-25 04:04:14+00:00,,0,tmatsuya/k7_connectivity_trd_2014.3,31296384,Verilog,k7_connectivity_trd_2014.3,37876,3,2023-03-05 16:08:25+00:00,[],None
95,https://github.com/HYDRA-GUY-RUM/Motion-Sensor-and-video-filter-system-using-FPGA.git,2015-01-15 04:27:12+00:00,Motion-Sensor-and-video-filter-system-using-FPGA,0,HYDRA-GUY-RUM/Motion-Sensor-and-video-filter-system-using-FPGA,29280686,Verilog,Motion-Sensor-and-video-filter-system-using-FPGA,12456,3,2018-12-17 01:43:43+00:00,[],None
96,https://github.com/qiuzou/ahci.git,2014-11-03 11:29:53+00:00,ahci sata,0,qiuzou/ahci,26115711,Verilog,ahci,184,3,2021-10-15 07:03:56+00:00,[],None
97,https://github.com/ortegaalfredo/spu.git,2014-10-22 07:10:36+00:00,,1,ortegaalfredo/spu,25567196,Verilog,spu,6,3,2022-07-18 20:57:01+00:00,[],None
98,https://github.com/secworks/vga.git,2014-11-08 14:15:16+00:00,vga,2,secworks/vga,26362559,Verilog,vga,16,3,2021-03-19 16:23:41+00:00,[],https://api.github.com/licenses/bsd-2-clause
99,https://github.com/OpenSoCPlus/hight_crypto_core.git,2015-02-24 01:24:45+00:00,,1,OpenSoCPlus/hight_crypto_core,31239410,Verilog,hight_crypto_core,286,3,2022-03-02 14:12:01+00:00,[],https://api.github.com/licenses/lgpl-2.1
100,https://github.com/CWang24/DDR2_Controller.git,2015-02-02 03:36:49+00:00,,2,CWang24/DDR2_Controller,30169737,Verilog,DDR2_Controller,10,3,2017-10-31 11:38:10+00:00,[],None
101,https://github.com/MeshSr/onetswitch45.git,2014-12-31 09:33:55+00:00,Reference Designs for ONetSwitch45,11,MeshSr/onetswitch45,28662278,Verilog,onetswitch45,40225,3,2020-10-24 08:04:23+00:00,[],https://api.github.com/licenses/lgpl-2.1
102,https://github.com/staceycampbell/ldiv.git,2015-01-13 18:52:34+00:00,Division in synthesizable Verilog 2005.,0,staceycampbell/ldiv,29205354,Verilog,ldiv,20,3,2024-04-06 10:19:56+00:00,[],https://api.github.com/licenses/unlicense
103,https://github.com/LonghornEngineer/DE0_GameBoy_DMG-01_VGA.git,2015-03-03 07:38:06+00:00,DE0_GameBoy_DMG-01,1,LonghornEngineer/DE0_GameBoy_DMG-01_VGA,31585490,Verilog,DE0_GameBoy_DMG-01_VGA,73511,3,2022-03-15 20:56:38+00:00,[],
104,https://github.com/csus-senior-design/ov_7670.git,2015-03-02 23:59:26+00:00,Verilog module for OV7670 CMOS Camera,3,csus-senior-design/ov_7670,31570209,Verilog,ov_7670,164,3,2021-01-26 03:15:50+00:00,[],None
105,https://github.com/secworks/fpga_eth_filter.git,2014-10-23 12:14:33+00:00,FPGA based Ethernet traffic filter and manipulator for the TerasIC ETHERNET-HSMC Card,2,secworks/fpga_eth_filter,25635247,Verilog,fpga_eth_filter,21,3,2023-02-17 08:20:09+00:00,[],https://api.github.com/licenses/bsd-2-clause
106,https://github.com/breadboardist/HDL-Designs.git,2015-02-05 07:16:19+00:00,Verilog and VHDL Designs,2,breadboardist/HDL-Designs,30343020,Verilog,HDL-Designs,109121,3,2021-11-19 02:58:40+00:00,[],https://api.github.com/licenses/gpl-3.0
107,https://github.com/daniel0076/HungrySnake.git,2015-01-08 04:44:48+00:00,Hungry Snake by Verilog - 2014 NCTU Digital Lab Project,2,daniel0076/HungrySnake,28949276,Verilog,HungrySnake,7470,3,2022-02-07 14:14:37+00:00,[],None
108,https://github.com/jwise/ufpgapll.git,2014-12-29 11:56:10+00:00,little FPGA PLL,0,jwise/ufpgapll,28590718,Verilog,ufpgapll,216,3,2023-05-29 13:10:51+00:00,[],None
109,https://github.com/MeshSr/onetswitch20.git,2014-12-22 07:02:17+00:00,Reference Designs for ONetSwitch20,13,MeshSr/onetswitch20,28328202,Verilog,onetswitch20,23111,3,2022-08-25 09:19:22+00:00,[],https://api.github.com/licenses/lgpl-2.1
110,https://github.com/skumarasena/ThinkCompArch.git,2014-12-15 17:06:53+00:00,"A guide to Verilog, ModelSim, and MIPS commands for future Computer Architecture classes.",0,skumarasena/ThinkCompArch,28046939,Verilog,ThinkCompArch,2440,3,2020-09-12 00:45:42+00:00,[],None
111,https://github.com/elliequirini/ECE385.git,2015-02-12 19:34:54+00:00,Working Repository for ECE 385 Projects,5,elliequirini/ECE385,30719822,Verilog,ECE385,31304,3,2019-12-02 16:31:41+00:00,[],None
112,https://github.com/csus-senior-design/ov_sccb.git,2015-02-28 23:38:33+00:00,Omnivision SCCB Verilog Protocol Implementation,3,csus-senior-design/ov_sccb,31480755,Verilog,ov_sccb,140,2,2023-12-20 10:26:27+00:00,[],None
113,https://github.com/CospanDesign/nysa-artemis-usb2-platform.git,2015-02-25 02:49:07+00:00,Artemis Platform for USB 2.0,1,CospanDesign/nysa-artemis-usb2-platform,31294068,Verilog,nysa-artemis-usb2-platform,2303,2,2022-06-28 08:05:51+00:00,[],https://api.github.com/licenses/gpl-2.0
114,https://github.com/aiju/fpga64.git,2015-02-20 23:53:41+00:00,,0,aiju/fpga64,31091105,Verilog,fpga64,188,2,2021-09-28 17:42:06+00:00,[],None
115,https://github.com/tmatsuya/k7_connectivity_trd_2014.1.git,2014-11-29 16:21:09+00:00,k7_connectivity_trd_2014.1,2,tmatsuya/k7_connectivity_trd_2014.1,27307604,Verilog,k7_connectivity_trd_2014.1,35272,2,2022-03-26 04:33:42+00:00,[],None
116,https://github.com/jbeale1/Mojo.git,2015-03-02 06:52:07+00:00,code for Mojo Spartan-6 FPGA board,1,jbeale1/Mojo,31527190,Verilog,Mojo,112,2,2021-01-05 08:50:44+00:00,[],None
117,https://github.com/kristianpaul/tdc-core.git,2015-01-12 17:03:46+00:00,tdc core from ohwr with an small milkymist soc,1,kristianpaul/tdc-core,29146399,Verilog,tdc-core,1276,2,2024-04-09 12:23:07+00:00,[],None
118,https://github.com/marcossiu/Mojo_FPGA_control_servo.git,2014-11-24 06:52:00+00:00,,1,marcossiu/Mojo_FPGA_control_servo,27064477,Verilog,Mojo_FPGA_control_servo,328,2,2021-02-26 13:46:04+00:00,[],None
119,https://github.com/yitongding/EE141_Project.git,2014-10-28 02:26:43+00:00,,0,yitongding/EE141_Project,25849406,Verilog,EE141_Project,268,2,2021-03-10 06:43:07+00:00,[],None
120,https://github.com/jsloan256/titan_wiggle.git,2014-12-14 03:50:06+00:00,This is a simple Verilog project to validate the Titan PCI Express development card for the Lattice ECP5 FPGA,2,jsloan256/titan_wiggle,27982492,Verilog,titan_wiggle,272,2,2023-05-20 03:46:57+00:00,[],https://api.github.com/licenses/bsd-3-clause
121,https://github.com/zenaardvark/Verilog_Sample.git,2015-01-14 04:27:31+00:00,,1,zenaardvark/Verilog_Sample,29227168,Verilog,Verilog_Sample,96,2,2016-10-27 16:37:21+00:00,[],None
122,https://github.com/paulinev/laser_pinball.git,2014-11-16 22:03:48+00:00,6.111 final project 2014,0,paulinev/laser_pinball,26729641,Verilog,laser_pinball,188467,2,2023-12-17 12:42:13+00:00,[],None
123,https://github.com/kigawas/MipsCPU.git,2015-01-03 01:18:17+00:00,"A single cycle CPU running on Xilinx Spartan 6 XC6LX16-CS324, supporting 31 MIPS instructions.",1,kigawas/MipsCPU,28731400,Verilog,MipsCPU,18,2,2024-03-11 15:50:58+00:00,"['verilog', 'mips', 'educational-project']",https://api.github.com/licenses/apache-2.0
124,https://github.com/ckutlu/aes220-peak-counter.git,2014-11-09 21:00:28+00:00,A digital interface consisting of several peak counters for a project containing an x-ray sensor array.,0,ckutlu/aes220-peak-counter,26409012,Verilog,aes220-peak-counter,136,2,2018-07-29 16:56:18+00:00,[],None
125,https://github.com/depenic/RTL_examples.git,2015-02-07 06:45:47+00:00,HDL of everything,1,depenic/RTL_examples,30447946,Verilog,RTL_examples,75,2,2022-09-03 00:13:10+00:00,[],None
126,https://github.com/trialmost/TraLight.git,2014-12-13 02:36:23+00:00,Traffic light，十字路口交通灯，verilog,2,trialmost/TraLight,27946817,Verilog,TraLight,140,2,2023-12-27 16:45:17+00:00,[],None
127,https://github.com/mstram/M65C02A.git,2014-11-17 06:49:56+00:00,Microprogrammed 65C02 Processor Core (Verilog),0,mstram/M65C02A,26743970,Verilog,M65C02A,1635,2,2024-03-23 01:57:11+00:00,[],None
128,https://github.com/offlinemark/eece3324mips.git,2014-11-20 03:56:45+00:00,(Mini) MIPS ISA implementation.,1,offlinemark/eece3324mips,26894879,Verilog,eece3324mips,821,2,2023-06-29 17:14:46+00:00,[],None
129,https://github.com/1995parham/AlteraDE2-RS232.git,2015-01-25 19:49:24+00:00,RS232 Setup on AlteraDE2,0,1995parham/AlteraDE2-RS232,29828180,Verilog,AlteraDE2-RS232,43,2,2024-04-02 17:41:48+00:00,[],https://api.github.com/licenses/gpl-2.0
130,https://github.com/g2graman/CSC258-Project.git,2014-11-06 03:56:22+00:00,Where the final project for Francesco Gramano and Milind Shah of the Winter 2013 offering of CSC258H1 (Computer Organization) at the University of Toronto is hosted.,0,g2graman/CSC258-Project,26252980,Verilog,CSC258-Project,4812,2,2018-11-19 00:02:17+00:00,[],None
131,https://github.com/JakeDOD/ece473.git,2014-10-26 17:54:17+00:00,For sharing Quartus documents on the ECE 473 project.,0,JakeDOD/ece473,25784154,Verilog,ece473,732,2,2016-04-23 17:47:03+00:00,[],None
132,https://github.com/ashleyjr/VGA.git,2014-11-30 00:51:34+00:00,VGA video test for FPGA,2,ashleyjr/VGA,27320029,Verilog,VGA,8068,2,2024-03-18 08:36:51+00:00,[],None
133,https://github.com/NetFPGA10G-BK/ICAP_controller.git,2015-02-06 15:40:02+00:00,Include:,1,NetFPGA10G-BK/ICAP_controller,30419221,Verilog,ICAP_controller,212,2,2023-09-22 06:10:56+00:00,[],None
134,https://github.com/trialmost/Taximeter.git,2014-12-13 02:09:51+00:00,计程车计费器，verilog,0,trialmost/Taximeter,27946191,Verilog,Taximeter,136,2,2023-12-25 02:03:04+00:00,[],None
135,https://github.com/aiju/upscalhdl.git,2015-01-10 21:08:05+00:00,,0,aiju/upscalhdl,29071141,Verilog,upscalhdl,208,2,2023-01-15 19:19:04+00:00,[],None
136,https://github.com/LeChuck42/Atlys-SDR.git,2014-11-04 18:52:04+00:00,HDL for the FPGA on the Digilent Atlys Board,1,LeChuck42/Atlys-SDR,26183409,Verilog,Atlys-SDR,7886,2,2022-07-20 19:29:52+00:00,[],None
137,https://github.com/bdeloeste/Nexys-4-Temperature-Sensor--ADT-7420.git,2014-11-28 16:56:34+00:00,Displays temperature (in Celcius) on 7-segment display and on 640x480 display,4,bdeloeste/Nexys-4-Temperature-Sensor--ADT-7420,27275401,Verilog,Nexys-4-Temperature-Sensor--ADT-7420,180,2,2022-07-02 21:05:15+00:00,[],None
138,https://github.com/gajjanag/6111_Project.git,2014-10-17 15:45:52+00:00,MIT 6.111 (Digital Systems Laboratory) Project,1,gajjanag/6111_Project,25365177,Verilog,6111_Project,33004,2,2023-06-30 16:53:14+00:00,[],https://api.github.com/licenses/gpl-3.0
139,https://github.com/lewis6991/RISCy-Business.git,2015-02-06 11:04:46+00:00,MIPS32 Processor Implementation written in SystemVerilog,0,lewis6991/RISCy-Business,30408424,Verilog,RISCy-Business,2144,2,2023-01-28 07:18:24+00:00,[],None
140,https://github.com/aimarrod/PA-MIPS.git,2014-12-01 10:49:51+00:00,,0,aimarrod/PA-MIPS,27375066,Verilog,PA-MIPS,712,1,2015-02-10 15:02:33+00:00,[],None
141,https://github.com/andres-erbsen/sha3-verilog-mirror.git,2014-12-03 19:29:26+00:00,"Partial mirror of http://opencores.org/websvn,listing?repname=sha3&path=%2Fsha3%2Ftrunk%2F#path_sha3_trunk_ by Homer Hsing",0,andres-erbsen/sha3-verilog-mirror,27503797,Verilog,sha3-verilog-mirror,512,1,2021-12-25 19:27:17+00:00,[],https://api.github.com/licenses/apache-2.0
142,https://github.com/heshamelmatary/project-edge.git,2015-02-16 10:59:34+00:00,This is a complete SoC design built around MIPS core that's supporting MIPS-1 ISA. It has been completey designed from scratch by me part of my graduation project and has an opencore web-page.,1,heshamelmatary/project-edge,30864421,Verilog,project-edge,232,1,2017-03-08 07:36:52+00:00,[],None
143,https://github.com/CarlZhong2014/ESE.git,2014-12-23 01:16:43+00:00,verilog/Hspice,2,CarlZhong2014/ESE,28369359,Verilog,ESE,13649,1,2020-04-14 03:26:19+00:00,[],None
144,https://github.com/kjseefried/Viola.git,2015-01-09 19:13:20+00:00,Taking the load off libCello.,0,kjseefried/Viola,29031089,Verilog,Viola,73,1,2022-09-23 08:53:49+00:00,[],https://api.github.com/licenses/mit
145,https://github.com/q3k/q3kmips.git,2014-12-16 22:03:21+00:00,A toy MIPS pipelined CPU in Verilog.,0,q3k/q3kmips,28108725,Verilog,q3kmips,172,1,2017-03-14 02:30:07+00:00,[],https://api.github.com/licenses/bsd-2-clause
146,https://github.com/jsim253/PipelineCPU.git,2014-12-18 04:20:21+00:00,A Pipeline CPU that takes a set of instructions and executes tasks based off those instructions using the Altera DE2 Board and Verilog Hardware Description Language. I implemented a three stage Harvard architecture in Altera Quartus II and Altera Quartus Simulator.,0,jsim253/PipelineCPU,28168060,Verilog,PipelineCPU,136,1,2023-12-10 21:12:42+00:00,[],None
147,https://github.com/excsniper/tug_of_war.git,2015-02-05 15:40:53+00:00,ELEC3500 Tug of War source in Verilog,0,excsniper/tug_of_war,30363155,Verilog,tug_of_war,156,1,2024-04-06 13:01:25+00:00,[],None
148,https://github.com/j-marjanovic/rpi64-FPGA.git,2015-02-22 15:41:33+00:00,,1,j-marjanovic/rpi64-FPGA,31167842,Verilog,rpi64-FPGA,1204,1,2022-04-20 22:45:53+00:00,[],None
149,https://github.com/tanushreebansal/MIPS.git,2015-02-24 18:41:43+00:00,Multicycle datapath for MIPS architecture,0,tanushreebansal/MIPS,31275544,Verilog,MIPS,144,1,2017-12-18 02:24:55+00:00,[],None
150,https://github.com/tyly324/Amber-ARM-compatible-core.git,2015-02-01 19:23:47+00:00,"http://opencores.org/project,amber",2,tyly324/Amber-ARM-compatible-core,30156704,Verilog,Amber-ARM-compatible-core,19884,1,2017-04-16 00:44:17+00:00,[],None
151,https://github.com/zichaow/Pipeline-Processor.git,2014-12-19 14:35:47+00:00,,0,zichaow/Pipeline-Processor,28232773,Verilog,Pipeline-Processor,136,1,2023-01-28 20:13:37+00:00,[],None
152,https://github.com/jayant-sharma/xadc-artix7.git,2014-12-06 01:42:20+00:00,FPGA interface code for XADC module provided by Xilinx,2,jayant-sharma/xadc-artix7,27618063,Verilog,xadc-artix7,152,1,2021-06-05 00:16:55+00:00,[],None
153,https://github.com/zhangry868/MultiCycleCPU.git,2014-11-22 05:31:52+00:00,"A multi-cycle CPU design, Quartus platform, Verilog HDL",0,zhangry868/MultiCycleCPU,26989898,Verilog,MultiCycleCPU,38688,1,2018-06-24 11:03:44+00:00,[],https://api.github.com/licenses/gpl-3.0
154,https://github.com/nicosquare/digital_ii.git,2015-02-26 13:46:58+00:00,"Repository for ""Digital Electronics II"" UNAL",2,nicosquare/digital_ii,31369055,Verilog,digital_ii,67095,1,2018-12-30 10:47:51+00:00,[],None
155,https://github.com/LonghornEngineer/DE0_Drivers.git,2015-01-12 17:42:43+00:00,Drivers for Altera DE0 Development Board.,1,LonghornEngineer/DE0_Drivers,29148004,Verilog,DE0_Drivers,10764,1,2022-03-15 20:56:10+00:00,[],
156,https://github.com/elnx/ALU_4bit.git,2014-11-15 16:47:03+00:00,数字逻辑基础课程的项目作业，一个Verilog HDL编写的4位ALU。,1,elnx/ALU_4bit,26686307,Verilog,ALU_4bit,6907,1,2023-11-11 04:09:44+00:00,[],None
157,https://github.com/will-zegers/Nexy3-Async-Mem-Controller.git,2014-11-20 18:58:36+00:00,Verilog source for a controller for the Nexys3 using the asynchronous cellular RAM,0,will-zegers/Nexy3-Async-Mem-Controller,26927027,Verilog,Nexy3-Async-Mem-Controller,172,1,2022-05-27 23:19:49+00:00,[],None
158,https://github.com/lightsfury/W0RM.git,2015-01-05 03:20:51+00:00,Walnut Zero RISC Machine,0,lightsfury/W0RM,28795516,Verilog,W0RM,588,1,2015-05-05 20:42:31+00:00,[],None
159,https://github.com/HahahaVector/Ledmatrix_git.git,2015-02-26 11:15:55+00:00,,0,HahahaVector/Ledmatrix_git,31363612,Verilog,Ledmatrix_git,928,1,2015-02-27 16:34:43+00:00,[],None
160,https://github.com/wendlers/rcswitch-fpga.git,2015-02-05 20:55:24+00:00,RC Switch Send - Verilog Module to Operate 434MHz RC Switches,0,wendlers/rcswitch-fpga,30377948,Verilog,rcswitch-fpga,1068,1,2015-04-21 15:58:38+00:00,[],https://api.github.com/licenses/mit
161,https://github.com/zernexz/Pong-game-on-FPGA.git,2015-01-08 15:22:26+00:00,Verilog HDL Pong game on Xilinx FPGA over Serial RS232.,0,zernexz/Pong-game-on-FPGA,28971754,Verilog,Pong-game-on-FPGA,1476,1,2017-09-24 08:54:10+00:00,[],None
162,https://github.com/chiragsakhuja/gpu.git,2014-12-22 07:55:04+00:00,A simple GPU architecture designed for the Advanced Computer Architecture course (CS 350C).,0,chiragsakhuja/gpu,28329666,Verilog,gpu,176,1,2023-04-19 15:35:18+00:00,[],https://api.github.com/licenses/gpl-2.0
163,https://github.com/guimeira/fpg8.git,2014-12-11 02:00:11+00:00,Chip-8/S-Chip implementation in Verilog,0,guimeira/fpg8,27849404,Verilog,fpg8,3552,1,2018-08-28 20:59:51+00:00,[],None
164,https://github.com/avichalkaria/DDR2_Controller_Design.git,2015-02-08 04:57:22+00:00,Design and Synthesis of DDR2 Controller,2,avichalkaria/DDR2_Controller_Design,30481332,Verilog,DDR2_Controller_Design,136,1,2023-02-17 08:11:05+00:00,[],None
165,https://github.com/cielo-ee/TD4.git,2015-01-19 15:48:34+00:00,TD4 CPU with Verilog-HDL,0,cielo-ee/TD4,29478187,Verilog,TD4,252,1,2021-10-11 21:33:36+00:00,[],None
166,https://github.com/Sponk/mips86.git,2015-03-01 09:49:46+00:00,A MIPS32 compatible microprocessor.,0,Sponk/mips86,31492531,Verilog,mips86,300,1,2015-12-19 06:46:14+00:00,[],https://api.github.com/licenses/gpl-3.0
167,https://github.com/BU-EC551/ec551.git,2015-03-03 21:54:36+00:00,Sample Project structure,0,BU-EC551/ec551,31623519,Verilog,ec551,1,1,2021-05-16 23:43:12+00:00,[],None
168,https://github.com/Rutgers-FPGA-Projects/Music-Sampler.git,2014-10-21 15:48:28+00:00,Implementation of music sampler via (electronic drum set or keyboard).Use of the board's memory to send data to the audio codex on the DE2-115 Board to the board's audio output. ,5,Rutgers-FPGA-Projects/Music-Sampler,25531124,Verilog,Music-Sampler,434,1,2018-08-03 10:42:37+00:00,[],None
169,https://github.com/abolinsky/ten-band-equalizer.git,2014-12-25 13:08:08+00:00,"A ten-band stereo audio equalizer, written in verilog!",1,abolinsky/ten-band-equalizer,28481818,Verilog,ten-band-equalizer,132,1,2017-12-22 18:58:56+00:00,[],None
170,https://github.com/daemondazz/logilights.git,2014-12-28 14:44:35+00:00,Beaglebone Black / Logibone 32x32 RGB Panel Driver,0,daemondazz/logilights,28564022,Verilog,logilights,464,1,2018-12-06 07:06:29+00:00,[],None
171,https://github.com/kb000/bin2bcd.git,2014-11-18 16:44:23+00:00,Verilog module to convert binary to BCD (binary coded decimal).,0,kb000/bin2bcd,26819241,Verilog,bin2bcd,95,1,2023-04-26 11:34:29+00:00,[],None
172,https://github.com/johnwyz88/AudioPlayer.git,2014-11-15 17:19:39+00:00,Audio System written for my custom SOPC built for Altera DE2,0,johnwyz88/AudioPlayer,26687298,Verilog,AudioPlayer,12004,1,2019-12-23 09:13:36+00:00,[],None
173,https://github.com/garrettclay/mach_bluetooth.git,2015-01-04 00:34:41+00:00,,0,garrettclay/mach_bluetooth,28758756,Verilog,mach_bluetooth,100,1,2017-09-27 01:53:15+00:00,[],None
174,https://github.com/XUZMA/Libai.git,2014-10-24 06:13:07+00:00,Libai is a poet of Tang Dynasty. ,0,XUZMA/Libai,25674301,Verilog,Libai,2508,1,2014-10-24 06:37:09+00:00,[],None
175,https://github.com/XUZMA/Hanyu.git,2014-10-31 08:48:24+00:00,Hanyu is a politician and writer of The Tang Dynasty.,0,XUZMA/Hanyu,26008694,Verilog,Hanyu,2020,1,2014-11-01 12:56:28+00:00,[],None
176,https://github.com/avichalkaria/Multi_Clock_FIFO.git,2015-02-08 05:28:26+00:00,Double_Clock_FIFO,0,avichalkaria/Multi_Clock_FIFO,30481961,Verilog,Multi_Clock_FIFO,372,1,2022-06-23 21:03:50+00:00,[],None
177,https://github.com/MiPiPe/miCPU.git,2014-10-24 04:23:45+00:00,,0,MiPiPe/miCPU,25671486,Verilog,miCPU,1960,1,2017-05-02 04:13:22+00:00,[],None
178,https://github.com/nizarsd/nocrtl.git,2014-10-17 13:28:40+00:00,Network on Chip RTL in Verilog,3,nizarsd/nocrtl,25359369,Verilog,nocrtl,123567,1,2022-09-13 11:12:06+00:00,[],None
179,https://github.com/XUZMA/Sushi.git,2014-10-25 10:25:48+00:00,Sushi is a writer of The Northern Song Dynasty.,0,XUZMA/Sushi,25727692,Verilog,Sushi,4224,1,2014-10-28 02:06:13+00:00,[],None
180,https://github.com/demmys/dmips.git,2014-11-06 00:37:12+00:00,Original MIPS implementation in Verilog based on Tiny MIPS.,1,demmys/dmips,26246621,Verilog,dmips,128,1,2014-11-09 04:47:19+00:00,[],None
181,https://github.com/thuyangyu/pipelineCPU.git,2014-11-25 14:45:23+00:00,,0,thuyangyu/pipelineCPU,27130191,Verilog,pipelineCPU,25120,1,2016-08-01 05:37:41+00:00,[],None
182,https://github.com/knoxcv/287-Project.git,2014-11-18 02:08:46+00:00,Repository for final project,1,knoxcv/287-Project,26787590,Verilog,287-Project,618,1,2014-12-13 07:22:03+00:00,[],None
183,https://github.com/rockybulwinkle/laughing-tribble.git,2015-02-16 01:41:40+00:00,SDRAM controller,0,rockybulwinkle/laughing-tribble,30849586,Verilog,laughing-tribble,136,1,2022-04-17 20:26:46+00:00,[],None
184,https://github.com/fpacanowski/simple_cpu.git,2015-01-14 08:40:28+00:00,,0,fpacanowski/simple_cpu,29235038,Verilog,simple_cpu,152,1,2015-03-24 11:35:55+00:00,[],None
185,https://github.com/horia141/bachelor-thesis.git,2015-02-22 16:43:20+00:00,"Verilog designs for a minimalist CPU and assorted I/O devices. Also includes an assembler and a system builder, written in Haskell.",0,horia141/bachelor-thesis,31169996,Verilog,bachelor-thesis,25484,1,2018-04-21 18:21:24+00:00,[],https://api.github.com/licenses/mit
186,https://github.com/mabdh/control-unit-noise-cancellation-system.git,2014-11-19 16:58:07+00:00,Control unit for Noise Cancellation System. Built in Verilog.,3,mabdh/control-unit-noise-cancellation-system,26871636,Verilog,control-unit-noise-cancellation-system,3108,1,2022-01-29 22:53:07+00:00,[],None
187,https://github.com/vandanphadke/Cache.git,2014-11-16 12:47:38+00:00,"Computer Architecture project , group #22",3,vandanphadke/Cache,26713885,Verilog,Cache,284,1,2021-01-04 12:32:30+00:00,[],None
188,https://github.com/WindyCitySDR/uhd-e300-dev.git,2014-12-11 00:15:00+00:00,Temporary public repo for USRP E310 code. Will go away with official E310 release.,3,WindyCitySDR/uhd-e300-dev,27846148,Verilog,uhd-e300-dev,606205,1,2020-12-16 07:05:25+00:00,[],None
189,https://github.com/toyoshim/tvcl.git,2014-12-22 19:37:42+00:00,toyoshim's verilog common libraries,2,toyoshim/tvcl,28355581,Verilog,tvcl,332,1,2016-05-29 07:15:19+00:00,[],https://api.github.com/licenses/bsd-3-clause
190,https://github.com/smoe/optimal-golomb-ruler-verilog.git,2015-01-04 22:47:10+00:00,Verilog implementation to find Optimal Golomb Rulers (OGR) of any length.,0,smoe/optimal-golomb-ruler-verilog,28788520,Verilog,optimal-golomb-ruler-verilog,56,1,2020-01-08 17:25:20+00:00,[],None
191,https://github.com/XUZMA/Simaqian.git,2014-10-25 10:27:50+00:00,Simaqian is a historian of The Western Han Dynasty.,0,XUZMA/Simaqian,25727736,Verilog,Simaqian,516,1,2015-06-17 04:44:57+00:00,[],None
192,https://github.com/jayant-sharma/matrix.git,2015-02-13 17:12:59+00:00,"Hankel Matrix, matrix multiplication and inverse using Verilog ",0,jayant-sharma/matrix,30766706,Verilog,matrix,188,1,2016-04-29 22:04:53+00:00,[],https://api.github.com/licenses/unlicense
193,https://github.com/devil2015/ecc.git,2014-12-11 13:49:14+00:00,,1,devil2015/ecc,27873552,Verilog,ecc,1122,1,2015-01-31 00:50:13+00:00,[],None
194,https://github.com/lfelipev/Calc-in-verilog.git,2014-12-16 05:24:43+00:00,"Calculadora de 8 bits em Verilog que executa as operações de Soma e Subtração, usando uma ULA (Unidade de Lógica e Aritmétrica).",0,lfelipev/Calc-in-verilog,28071901,Verilog,Calc-in-verilog,636,1,2019-11-28 04:06:02+00:00,[],None
195,https://github.com/offlinemark/checksum.git,2014-11-21 06:49:18+00:00,Basic Internet checksum implementation.,4,offlinemark/checksum,26949009,Verilog,checksum,124,1,2023-06-05 06:54:52+00:00,[],None
196,https://github.com/Turbosim/turbosim.git,2014-10-24 11:58:05+00:00,Turbosim is simulation acceleration project written in verilog,1,Turbosim/turbosim,25686323,Verilog,turbosim,1968,1,2022-04-17 21:00:15+00:00,[],https://api.github.com/licenses/mit
197,https://github.com/raghup17/hwisa.git,2015-01-15 02:32:37+00:00,,0,raghup17/hwisa,29276928,Verilog,hwisa,168,1,2022-03-30 22:33:24+00:00,[],None
198,https://github.com/Elamaran/altera.git,2015-01-31 19:17:45+00:00,All my altera FPGA projects,2,Elamaran/altera,30123112,Verilog,altera,67672,1,2017-10-23 01:21:23+00:00,[],None
199,https://github.com/Armour/game-of-life-in-verilog.git,2015-02-02 02:08:57+00:00,Game of life ,2,Armour/game-of-life-in-verilog,30167288,Verilog,game-of-life-in-verilog,492,1,2018-06-18 09:07:01+00:00,[],None
200,https://github.com/idv-tech/I2C-Multiplexer.git,2015-01-04 02:33:59+00:00,Simple I2C Multiplexer IP on Verilog for Xilinx Vivado.,2,idv-tech/I2C-Multiplexer,28761306,Verilog,I2C-Multiplexer,16,1,2021-01-08 15:48:12+00:00,[],https://api.github.com/licenses/gpl-3.0
201,https://github.com/robjustinwagner/Programmable-Infinite-Impulse-Response-PIIR-Filter.git,2015-02-05 01:43:26+00:00,Engineered a digital signal processor in Verilog to implement a Programmable Infinite Impulse Response (PIIR) filter.,0,robjustinwagner/Programmable-Infinite-Impulse-Response-PIIR-Filter,30331730,Verilog,Programmable-Infinite-Impulse-Response-PIIR-Filter,544,1,2018-01-09 21:38:07+00:00,[],None
202,https://github.com/miamiasheep/nctu-dlab-99.git,2014-10-20 12:36:10+00:00,Digital Circuit Lab assignments for NCTU DCP2110.,0,miamiasheep/nctu-dlab-99,25465567,,nctu-dlab-99,1156,1,2023-02-05 08:41:08+00:00,[],https://api.github.com/licenses/gpl-3.0
203,https://github.com/LEAP-Core/leap-platforms-xupv5.git,2015-02-12 02:03:02+00:00,Xilinx XUPv5 platform support,0,LEAP-Core/leap-platforms-xupv5,30680425,Verilog,leap-platforms-xupv5,188,1,2016-02-26 02:02:49+00:00,[],None
204,https://github.com/danleaf/myVPN.git,2015-01-02 03:42:22+00:00,hook an applicaton's socket api and set its data transport in my vpn on windows,0,danleaf/myVPN,28702669,Verilog,myVPN,2404,1,2019-06-30 04:32:48+00:00,[],None
205,https://github.com/Panamo/TTCache.git,2015-03-01 15:24:55+00:00,Simple cache circuit in verilog,0,Panamo/TTCache,31500457,Verilog,TTCache,1996,1,2023-01-28 18:58:40+00:00,[],https://api.github.com/licenses/gpl-2.0
206,https://github.com/jdesa/Chordination.git,2014-11-07 03:45:15+00:00,6.111 Final Project 2014. Hear harmonization for your improv in real time generated by your FPGA.,0,jdesa/Chordination,26302629,Verilog,Chordination,120,1,2023-08-19 17:06:52+00:00,[],None
207,https://github.com/jackgopack4/xilinx-xylophone.git,2015-01-28 00:15:52+00:00,ECE554 Projects Repository,0,jackgopack4/xilinx-xylophone,29942075,Verilog,xilinx-xylophone,5956,1,2020-07-06 06:25:16+00:00,[],None
208,https://github.com/CarrieCramer/ALU_REG.git,2014-10-20 04:13:52+00:00,Verilog ALU & Output Register,1,CarrieCramer/ALU_REG,25450458,Verilog,ALU_REG,104,1,2023-10-24 05:41:29+00:00,[],None
209,https://github.com/Kyhu/wsw-neuro.git,2014-10-17 19:19:34+00:00,,0,Kyhu/wsw-neuro,25373404,Verilog,wsw-neuro,180872,1,2017-03-02 07:54:16+00:00,[],None
210,https://github.com/marcossiu/FPGA_control_servo_alpha.git,2014-11-24 07:22:23+00:00,FPGA_control_servo_version_alpha,1,marcossiu/FPGA_control_servo_alpha,27065306,Verilog,FPGA_control_servo_alpha,104,1,2019-08-29 22:09:10+00:00,[],None
211,https://github.com/wtfuzz/epiphany_altera.git,2014-11-29 06:21:34+00:00,Epiphany/Parallella eLink interface on Altera FPGAs,0,wtfuzz/epiphany_altera,27293461,Verilog,epiphany_altera,568,1,2014-12-07 18:31:51+00:00,[],None
212,https://github.com/hellokenlee/CPUdesign.git,2014-12-27 04:21:36+00:00,16bit cpu with RISC,0,hellokenlee/CPUdesign,28528437,Verilog,CPUdesign,3268,1,2023-05-04 07:02:50+00:00,[],None
213,https://github.com/anirudt/sim-verilog.git,2014-11-18 06:51:35+00:00,Learning Verilog using Icarus Verilog,0,anirudt/sim-verilog,26796070,Verilog,sim-verilog,272,1,2022-06-09 23:43:33+00:00,[],None
214,https://github.com/lAmCarl/bdel_and_dfr_processor.git,2014-12-03 00:24:36+00:00,,0,lAmCarl/bdel_and_dfr_processor,27460796,Verilog,bdel_and_dfr_processor,188,1,2014-12-05 00:58:19+00:00,[],None
215,https://github.com/ChanderG/Processor.git,2014-11-17 12:24:18+00:00,RISC like processor implemented for FPGA in Verilog,0,ChanderG/Processor,26755472,Verilog,Processor,148,1,2015-06-24 18:39:41+00:00,[],None
216,https://github.com/patrickgo29/Accumulator.git,2015-02-10 05:24:30+00:00,Accumulator in Verilog HDL,1,patrickgo29/Accumulator,30576480,Verilog,Accumulator,132,1,2018-06-04 18:45:35+00:00,[],None
217,https://github.com/harveyc95/ECE241-Final-Project.git,2015-02-02 06:03:10+00:00,ECE241 Final project:,0,harveyc95/ECE241-Final-Project,30173485,Verilog,ECE241-Final-Project,10744,1,2018-11-06 03:27:04+00:00,[],None
218,https://github.com/andres-erbsen/chacha20-verilog.git,2014-11-03 19:28:33+00:00,A Verilog implementation of ChaCha20,0,andres-erbsen/chacha20-verilog,26134861,Verilog,chacha20-verilog,132,1,2024-02-17 09:23:44+00:00,[],None
219,https://github.com/Syn-Flow/HardwareSwitchFPGA.git,2015-01-30 04:38:13+00:00,HardwareSwitch of SynFlow based on FPGA,0,Syn-Flow/HardwareSwitchFPGA,30056417,Verilog,HardwareSwitchFPGA,180,1,2020-05-22 07:43:53+00:00,[],None
220,https://github.com/allenlnx/ECC.git,2014-12-01 11:44:37+00:00,ecc source code based on aes,1,allenlnx/ECC,27376923,Verilog,ECC,1331,1,2015-12-21 07:33:08+00:00,[],None
221,https://github.com/mwadnan/fpga-based-pwr-elec-emulator.git,2014-12-29 20:59:47+00:00,"Firmware and Software for Emulator/Controller for generic Switched Power Electronic Systems, based on Xilinx ISE tools and Lattice LM32 softcore cpu ipcore",0,mwadnan/fpga-based-pwr-elec-emulator,28606281,Verilog,fpga-based-pwr-elec-emulator,1140,1,2017-09-24 12:04:56+00:00,[],None
222,https://github.com/crwilcox/University-of-Wisconsin-Undergraduate-Projects.git,2015-01-31 05:39:56+00:00,"Started On: September 1, 2007  This is a folder with the code I wrote while taking classes at the  University of Wisconsin from the year 2007 to 2012.",0,crwilcox/University-of-Wisconsin-Undergraduate-Projects,30103612,Verilog,University-of-Wisconsin-Undergraduate-Projects,11959,1,2016-07-08 09:09:09+00:00,[],None
223,https://github.com/niletronics/MSD2014.git,2014-11-20 00:21:23+00:00,MSD Project Work Cache coherence protocol,1,niletronics/MSD2014,26888157,Verilog,MSD2014,404,1,2018-04-05 11:14:29+00:00,[],None
224,https://github.com/shengyushen/compsyn.git,2014-11-27 14:29:45+00:00,,0,shengyushen/compsyn,27228789,Verilog,compsyn,70210,1,2022-05-31 18:29:22+00:00,[],None
225,https://github.com/miyukki/spartan-3an-vga.git,2014-11-15 05:11:10+00:00,,0,miyukki/spartan-3an-vga,26670076,Verilog,spartan-3an-vga,1188,1,2017-10-23 15:27:50+00:00,[],https://api.github.com/licenses/mit
226,https://github.com/mwswartwout/EECS318.git,2014-12-02 00:17:08+00:00,"Project files for EECS318 - VLSI/CAD at CWRU, Fall '14",1,mwswartwout/EECS318,27406817,Verilog,EECS318,9004,1,2022-04-30 00:23:56+00:00,[],https://api.github.com/licenses/mit
227,https://github.com/xfguo/xdom_pulse_sender.git,2015-02-04 13:44:51+00:00,Send a pulse from one domain to another timing domain.,0,xfguo/xdom_pulse_sender,30300690,Verilog,xdom_pulse_sender,124,1,2022-04-19 23:32:08+00:00,[],https://api.github.com/licenses/lgpl-3.0
228,https://github.com/jacobkingery/CA14Project.git,2014-12-06 17:30:56+00:00,Computer Architecture Final Project,0,jacobkingery/CA14Project,27642608,Verilog,CA14Project,3372,1,2014-12-16 08:04:43+00:00,[],None
229,https://github.com/jeff-grindel/jeff-grindel.github.io.git,2014-11-29 19:49:04+00:00,Website,0,jeff-grindel/jeff-grindel.github.io,27313155,Verilog,jeff-grindel.github.io,37232,1,2019-08-31 06:54:28+00:00,[],None
230,https://github.com/howardpang28/verilog.git,2014-11-18 03:59:15+00:00,Digital Design Archive,0,howardpang28/verilog,26791116,Verilog,verilog,120,1,2015-10-01 15:41:18+00:00,[],None
231,https://github.com/Styxx/ECE153B-W14.git,2015-01-25 06:32:24+00:00,"Hardware/Software Interfaces - C, Verilog",0,Styxx/ECE153B-W14,29805403,Verilog,ECE153B-W14,3037,1,2019-02-24 21:18:05+00:00,[],None
232,https://github.com/VCL1004/FPGA-DE2.git,2015-02-24 02:20:03+00:00,FPGA Design with Altera® DE2 Development and Education Board,0,VCL1004/FPGA-DE2,31241051,Verilog,FPGA-DE2,9000,0,2015-03-05 03:33:20+00:00,[],None
233,https://github.com/the-snowwhite/HolosynthIII.git,2015-03-02 00:20:04+00:00,2. 3. revision of Holosynth migrated from Bitbucket for maintanance,0,the-snowwhite/HolosynthIII,31516362,Verilog,HolosynthIII,19208,0,2015-08-02 02:04:51+00:00,[],None
234,https://github.com/aluBhortaDal/ece241-final.git,2014-11-10 04:08:09+00:00,,0,aluBhortaDal/ece241-final,26420460,Verilog,ece241-final,17580,0,2015-01-14 05:43:22+00:00,[],None
235,https://github.com/Johnyzheng/ECE352_Final_Project.git,2014-11-24 00:12:47+00:00,,0,Johnyzheng/ECE352_Final_Project,27053583,Verilog,ECE352_Final_Project,8316,0,2014-11-24 00:14:31+00:00,[],None
236,https://github.com/patrickgo29/Ripple-Carry-Adder.git,2015-02-11 00:07:52+00:00,A Binary Ripple Carry adder using bottom-up design. ,0,patrickgo29/Ripple-Carry-Adder,30621517,Verilog,Ripple-Carry-Adder,4364,0,2016-03-03 21:19:18+00:00,[],None
237,https://github.com/dalongxia/I2C_Slave.git,2015-02-12 14:23:07+00:00,I2C Slave design using verilogHDL,0,dalongxia/I2C_Slave,30705831,Verilog,I2C_Slave,424,0,2015-02-13 09:00:17+00:00,[],None
238,https://github.com/mayanez/Eskimo-Farm.git,2015-03-03 23:59:57+00:00,w4840 Embedded Systems Project,1,mayanez/Eskimo-Farm,31628232,Verilog,Eskimo-Farm,6650,0,2015-05-17 11:23:35+00:00,[],None
239,https://github.com/cclaibryan/mTimer.git,2014-12-27 03:27:23+00:00,,0,cclaibryan/mTimer,28527530,Verilog,mTimer,132,0,2014-12-27 03:31:14+00:00,[],None
240,https://github.com/dewited/Bouncing-ball.git,2015-01-09 22:48:28+00:00,,0,dewited/Bouncing-ball,29038838,Verilog,Bouncing-ball,132,0,2015-01-10 21:14:05+00:00,[],None
241,https://github.com/lunch5537/test.git,2015-01-09 20:00:03+00:00,test,0,lunch5537/test,29032929,Verilog,test,136,0,2015-01-09 20:25:21+00:00,[],None
242,https://github.com/intellisaf/MyParallellaProj.git,2014-12-10 18:45:14+00:00,,0,intellisaf/MyParallellaProj,27834175,Verilog,MyParallellaProj,144,0,2014-12-10 19:49:49+00:00,[],None
243,https://github.com/RationalAsh/random-verilog-modules.git,2014-10-20 17:05:10+00:00,A collection of random verilog modules that I created.,0,RationalAsh/random-verilog-modules,25476957,Verilog,random-verilog-modules,120,0,2014-10-20 17:06:29+00:00,[],None
244,https://github.com/paulbendixen/lx9_microboard.git,2014-11-14 20:13:07+00:00,FuseSoC port for LX9 Microboard,0,paulbendixen/lx9_microboard,26655625,Verilog,lx9_microboard,140,0,2021-04-29 21:12:31+00:00,[],None
245,https://github.com/trialmost/VgaDisplay.git,2014-11-23 04:02:20+00:00,"verilog,vga",0,trialmost/VgaDisplay,27021475,Verilog,VgaDisplay,152,0,2014-12-10 02:36:44+00:00,[],None
246,https://github.com/Alnyli07/CSE331-Computer-Organization.git,2015-01-23 13:40:17+00:00,,1,Alnyli07/CSE331-Computer-Organization,29733996,Verilog,CSE331-Computer-Organization,15516,0,2015-01-23 13:40:20+00:00,[],None
247,https://github.com/dagna/Annoying-Maze.git,2014-11-13 16:24:08+00:00,a maze game designed for Altera's DE2 board,0,dagna/Annoying-Maze,26596586,Verilog,Annoying-Maze,1704,0,2014-11-28 16:34:50+00:00,[],None
248,https://github.com/miyukki/spartan-3an-playing.git,2014-11-13 09:44:02+00:00,,0,miyukki/spartan-3an-playing,26581057,Verilog,spartan-3an-playing,188,0,2014-11-13 09:54:37+00:00,[],https://api.github.com/licenses/mit
249,https://github.com/jefg89/proyecto_final_prototipado.git,2014-11-13 20:47:49+00:00,Proyecto Final Prototipado en FPGA,0,jefg89/proyecto_final_prototipado,26607267,Verilog,proyecto_final_prototipado,114364,0,2014-12-04 23:38:04+00:00,[],https://api.github.com/licenses/gpl-2.0
250,https://github.com/yuany12/mac-gs.git,2014-12-05 14:00:08+00:00,,0,yuany12/mac-gs,27593851,Verilog,mac-gs,28700,0,2014-12-05 17:20:40+00:00,[],None
251,https://github.com/edo248/procik-x1.git,2014-12-09 12:38:23+00:00,A Simple Single-stage processor,0,edo248/procik-x1,27765875,Verilog,procik-x1,152,0,2014-12-14 12:30:24+00:00,[],None
252,https://github.com/adamyedidia/6111phone.git,2014-11-07 00:07:27+00:00,,0,adamyedidia/6111phone,26296013,Verilog,6111phone,132,0,2014-11-18 23:50:46+00:00,[],None
253,https://github.com/prabhucb/VLSI.git,2014-11-17 08:56:58+00:00,VLSI Projects,0,prabhucb/VLSI,26748473,Verilog,VLSI,3648,0,2018-01-21 19:44:06+00:00,[],None
254,https://github.com/yanqilee/VGAPong.git,2014-12-03 23:24:03+00:00,Pong Game,0,yanqilee/VGAPong,27512919,Verilog,VGAPong,1609,0,2016-01-23 02:14:29+00:00,[],None
255,https://github.com/pengwubj/mesh_16.git,2014-11-14 08:17:05+00:00,electrical/optical  network on chip ,1,pengwubj/mesh_16,26629005,Verilog,mesh_16,187,0,2017-05-26 03:52:43+00:00,[],
256,https://github.com/GitDK42/ECE287_Project.git,2014-11-16 21:47:27+00:00,Repository for ECE 287 Final Project,1,GitDK42/ECE287_Project,26729164,Verilog,ECE287_Project,1705,0,2014-12-13 07:59:27+00:00,[],None
257,https://github.com/tianyiswork/UofT_CSC258_Computer_Organization.git,2014-11-28 06:11:38+00:00,Prelabs,0,tianyiswork/UofT_CSC258_Computer_Organization,27254085,Verilog,UofT_CSC258_Computer_Organization,16789,0,2021-09-22 22:46:32+00:00,[],None
258,https://github.com/luooove/Clock_myborad.git,2015-01-24 12:57:56+00:00,,0,luooove/Clock_myborad,29776551,Verilog,Clock_myborad,1600,0,2015-01-24 15:06:28+00:00,[],None
259,https://github.com/Data-Stream-Compression-Encryption/compression.git,2015-01-27 20:14:52+00:00,,0,Data-Stream-Compression-Encryption/compression,29932846,Verilog,compression,9576,0,2015-04-02 17:18:39+00:00,[],None
260,https://github.com/iskwa/study-fpga-xilinx.git,2015-02-11 09:59:30+00:00,,0,iskwa/study-fpga-xilinx,30641557,Verilog,study-fpga-xilinx,120,0,2015-02-15 05:06:20+00:00,[],None
261,https://github.com/treywashington/CS3220Project1.git,2015-02-08 22:28:50+00:00,,0,treywashington/CS3220Project1,30508371,Verilog,CS3220Project1,3016,0,2023-01-28 18:50:14+00:00,[],None
262,https://github.com/chopyk/final.git,2014-12-12 19:17:58+00:00,project,0,chopyk/final,27934500,Verilog,final,8908,0,2014-12-12 19:20:48+00:00,[],None
263,https://github.com/z-york/MiniProject2.git,2015-02-04 00:05:13+00:00,,0,z-york/MiniProject2,30271682,Verilog,MiniProject2,156,0,2015-02-10 21:53:47+00:00,[],None
264,https://github.com/UCDTeamBo/Lab-4.git,2015-02-04 01:07:05+00:00,,0,UCDTeamBo/Lab-4,30273727,Verilog,Lab-4,136,0,2023-11-07 12:39:04+00:00,[],None
265,https://github.com/ecalfonso/EEC181_Lab2.git,2015-02-16 00:35:58+00:00,We attempt to create an interface between the DE1-SoC and the HPS chip,0,ecalfonso/EEC181_Lab2,30847942,Verilog,EEC181_Lab2,124,0,2015-02-16 01:19:13+00:00,[],None
266,https://github.com/mgarciad-zz/icom4215.git,2015-02-19 19:40:35+00:00,Computer Architecture Project (Spring 2015): MIPS-Based Processor in Verilog,2,mgarciad-zz/icom4215,31033121,Verilog,icom4215,204,0,2015-05-19 21:38:57+00:00,[],None
267,https://github.com/albert-magyar/riscv-soft.git,2015-01-22 23:00:22+00:00,,0,albert-magyar/riscv-soft,29704872,Verilog,riscv-soft,144,0,2015-01-28 05:49:58+00:00,[],None
268,https://github.com/qiuzou/nysa_saya.git,2014-11-01 04:09:43+00:00,,0,qiuzou/nysa_saya,26041415,Verilog,nysa_saya,152,0,2014-11-01 04:10:41+00:00,[],https://api.github.com/licenses/mit
269,https://github.com/harsh376/verilogProject.git,2014-10-24 01:09:16+00:00,,0,harsh376/verilogProject,25665146,Verilog,verilogProject,53868,0,2014-10-24 01:14:58+00:00,[],None
270,https://github.com/NickBrood/ECE473Project.git,2014-10-25 16:46:22+00:00,Processrrrrrrrr,0,NickBrood/ECE473Project,25738591,Verilog,ECE473Project,128124,0,2014-12-15 02:54:33+00:00,[],None
271,https://github.com/alankarkotwal/lca-processor.git,2014-11-08 17:59:56+00:00,Verilog code for a pipelined RISC processor using the Little Computer Architecture,1,alankarkotwal/lca-processor,26369190,Verilog,lca-processor,3452,0,2014-12-30 14:37:27+00:00,[],https://api.github.com/licenses/gpl-2.0
272,https://github.com/agsimeonov/cse341.git,2015-03-01 05:18:31+00:00,CSE 341 - Computer Organization,0,agsimeonov/cse341,31487659,Verilog,cse341,116,0,2015-03-01 05:19:32+00:00,[],None
273,https://github.com/hosoken/vme_gpio.git,2014-12-05 10:30:57+00:00,"FPGA, CPLD codes for the VME GP-IO module",0,hosoken/vme_gpio,27586574,Verilog,vme_gpio,324,0,2016-03-30 04:10:18+00:00,[],None
274,https://github.com/MarcoBarone/Maquina-de-Estado-Verilog.git,2014-12-07 00:46:33+00:00,,0,MarcoBarone/Maquina-de-Estado-Verilog,27654620,Verilog,Maquina-de-Estado-Verilog,116,0,2014-12-07 12:48:59+00:00,[],None
275,https://github.com/sonicyang/CO_LAB6.git,2014-12-24 11:21:16+00:00,,1,sonicyang/CO_LAB6,28446736,Verilog,CO_LAB6,27912,0,2014-12-24 11:28:40+00:00,[],None
276,https://github.com/b12mihai/bcd_adder.git,2015-01-11 17:41:40+00:00,SA-VLSI project: BCD adder in Verilog,0,b12mihai/bcd_adder,29099922,Verilog,bcd_adder,244,0,2015-01-22 06:27:19+00:00,[],None
277,https://github.com/allen94/CPU_design.git,2014-12-28 08:41:41+00:00,MIPS_CPU_design(pipeline),0,allen94/CPU_design,28557568,Verilog,CPU_design,104,0,2014-12-28 09:53:28+00:00,[],None
278,https://github.com/hubgit122/VerilogSyntaxAnalyse.git,2014-11-24 10:44:55+00:00,,0,hubgit122/VerilogSyntaxAnalyse,27071685,Verilog,VerilogSyntaxAnalyse,108,0,2014-11-24 10:45:18+00:00,[],None
279,https://github.com/mikecat/tekito_processing_unit.git,2014-11-18 13:42:56+00:00,Something like a CPU,0,mikecat/tekito_processing_unit,26810994,Verilog,tekito_processing_unit,164,0,2014-11-21 15:33:10+00:00,[],None
280,https://github.com/saitronics/Sai_MSD2014.git,2014-11-20 18:45:48+00:00,Sai's codes for MSD Project 2014,0,saitronics/Sai_MSD2014,26926515,Verilog,Sai_MSD2014,132,0,2014-11-23 08:16:46+00:00,[],None
281,https://github.com/domarps/MIPS_HDL_Implementation.git,2014-12-10 13:12:01+00:00,,0,domarps/MIPS_HDL_Implementation,27820422,Verilog,MIPS_HDL_Implementation,132,0,2014-12-10 13:30:18+00:00,[],None
282,https://github.com/lavincio/ultrasound_parking.git,2015-01-07 06:52:54+00:00,FPGA and ultrasound to create car backup system,1,lavincio/ultrasound_parking,28902495,Verilog,ultrasound_parking,152,0,2015-01-07 06:57:57+00:00,[],None
283,https://github.com/estebandres/ARQ_TPF_ALU.git,2015-03-04 21:24:36+00:00,Implementación en verilog de la unidad aritmético lógica (ALU) para el trabajo práctico final de la asignatura Arquitectura de Computadoras.,0,estebandres/ARQ_TPF_ALU,31680635,Verilog,ARQ_TPF_ALU,136,0,2015-03-04 21:27:24+00:00,[],None
284,https://github.com/bobbi33/sram_VERILOG.git,2014-11-21 20:49:38+00:00,"not on board, using reg",1,bobbi33/sram_VERILOG,26977367,Verilog,sram_VERILOG,124,0,2014-11-25 15:33:58+00:00,[],None
285,https://github.com/mkukar/EE254_final_project_mkukar.git,2014-11-28 07:01:18+00:00,,0,mkukar/EE254_final_project_mkukar,27255467,Verilog,EE254_final_project_mkukar,320,0,2014-11-28 07:31:55+00:00,[],None
286,https://github.com/dan-olsen/ECE524.git,2015-02-03 16:02:40+00:00,Synthesis and Verification of Digital Circuits,0,dan-olsen/ECE524,30251155,Verilog,ECE524,7156,0,2015-05-08 00:08:40+00:00,[],None
287,https://github.com/idaho777/Project3Pipeline.git,2014-11-05 00:10:37+00:00,,0,idaho777/Project3Pipeline,26194868,Verilog,Project3Pipeline,17176,0,2016-02-27 22:49:17+00:00,[],None
288,https://github.com/yunhsincynthiachen/CompArchFPGAPianoFinal.git,2014-12-08 02:44:30+00:00,"Final Project Repository for Computer Architecture Fall 2014: Casey, Cynthia, Mika, NItya, Zoher",0,yunhsincynthiachen/CompArchFPGAPianoFinal,27694597,Verilog,CompArchFPGAPianoFinal,3012,0,2014-12-19 04:21:25+00:00,[],None
289,https://github.com/MentalMegalodon/MarkMusic.git,2014-12-11 08:44:30+00:00,A project for making my FPGA board (Cyclone V) play encoded sheet music.,0,MentalMegalodon/MarkMusic,27861999,Verilog,MarkMusic,22256,0,2014-12-11 08:50:11+00:00,[],None
290,https://github.com/yuany12/mac-4ce255f62f1bb7056b73a762c2c42f3276f75a89.git,2014-12-06 02:37:54+00:00,,0,yuany12/mac-4ce255f62f1bb7056b73a762c2c42f3276f75a89,27619535,Verilog,mac-4ce255f62f1bb7056b73a762c2c42f3276f75a89,47540,0,2014-12-06 11:09:18+00:00,[],None
291,https://github.com/excelgum/Brick-Breaker-in-Verilog.git,2015-01-07 06:15:20+00:00,"A clone of the famous game ""Breakout"", implemented to run on a DE2 fpga board. Coded in the Quartus II software.",0,excelgum/Brick-Breaker-in-Verilog,28901304,Verilog,Brick-Breaker-in-Verilog,2628,0,2019-03-22 22:13:27+00:00,[],None
292,https://github.com/james-tate/digital-system-design.git,2015-01-07 13:08:33+00:00,Projects from my fall 2014 Digital System Design class,2,james-tate/digital-system-design,28914834,Verilog,digital-system-design,22867,0,2017-06-17 23:56:42+00:00,[],https://api.github.com/licenses/gpl-2.0
293,https://github.com/Moksas/2008-University-College-IC-Design-Contest-FPGA-Design-Category.git,2015-01-23 07:04:19+00:00,,1,Moksas/2008-University-College-IC-Design-Contest-FPGA-Design-Category,29721047,Verilog,2008-University-College-IC-Design-Contest-FPGA-Design-Category,120,0,2015-01-23 07:09:38+00:00,[],None
294,https://github.com/ashleyjr/MLH.git,2015-01-19 22:12:31+00:00,,0,ashleyjr/MLH,29499251,Verilog,MLH,18076,0,2015-10-24 10:10:15+00:00,[],None
295,https://github.com/oboiratti/candy_vending_machine.git,2014-11-18 02:40:32+00:00,,0,oboiratti/candy_vending_machine,26788649,Verilog,candy_vending_machine,344,0,2014-12-22 05:02:08+00:00,[],None
296,https://github.com/bodnartibi/Diplomaterv.git,2015-02-16 23:06:52+00:00,Diplomaterv,0,bodnartibi/Diplomaterv,30893129,Verilog,Diplomaterv,250,0,2015-11-19 23:59:45+00:00,[],None
297,https://github.com/cjm721/CSSE-232-Work.git,2015-01-30 14:48:50+00:00,,0,cjm721/CSSE-232-Work,30076144,Verilog,CSSE-232-Work,4452,0,2015-01-30 17:40:59+00:00,[],None
298,https://github.com/ronniefro/ece552_phase2.git,2014-12-04 03:16:18+00:00,,0,ronniefro/ece552_phase2,27520822,Verilog,ece552_phase2,124,0,2014-12-04 03:20:02+00:00,[],None
299,https://github.com/bdeloeste/VGA-multi-color-display.git,2014-11-24 05:30:20+00:00,12-bit resolution RGB colors display,1,bdeloeste/VGA-multi-color-display,27062206,Verilog,VGA-multi-color-display,433,0,2014-11-29 02:56:52+00:00,[],None
300,https://github.com/WsclauW/CMPE264.git,2014-12-08 21:16:57+00:00,,0,WsclauW/CMPE264,27735638,Verilog,CMPE264,184,0,2018-02-23 22:12:43+00:00,[],https://api.github.com/licenses/gpl-2.0
301,https://github.com/elnx/ACC_4bit.git,2014-12-03 15:15:48+00:00,An accumulator built on my alu_4bit,0,elnx/ACC_4bit,27493010,Verilog,ACC_4bit,6996,0,2014-12-03 15:32:28+00:00,[],None
302,https://github.com/manchii/LabCorto1.git,2015-02-28 22:47:45+00:00,Código fuente del diseño del primer laboratorio corto del curso lab. de diseño de sistemas digitales del ITCR,1,manchii/LabCorto1,31479484,Verilog,LabCorto1,323,0,2015-03-14 08:05:29+00:00,[],None
303,https://github.com/heshamelmatary/Buffer.git,2015-02-27 14:01:53+00:00,This is just a buffer to move some personal stuff around. Ignore it as it most likely wouldn't make any sense to you.,1,heshamelmatary/Buffer,31421748,Verilog,Buffer,140,0,2015-02-27 14:25:42+00:00,[],None
304,https://github.com/legokichi/verilog_sandbox.git,2015-03-02 03:13:57+00:00,,0,legokichi/verilog_sandbox,31521331,Verilog,verilog_sandbox,124,0,2015-11-03 03:16:09+00:00,[],None
305,https://github.com/qq7221742/FPGA-Design.git,2014-12-26 11:26:20+00:00,"The fpga design for my damn digital testing course, and the first try on the verilog language",0,qq7221742/FPGA-Design,28508993,Verilog,FPGA-Design,156,0,2016-01-24 15:46:57+00:00,[],None
306,https://github.com/aaronbytes/Lab_1_Review.git,2015-01-12 23:21:16+00:00,Xilinx Tutorial,0,aaronbytes/Lab_1_Review,29162288,Verilog,Lab_1_Review,124,0,2015-01-13 00:54:31+00:00,[],None
307,https://github.com/Commander-Cool/VerilogLoginSystem.git,2015-01-10 22:04:31+00:00,An authentication system using Verilog for the Altera DE2 board,0,Commander-Cool/VerilogLoginSystem,29072644,Verilog,VerilogLoginSystem,136,0,2015-01-10 22:06:35+00:00,[],None
308,https://github.com/alicanozer/CSE331-Computer-Organization.git,2015-01-01 00:26:29+00:00,,0,alicanozer/CSE331-Computer-Organization,28677831,Verilog,CSE331-Computer-Organization,15516,0,2017-11-02 06:03:12+00:00,[],None
309,https://github.com/clp510/vfpu_v2.git,2014-12-14 07:20:06+00:00,,0,clp510/vfpu_v2,27986945,Verilog,vfpu_v2,4368,0,2015-03-16 09:03:25+00:00,[],None
310,https://github.com/teiche/ee431.git,2014-11-16 21:55:42+00:00,,0,teiche/ee431,26729398,Verilog,ee431,172,0,2014-11-30 03:26:40+00:00,[],None
311,https://github.com/DanMaklen/CirBox.git,2015-03-04 19:38:32+00:00,Digital II Project 1.,0,DanMaklen/CirBox,31676043,Verilog,CirBox,684,0,2015-03-22 21:35:07+00:00,[],None
312,https://github.com/mufeng-ck/FPGA.git,2014-12-03 10:42:49+00:00,FPFA designs,0,mufeng-ck/FPGA,27482242,Verilog,FPGA,116,0,2014-12-03 12:24:53+00:00,[],None
313,https://github.com/SoftwareDefinedBuildings/edxcel.git,2014-11-22 22:41:34+00:00,,0,SoftwareDefinedBuildings/edxcel,27014955,Verilog,edxcel,1140,0,2014-11-25 22:20:08+00:00,[],None
314,https://github.com/pbrit/altera-fpga-workshop.git,2014-12-09 08:42:56+00:00,Various projects for Altera FPGA Cyclone IV,0,pbrit/altera-fpga-workshop,27757417,Verilog,altera-fpga-workshop,120,0,2014-12-09 08:43:10+00:00,[],None
315,https://github.com/andres-erbsen/verilog-dumbserial.git,2014-11-25 20:05:54+00:00,,0,andres-erbsen/verilog-dumbserial,27143744,Verilog,verilog-dumbserial,152,0,2021-12-25 19:27:18+00:00,[],None
316,https://github.com/Nrpickle/ECE272.git,2014-12-02 23:09:01+00:00,This is a repo for my ECE272 code (Digital Logic Design Lab). Taken W14 at OSU.,0,Nrpickle/ECE272,27458206,Verilog,ECE272,2160,0,2015-01-27 21:10:03+00:00,[],https://api.github.com/licenses/mit
317,https://github.com/trebawa/FPGAuto-Tune.git,2014-12-02 20:22:30+00:00,,0,trebawa/FPGAuto-Tune,27451641,Verilog,FPGAuto-Tune,13684,0,2014-12-08 22:09:17+00:00,[],None
318,https://github.com/dhalp/Digital-Logic.git,2014-12-04 20:32:35+00:00,Some Verilog Files from my Digital Logic Course,0,dhalp/Digital-Logic,27558766,Verilog,Digital-Logic,100,0,2014-12-04 20:34:14+00:00,[],None
319,https://github.com/fishinsea/morse-code-encoder.git,2014-11-22 02:11:26+00:00,Sample morse encoder using verilog for Altera DE2 board,0,fishinsea/morse-code-encoder,26985769,Verilog,morse-code-encoder,144,0,2014-11-22 02:24:43+00:00,[],None
320,https://github.com/benkahle/CompArch_mp3.git,2014-11-22 01:10:52+00:00,,0,benkahle/CompArch_mp3,26984526,Verilog,CompArch_mp3,10336,0,2014-12-05 04:25:16+00:00,[],None
321,https://github.com/SabinaS/eecs4340.git,2014-11-18 01:16:16+00:00,Hardware Project,0,SabinaS/eecs4340,26785810,Verilog,eecs4340,106167,0,2021-06-10 01:50:22+00:00,[],None
322,https://github.com/gitpan/Parse-Nibbler.git,2014-10-23 12:10:36+00:00,Read-only release history for Parse-Nibbler,0,gitpan/Parse-Nibbler,25635117,Verilog,Parse-Nibbler,240,0,2014-10-23 12:11:05+00:00,[],None
323,https://github.com/winniema/Morse-Code-Generator-FSM.git,2014-10-22 19:44:06+00:00,Implemented a Morse Code generator in Verilog through a Finite State Machine. Successfully simulated results on Qsim and tested on the DE2 FPGA Board,0,winniema/Morse-Code-Generator-FSM,25600836,Verilog,Morse-Code-Generator-FSM,116,0,2014-10-23 00:47:48+00:00,[],None
324,https://github.com/darsnack/ECE333.git,2014-10-21 14:45:10+00:00,A repo to contain lab work for ECE333 Digital Systems,0,darsnack/ECE333,25527781,Verilog,ECE333,1324,0,2017-03-05 23:46:19+00:00,[],None
325,https://github.com/jeffrey-cable/Project.git,2014-10-21 20:37:12+00:00,Project,0,jeffrey-cable/Project,25544790,Verilog,Project,21900,0,2014-10-21 20:37:36+00:00,[],None
326,https://github.com/rpgraca/psdifir.git,2014-12-31 10:38:01+00:00,,0,rpgraca/psdifir,28663571,Verilog,psdifir,4380,0,2015-01-16 18:07:19+00:00,[],None
327,https://github.com/Vincent34/bombman.git,2015-01-04 14:15:24+00:00,,0,Vincent34/bombman,28776060,Verilog,bombman,2416,0,2015-01-04 15:43:51+00:00,[],None
328,https://github.com/IamTing93/Verilog.git,2014-12-11 14:50:57+00:00,,0,IamTing93/Verilog,27876203,Verilog,Verilog,100,0,2014-12-11 15:11:36+00:00,[],None
329,https://github.com/quirk0o/verilog-snake.git,2015-01-07 20:29:42+00:00,,0,quirk0o/verilog-snake,28932638,Verilog,verilog-snake,1448,0,2015-01-17 09:14:59+00:00,[],None
330,https://github.com/wlfzxq/ce3001.git,2014-11-04 15:15:58+00:00,currently not correct.,0,wlfzxq/ce3001,26174443,Verilog,ce3001,136,0,2014-11-04 15:23:51+00:00,[],None
331,https://github.com/monotone-RK/dram.git,2014-10-31 07:29:55+00:00,,0,monotone-RK/dram,26006490,Verilog,dram,1292,0,2014-11-01 04:15:08+00:00,[],None
332,https://github.com/ShailShah/MIPS_Implementation.git,2014-10-17 01:35:57+00:00,,0,ShailShah/MIPS_Implementation,25331627,Verilog,MIPS_Implementation,2760,0,2014-10-17 01:44:01+00:00,[],None
333,https://github.com/bobbi33/single_cycle_CPU_VERILOG.git,2014-12-05 17:08:38+00:00,"The simple CPU example discussed here is accumulator based with a 16-bit data bus and a 16-bit address bus. This CPU has 7 instructions that are shown in Table 1. Instructions are one word instructions (16 bit) and have a 3-bit opcode field. The remaining 13 bits of an instruction form the memory address field. Fig. 1 shows the instructions format. Show single cycle implementation of this processor assuming one clock memory write operations, and combinational read operations. Describe this machine in Verilog and write a testbench that reads mnemonics translates them to the processor machine language and runs the input code. Provide the necessary start and resetting controls. ",1,bobbi33/single_cycle_CPU_VERILOG,27601529,Verilog,single_cycle_CPU_VERILOG,164,0,2020-09-09 02:22:38+00:00,[],None
334,https://github.com/augustayu/CPU_Verilog_V0.git,2014-12-25 12:52:25+00:00,"a simple CPU, the origin version",0,augustayu/CPU_Verilog_V0,28481526,Verilog,CPU_Verilog_V0,156,0,2015-01-08 12:51:16+00:00,[],None
335,https://github.com/pratheepjoe/Design-of-Corsstalk-Avoidance-CODEC.git,2014-12-20 07:01:40+00:00,Design of Crosstalk Avoidance Coding Schemes,0,pratheepjoe/Design-of-Corsstalk-Avoidance-CODEC,28259790,Verilog,Design-of-Corsstalk-Avoidance-CODEC,108,0,2014-12-20 07:01:55+00:00,[],None
336,https://github.com/15cm/Chasingman_Gai.git,2015-01-05 14:45:37+00:00,A chasing-man game implemented using verilog,1,15cm/Chasingman_Gai,28816518,Verilog,Chasingman_Gai,1904,0,2018-06-13 04:59:20+00:00,[],None
337,https://github.com/andyweicao/Mudd-Adventure.git,2015-01-11 07:31:47+00:00,,0,andyweicao/Mudd-Adventure,29084713,Verilog,Mudd-Adventure,8060,0,2015-01-11 07:32:12+00:00,[],None
338,https://github.com/zhujiale2/Bomb-Man-in-verilog.git,2015-01-08 19:11:43+00:00,"FPGA Logical Design Course Project, written in verilog",0,zhujiale2/Bomb-Man-in-verilog,28981505,Verilog,Bomb-Man-in-verilog,3064,0,2015-04-01 12:10:20+00:00,[],None
339,https://github.com/otavio-r-filho/ADS1_Project.git,2015-02-25 13:01:29+00:00,Final assignment of ADS1,1,otavio-r-filho/ADS1_Project,31313659,Verilog,ADS1_Project,830,0,2015-03-01 19:50:22+00:00,[],None
340,https://github.com/branflakes327/CreaToys.git,2015-02-17 01:37:31+00:00,,0,branflakes327/CreaToys,30897753,Verilog,CreaToys,69,0,2015-02-19 21:20:57+00:00,[],None
341,https://github.com/krishnendusaha/Computer-Architecture.git,2015-01-26 21:59:11+00:00,,0,krishnendusaha/Computer-Architecture,29883795,Verilog,Computer-Architecture,420,0,2015-01-26 22:02:24+00:00,[],None
342,https://github.com/Qwerky7835/Pipelined-Processor.git,2015-01-30 14:11:20+00:00,5 Staged pipeline processor in verilog,0,Qwerky7835/Pipelined-Processor,30074607,Verilog,Pipelined-Processor,244,0,2021-09-07 09:04:19+00:00,[],None
343,https://github.com/TheHimanshu/Brick_Breaker.git,2015-01-24 01:51:36+00:00,"Belongs to team members of group A (EECE 381 course, UBC, 2015)",1,TheHimanshu/Brick_Breaker,29761846,Verilog,Brick_Breaker,18328,0,2015-02-13 02:05:30+00:00,[],None
344,https://github.com/gabeharms/Autonomous-Robot.git,2015-01-13 13:59:29+00:00,Autonomous Robot w/ State Machine and RS-232 interface,0,gabeharms/Autonomous-Robot,29192342,Verilog,Autonomous-Robot,2000,0,2015-11-28 18:29:16+00:00,[],None
345,https://github.com/Monkei/2014-Dlab-FPGAlab4.git,2015-01-08 07:10:21+00:00,,0,Monkei/2014-Dlab-FPGAlab4,28953669,Verilog,2014-Dlab-FPGAlab4,124,0,2015-01-08 13:28:13+00:00,[],None
346,https://github.com/Data-Stream-Compression-Encryption/encryption.git,2015-01-27 20:20:48+00:00,,0,Data-Stream-Compression-Encryption/encryption,29933125,Verilog,encryption,260,0,2015-03-06 15:48:40+00:00,[],None
347,https://github.com/Shaunwei/Coen210.git,2014-12-08 04:59:37+00:00,Project Code for 210,0,Shaunwei/Coen210,27698451,Verilog,Coen210,120,0,2014-12-08 05:11:01+00:00,[],None
348,https://github.com/Monkei/2014-Dlab-FPGAlab2.git,2014-12-22 21:31:26+00:00,,0,Monkei/2014-Dlab-FPGAlab2,28360351,Verilog,2014-Dlab-FPGAlab2,124,0,2014-12-25 09:22:58+00:00,[],None
349,https://github.com/a5teri5m/vivado_vcs_test_hdl.git,2014-12-14 09:09:06+00:00,,0,a5teri5m/vivado_vcs_test_hdl,27989152,Verilog,vivado_vcs_test_hdl,100,0,2014-12-14 09:09:50+00:00,[],None
350,https://github.com/stuarthodgson/support_tickets.git,2014-12-20 10:46:50+00:00,Small test cases for support issues,0,stuarthodgson/support_tickets,28264382,Verilog,support_tickets,132,0,2014-12-20 12:10:29+00:00,[],None
351,https://github.com/silvia7/Manic-Shooter.git,2014-12-16 16:08:18+00:00,Manic shooter game written in Verilog. ,0,silvia7/Manic-Shooter,28094745,Verilog,Manic-Shooter,4996,0,2018-03-04 03:17:24+00:00,[],None
352,https://github.com/yuany12/mac.git,2014-12-05 07:58:09+00:00,,0,yuany12/mac,27580951,Verilog,mac,26372,0,2014-12-05 13:50:42+00:00,[],None
353,https://github.com/YsChiao/Interdisziplinaeres-Projekt.git,2014-12-04 14:01:58+00:00,"FPGA development of PIF, Raspberry Pi",0,YsChiao/Interdisziplinaeres-Projekt,27542959,Verilog,Interdisziplinaeres-Projekt,43796,0,2014-12-04 14:25:55+00:00,[],None
354,https://github.com/christolb/SuperScalar_Arch.git,2014-12-05 06:08:31+00:00,Superscalar Instruction Execution Unit designed in Verilog,0,christolb/SuperScalar_Arch,27577358,Verilog,SuperScalar_Arch,196,0,2014-12-29 00:51:46+00:00,[],None
355,https://github.com/ECE492-W2015-Group7/MidiLib.git,2015-02-23 22:55:14+00:00,,0,ECE492-W2015-Group7/MidiLib,31234408,Verilog,MidiLib,9360,0,2015-03-25 00:40:33+00:00,[],None
356,https://github.com/mvng/cpu-model.git,2015-02-19 17:47:26+00:00,,0,mvng/cpu-model,31028082,Verilog,cpu-model,1892,0,2016-02-16 20:39:05+00:00,[],None
357,https://github.com/techguychen/ee254-morse-code.git,2014-11-11 04:53:37+00:00,USC EE254L Final Project: Morse Code,0,techguychen/ee254-morse-code,26470042,Verilog,ee254-morse-code,5314,0,2015-02-23 22:22:25+00:00,[],None
358,https://github.com/NOTCAR/EEC181.git,2015-02-09 07:00:32+00:00,,0,NOTCAR/EEC181,30522971,Verilog,EEC181,112,0,2015-02-09 07:15:35+00:00,[],None
359,https://github.com/EEC181visionaries/Lab-4.git,2015-02-06 00:11:13+00:00,Camera to Display using VGA,0,EEC181visionaries/Lab-4,30385710,Verilog,Lab-4,128,0,2015-02-06 00:50:38+00:00,[],None
360,https://github.com/fmontei/3220.git,2015-01-25 22:48:32+00:00,,0,fmontei/3220,29834955,Verilog,3220,27328,0,2015-04-21 21:10:27+00:00,[],None
361,https://github.com/vivienfan/ESCAPE.git,2015-01-26 03:37:34+00:00,designed in Verilog,0,vivienfan/ESCAPE,29843552,Verilog,ESCAPE,2780,0,2015-01-26 03:37:44+00:00,[],None
362,https://github.com/will-odonnell/nes-fpga-emu.git,2015-02-27 06:10:44+00:00,Building an NES FPGA emulator,0,will-odonnell/nes-fpga-emu,31406044,Verilog,nes-fpga-emu,688,0,2015-03-28 05:43:56+00:00,[],None
363,https://github.com/Kirali/dclab_exp3.git,2014-11-14 06:41:11+00:00,,0,Kirali/dclab_exp3,26625986,Verilog,dclab_exp3,164,0,2014-11-14 06:41:22+00:00,[],None
364,https://github.com/cfan-guo/ECE241-Final-Project.git,2014-11-14 21:35:55+00:00,"""Perfection"" game written in Verilog to be run with an Altera DE-2 board and VGA display. For ECE241 Final Project, Fall 2014.",0,cfan-guo/ECE241-Final-Project,26658552,Verilog,ECE241-Final-Project,720,0,2015-01-23 01:02:24+00:00,[],None
365,https://github.com/xxkafu/first_blood.git,2015-01-04 03:26:13+00:00,learn git,1,xxkafu/first_blood,28762688,Verilog,first_blood,116,0,2015-01-04 03:44:06+00:00,[],None
366,https://github.com/Electronics2Group6/Verilog-Code.git,2014-10-27 18:03:18+00:00,,0,Electronics2Group6/Verilog-Code,25832050,Verilog,Verilog-Code,1288,0,2014-10-27 19:42:39+00:00,[],None
367,https://github.com/praveenagrawal/Analog-Alarm-Clock.git,2014-11-02 19:05:14+00:00,Live clock on a VGA display,0,praveenagrawal/Analog-Alarm-Clock,26090190,Verilog,Analog-Alarm-Clock,872,0,2014-11-02 19:11:23+00:00,[],None
368,https://github.com/Rutgers-FPGA-Projects/Gesture-Music.git,2014-10-21 15:50:59+00:00,"We will be design a gesture capturing music controlling system by using the NIOS I and the Altera FPGA boards. We will divide the project into 2 steps, the firstep is tha we wil build an interface whicould upload the music tohe FPGA and the NIOS I processor, the scond step is tha we wil use a gesture capturing sytem linked withe FPA and NIOS I procesor t control the basic proertis of the sound.",1,Rutgers-FPGA-Projects/Gesture-Music,25531244,Verilog,Gesture-Music,34956,0,2014-12-09 22:53:07+00:00,[],None
369,https://github.com/ashleyjr/Softcores.git,2014-10-20 21:00:54+00:00,Experiments with softcore processors for use in other projects,0,ashleyjr/Softcores,25486469,Verilog,Softcores,6880,0,2014-10-20 22:14:02+00:00,[],None
370,https://github.com/AchilleasAlvaroChysi/AchilleasAlvaroHysi-cse32574-LABS.git,2015-02-18 15:32:59+00:00,Computer Architecture Labs 402,0,AchilleasAlvaroChysi/AchilleasAlvaroHysi-cse32574-LABS,30971541,Verilog,AchilleasAlvaroHysi-cse32574-LABS,396,0,2015-05-01 12:35:30+00:00,[],None
371,https://github.com/johngtimms/parallel-accumulator.git,2015-02-18 02:48:21+00:00,Lab project for EE 454,1,johngtimms/parallel-accumulator,30949401,Verilog,parallel-accumulator,152,0,2015-02-18 04:28:42+00:00,[],https://api.github.com/licenses/mit
372,https://github.com/weineran/385.git,2015-02-22 20:06:42+00:00,,0,weineran/385,31177978,Verilog,385,14681,0,2015-03-18 03:56:33+00:00,[],None
373,https://github.com/tsaiyuchi/blogger.git,2014-10-27 18:34:46+00:00,,0,tsaiyuchi/blogger,25833246,Verilog,blogger,124,0,2014-10-27 18:35:25+00:00,[],None
374,https://github.com/davidjacob94/ece287_exam3.git,2014-12-06 07:28:37+00:00,,0,davidjacob94/ece287_exam3,27626225,Verilog,ece287_exam3,100,0,2014-12-06 07:28:40+00:00,[],None
375,https://github.com/jesse-osiecki/comp541.git,2014-12-06 04:04:55+00:00,MIPS single cycle Cpu in verilog with some assembly code that is a pokemon maze,0,jesse-osiecki/comp541,27621601,Verilog,comp541,140,0,2014-12-06 04:05:20+00:00,[],None
376,https://github.com/fakhreldin-m-abdelkhalik/Verilog-Mips.git,2014-12-04 18:39:37+00:00,,0,fakhreldin-m-abdelkhalik/Verilog-Mips,27554372,Verilog,Verilog-Mips,23112,0,2014-12-22 21:55:42+00:00,[],None
377,https://github.com/blueworrybear/vlsi_lab6.git,2014-12-09 01:32:56+00:00,,0,blueworrybear/vlsi_lab6,27743943,Verilog,vlsi_lab6,480,0,2014-12-15 09:44:51+00:00,[],None
378,https://github.com/davidjacob94/voting_machine.git,2014-12-13 02:01:40+00:00,ECE 287 Final Design Project,0,davidjacob94/voting_machine,27945976,Verilog,voting_machine,100,0,2014-12-13 02:02:58+00:00,[],None
379,https://github.com/safwanhossain/Verilog-Samples.git,2014-10-18 01:08:37+00:00,Samples from some of the Verilog Labs I am doing as part of my digital systems course,0,safwanhossain/Verilog-Samples,25383185,Verilog,Verilog-Samples,100,0,2014-10-18 01:13:24+00:00,[],None
380,https://github.com/sigarda/nocs.git,2014-10-22 20:26:47+00:00,,0,sigarda/nocs,25602712,Verilog,nocs,22228,0,2014-10-22 20:41:00+00:00,[],None
381,https://github.com/sebluy/473-Project.git,2014-10-21 23:30:53+00:00,,0,sebluy/473-Project,25551441,Verilog,473-Project,444,0,2015-04-10 00:46:22+00:00,[],None
382,https://github.com/harimp/381Module2DE2.git,2014-11-19 00:57:50+00:00,,0,harimp/381Module2DE2,26837631,Verilog,381Module2DE2,110328,0,2015-01-04 05:36:04+00:00,[],None
383,https://github.com/ziphain/helloworld.git,2014-10-30 02:50:28+00:00,,0,ziphain/helloworld,25951914,Verilog,helloworld,152,0,2014-10-30 03:43:00+00:00,[],None
384,https://github.com/pdxrayw/ECE540Proj2.git,2014-10-17 03:11:17+00:00,Rojobot black line following with picoblaze and Nexys4 ,0,pdxrayw/ECE540Proj2,25335496,Verilog,ECE540Proj2,19272,0,2018-07-25 08:11:25+00:00,[],None
385,https://github.com/suk4/Project.git,2014-11-06 00:34:57+00:00,,0,suk4/Project,26246571,Verilog,Project,548,0,2014-11-06 00:57:33+00:00,[],None
386,https://github.com/aneez/nexys-fpga-exp.git,2014-11-25 21:34:55+00:00,experiments with nexys fpga board,0,aneez/nexys-fpga-exp,27147044,Verilog,nexys-fpga-exp,1656,0,2014-11-25 22:15:09+00:00,[],https://api.github.com/licenses/gpl-2.0
387,https://github.com/deiden26/multiCycleProcessor.git,2015-03-04 17:27:01+00:00,,0,deiden26/multiCycleProcessor,31669969,Verilog,multiCycleProcessor,452,0,2015-03-15 03:25:29+00:00,[],None
388,https://github.com/CospanDesign/nysa-artemis-platform.git,2015-02-25 17:16:01+00:00,"Base Artemis Platform, containing everything needed to interact with Artemis",0,CospanDesign/nysa-artemis-platform,31325716,Verilog,nysa-artemis-platform,977,0,2016-08-21 14:33:44+00:00,[],https://api.github.com/licenses/gpl-2.0
389,https://github.com/0thbit/Layout_Router.git,2014-12-22 06:18:39+00:00,Synthesizable design of layout router of 3-D maze for two paths using Lees Algorithm with modifications to increase run time efficiency ,0,0thbit/Layout_Router,28327032,Verilog,Layout_Router,120,0,2014-12-22 06:22:40+00:00,[],None
390,https://github.com/fgken/lua-processor.git,2015-01-16 02:46:30+00:00,,0,fgken/lua-processor,29329530,Verilog,lua-processor,144,0,2015-01-20 17:25:20+00:00,[],None
391,https://github.com/mpp-pera/mips-verilog.git,2014-12-26 03:36:20+00:00,Creating an mips processor in verilog,0,mpp-pera/mips-verilog,28498467,Verilog,mips-verilog,124,0,2014-12-27 10:12:52+00:00,[],None
392,https://github.com/florenm2/vga2.git,2014-12-05 02:08:58+00:00,,0,florenm2/vga2,27569828,Verilog,vga2,172,0,2016-09-29 22:11:46+00:00,[],None
393,https://github.com/Yuji-Kosugi/cpu.git,2014-12-15 13:24:28+00:00,「マイクロプロセッサの設計と実装」のソースコード,0,Yuji-Kosugi/cpu,28037744,Verilog,cpu,152,0,2014-12-15 22:52:02+00:00,[],None
394,https://github.com/brightcloudy/risccpu.git,2015-01-23 15:23:40+00:00,,0,brightcloudy/risccpu,29738549,Verilog,risccpu,128,0,2015-01-23 23:36:44+00:00,[],None
395,https://github.com/rbfarr/senior-design-project.git,2015-01-29 22:52:07+00:00,,0,rbfarr/senior-design-project,30045323,Verilog,senior-design-project,12788,0,2015-04-16 22:08:15+00:00,[],None
396,https://github.com/deiden26/singleCycleProcessor.git,2015-02-05 17:58:17+00:00,,0,deiden26/singleCycleProcessor,30369738,Verilog,singleCycleProcessor,484,0,2015-02-24 02:39:13+00:00,[],None
397,https://github.com/li3939108/MIPS.git,2014-10-19 01:14:01+00:00,a MIPS processor,0,li3939108/MIPS,25414547,Verilog,MIPS,156,0,2015-01-04 03:48:42+00:00,[],None
398,https://github.com/SugiyamaShoichiro/mips-final.git,2015-01-08 13:13:50+00:00,based on jmahler/mips-cpu,1,SugiyamaShoichiro/mips-final,28966585,Verilog,mips-final,296,0,2015-01-08 13:19:13+00:00,[],None
399,https://github.com/StuartThain/Chipin.git,2015-01-14 12:04:25+00:00,token dispense with Verilog code for a FPGA and C++ code for the GUI. see link for MBED code,0,StuartThain/Chipin,29242335,Verilog,Chipin,2272,0,2015-01-17 14:58:39+00:00,[],None
400,https://github.com/PandaWalz/mergesort.git,2015-03-02 02:21:27+00:00,,1,PandaWalz/mergesort,31519704,Verilog,mergesort,411,0,2015-03-15 20:24:58+00:00,[],None
401,https://github.com/qinfengling/lm32.git,2015-02-19 13:24:17+00:00,,1,qinfengling/lm32,31016189,Verilog,lm32,336,0,2015-02-19 13:28:15+00:00,[],
402,https://github.com/apparentlymart/verilog-vga-graphics.git,2015-02-15 07:40:40+00:00,Unfinished Verilog VGA graphics driver and blitter,0,apparentlymart/verilog-vga-graphics,30821257,Verilog,verilog-vga-graphics,124,0,2015-02-15 07:52:03+00:00,[],None
403,https://github.com/ewu-prettymanc/GoallyBall.git,2014-10-28 20:46:22+00:00,This is a game written in Verilog for an Altera FPGA. It contains keyboard and VGA drivers for user IO.,0,ewu-prettymanc/GoallyBall,25889314,Verilog,GoallyBall,14156,0,2014-10-28 20:49:17+00:00,[],None
404,https://github.com/cosmith/nunchuck-fpga.git,2014-11-21 13:26:31+00:00,Nunchuck with an FPGA,0,cosmith/nunchuck-fpga,26961044,Verilog,nunchuck-fpga,7372,0,2014-12-02 22:06:21+00:00,[],None
405,https://github.com/SayuRanger/MIPS-CPU-design.git,2014-12-17 05:32:50+00:00,,0,SayuRanger/MIPS-CPU-design,28122801,Verilog,MIPS-CPU-design,152,0,2014-12-17 05:48:51+00:00,[],None
406,https://github.com/sunilkallur/KTH.git,2014-12-27 22:38:13+00:00,KTH assignments,0,sunilkallur/KTH,28548002,Verilog,KTH,324,0,2015-04-16 14:30:41+00:00,[],None
407,https://github.com/which0326/ca_project2.git,2014-12-31 05:57:00+00:00,,0,which0326/ca_project2,28657594,Verilog,ca_project2,160,0,2015-01-03 13:34:13+00:00,[],https://api.github.com/licenses/cc0-1.0
408,https://github.com/niklasnisbeth/bang-xilinx.git,2014-12-31 16:01:43+00:00,Sampler thing for things,0,niklasnisbeth/bang-xilinx,28669531,Verilog,bang-xilinx,132,0,2014-12-31 21:57:00+00:00,[],None
409,https://github.com/zhued/digilogic.git,2014-12-11 00:47:15+00:00,Year 3 - Fall 2014 - Mathys,0,zhued/digilogic,27847121,Verilog,digilogic,132,0,2015-01-23 17:27:22+00:00,[],None
410,https://github.com/steerem/EECS.301.git,2014-10-30 18:59:21+00:00,,0,steerem/EECS.301,25985389,Verilog,EECS.301,5328,0,2014-10-31 21:34:19+00:00,[],None
411,https://github.com/anduvlad92/Procesor-RISC.git,2014-10-26 09:59:02+00:00,Procesor,0,anduvlad92/Procesor-RISC,25766242,Verilog,Procesor-RISC,192,0,2014-10-26 09:59:21+00:00,[],None
412,https://github.com/which0326/ca_project1.git,2014-11-26 07:13:46+00:00,,0,which0326/ca_project1,27164336,Verilog,ca_project1,1404,0,2014-12-03 11:44:33+00:00,[],None
413,https://github.com/monotone-RK/Nexys4.git,2014-12-01 17:16:19+00:00,,0,monotone-RK/Nexys4,27390301,Verilog,Nexys4,1644,0,2015-05-08 17:08:25+00:00,[],None
414,https://github.com/julian-yang/m152a_ddr.git,2014-12-02 23:38:58+00:00,m152a final project: implement a simplified/stripped down version of DDR on an FPGA board,0,julian-yang/m152a_ddr,27459257,Verilog,m152a_ddr,200,0,2014-12-19 04:52:37+00:00,[],None
415,https://github.com/lunaivory/ComputerArchitecture.git,2014-12-02 15:30:56+00:00,,0,lunaivory/ComputerArchitecture,27438888,Verilog,ComputerArchitecture,776,0,2015-01-05 06:56:08+00:00,[],None
416,https://github.com/jgorse/comparch.git,2014-12-02 20:20:41+00:00,"Final project for Computer Architecture, Fall 2014, Joseph Gorse and Andrew Pereira",0,jgorse/comparch,27451577,Verilog,comparch,880,0,2014-12-05 16:34:53+00:00,[],None
417,https://github.com/jacobkingery/CA14MP3.git,2014-12-02 01:59:15+00:00,MP3 for Computer Architecture class,0,jacobkingery/CA14MP3,27410136,Verilog,CA14MP3,8372,0,2014-12-05 04:01:47+00:00,[],None
418,https://github.com/esromneb/synflow_error_6.git,2014-11-26 21:06:51+00:00,,0,esromneb/synflow_error_6,27196209,Verilog,synflow_error_6,100,0,2014-11-26 21:08:20+00:00,[],None
419,https://github.com/aaronbytes/Lab1.git,2015-01-13 00:58:07+00:00,ALU designed in Verilog,0,aaronbytes/Lab1,29165288,Verilog,Lab1,116,0,2015-01-13 01:20:22+00:00,[],None
420,https://github.com/n-hutton/basys-2_7seg.git,2015-01-13 10:29:16+00:00,Verilog code to interface with basys2 7 segment display,0,n-hutton/basys-2_7seg,29184845,Verilog,basys-2_7seg,164,0,2015-01-14 18:07:13+00:00,[],None
421,https://github.com/Z3r0Tec/FPGA_proyecto_final.git,2014-11-14 02:29:58+00:00,FPGA_proyecto_final,0,Z3r0Tec/FPGA_proyecto_final,26618498,Verilog,FPGA_proyecto_final,16316,0,2014-12-04 03:13:38+00:00,[],None
422,https://github.com/sonicyang/CO_LAB4.git,2014-11-12 11:03:38+00:00,,0,sonicyang/CO_LAB4,26532039,Verilog,CO_LAB4,5240,0,2014-11-12 11:06:05+00:00,[],None
423,https://github.com/callkodakwolf/LC3.git,2014-10-23 02:37:26+00:00,LC3 design and verification,0,callkodakwolf/LC3,25615569,Verilog,LC3,196,0,2014-11-16 01:05:23+00:00,[],None
424,https://github.com/yinhsunhuang/DCLabExp3.git,2014-11-17 06:07:16+00:00,,0,yinhsunhuang/DCLabExp3,26742647,Verilog,DCLabExp3,180,0,2014-11-19 16:14:41+00:00,[],https://api.github.com/licenses/mit
425,https://github.com/james-sakalaukus/prettyVerilog.git,2015-02-10 05:32:34+00:00,C++ Program to Make Crappy Verilog look pretty; targeted at Xilinx examples,0,james-sakalaukus/prettyVerilog,30576714,Verilog,prettyVerilog,236,0,2015-04-11 05:14:12+00:00,[],https://api.github.com/licenses/lgpl-3.0
426,https://github.com/trevordblack/NewLondo16.git,2015-02-02 21:23:57+00:00,"A 32 bit ISA, 16 registers, 16 bit instruction size",0,trevordblack/NewLondo16,30209413,Verilog,NewLondo16,328,0,2015-07-24 18:22:17+00:00,[],https://api.github.com/licenses/mit
427,https://github.com/bypeng/rivyera_verilog.git,2015-02-18 15:07:56+00:00,,0,bypeng/rivyera_verilog,30970444,Verilog,rivyera_verilog,14,0,2019-03-08 12:24:14+00:00,[],None
428,https://github.com/athranzara/nf10_sram_oq.git,2015-02-13 15:00:48+00:00,,0,athranzara/nf10_sram_oq,30761016,Verilog,nf10_sram_oq,1772,0,2015-02-13 15:05:35+00:00,[],None
429,https://github.com/floryst/fpga-mandebrot.git,2015-02-07 04:29:59+00:00,A Mandelbrot set viewer on a Nexys3 FPGA with a MIPS CPU and MIPS fractal controller.,0,floryst/fpga-mandebrot,30445041,Verilog,fpga-mandebrot,116,0,2023-11-12 17:34:24+00:00,[],None
430,https://github.com/minhla1215/ee254_final_project.git,2014-11-30 17:41:52+00:00,,0,minhla1215/ee254_final_project,27344251,Verilog,ee254_final_project,2508,0,2014-12-03 17:26:23+00:00,[],None
431,https://github.com/samakshkapoor92/microprocessor-design.git,2015-02-25 05:25:49+00:00,,0,samakshkapoor92/microprocessor-design,31298668,Verilog,microprocessor-design,104,0,2015-02-25 05:27:59+00:00,[],None
432,https://github.com/dreamgod/source.git,2014-11-05 09:06:18+00:00,ML605_Pro,0,dreamgod/source,26211606,Verilog,source,312,0,2014-11-05 09:06:29+00:00,[],None
433,https://github.com/Zeroimpulse/Processor.git,2015-02-10 18:17:30+00:00,Highly specialized instruction set architecture for a processor design that is able to search and compute a factorial,0,Zeroimpulse/Processor,30606681,Verilog,Processor,144,0,2015-02-10 18:25:49+00:00,[],None
434,https://github.com/kruczjak/tc_vga.git,2015-01-08 15:45:29+00:00,,0,kruczjak/tc_vga,28972776,Verilog,tc_vga,116,0,2015-01-08 15:50:26+00:00,[],None
435,https://github.com/AlexStuckless/EECE-353-labs.git,2014-10-17 02:39:25+00:00,our labs for 353,0,AlexStuckless/EECE-353-labs,25334187,Verilog,EECE-353-labs,144,0,2014-10-17 02:42:17+00:00,[],None
436,https://github.com/schordas/FPGAAsteroids.git,2014-10-19 00:49:08+00:00,Version of Asteroids to play on FPGA board with a PMOD joy stick,0,schordas/FPGAAsteroids,25414136,Verilog,FPGAAsteroids,608,0,2014-10-19 00:50:43+00:00,[],None
437,https://github.com/Data-Stream-Compression-Encryption/control.git,2015-01-27 20:23:34+00:00,,0,Data-Stream-Compression-Encryption/control,29933227,Verilog,control,260,0,2015-05-03 03:21:23+00:00,[],None
438,https://github.com/newpage1/Toeplitz.git,2015-01-23 02:50:49+00:00,,2,newpage1/Toeplitz,29713452,Verilog,Toeplitz,12972,0,2015-02-05 05:49:44+00:00,[],None
439,https://github.com/luooove/FPGA_test_myboard.git,2015-01-24 12:43:10+00:00,,0,luooove/FPGA_test_myboard,29776191,Verilog,FPGA_test_myboard,876,0,2015-01-24 12:48:31+00:00,[],None
440,https://github.com/luooove/iClock.git,2015-01-24 12:52:55+00:00,,0,luooove/iClock,29776431,Verilog,iClock,108,0,2015-01-24 12:53:05+00:00,[],None
441,https://github.com/Arionith/SignLanguage-glove.git,2015-01-15 18:39:22+00:00,COde and files for the project ,0,Arionith/SignLanguage-glove,29312047,Verilog,SignLanguage-glove,14196,0,2015-01-15 18:55:42+00:00,[],None
442,https://github.com/pdelbarba/EECS301FINAL.git,2014-12-06 18:12:34+00:00,EECS 301 Digital Logic final project,0,pdelbarba/EECS301FINAL,27643895,Verilog,EECS301FINAL,1780,0,2017-08-01 15:05:27+00:00,[],None
443,https://github.com/alexanderkoumis/verilog-factorial.git,2015-02-04 18:47:45+00:00,Factorial Verilog Design,1,alexanderkoumis/verilog-factorial,30314947,Verilog,verilog-factorial,132,0,2015-04-05 23:52:49+00:00,[],None
444,https://github.com/ziphain/lab04.git,2014-10-30 06:21:02+00:00,,0,ziphain/lab04,25957654,Verilog,lab04,1704,0,2014-10-30 06:26:14+00:00,[],None
445,https://github.com/Styxx/ECE156A-F14.git,2014-11-13 09:24:53+00:00,Advanced Digital Design - Verilog,0,Styxx/ECE156A-F14,26580360,Verilog,ECE156A-F14,117,0,2015-03-11 09:08:59+00:00,[],None
446,https://github.com/blisc/ECE352_Project.git,2014-11-15 19:58:48+00:00,Creating a pipeline processor using verilog for ECE352,0,blisc/ECE352_Project,26692026,Verilog,ECE352_Project,3492,0,2016-11-02 01:12:46+00:00,[],None
447,https://github.com/darklord1310/AdvancedTestBench.git,2014-11-12 08:02:09+00:00,Example of advanced test bench by using simple adder code as example,0,darklord1310/AdvancedTestBench,26525483,Verilog,AdvancedTestBench,376,0,2014-11-12 08:03:28+00:00,[],None
448,https://github.com/hosoken/KEK_seminar_board.git,2014-12-26 05:44:19+00:00,,0,hosoken/KEK_seminar_board,28501061,Verilog,KEK_seminar_board,104,0,2014-12-26 05:44:25+00:00,[],None
449,https://github.com/backpropper/Realtime-Digital-Clock.git,2015-02-07 22:10:57+00:00,,0,backpropper/Realtime-Digital-Clock,30472083,Verilog,Realtime-Digital-Clock,104,0,2015-02-07 22:11:15+00:00,[],None
450,https://github.com/tmckenn2/PCM.git,2014-12-04 01:20:25+00:00,parallel computation module,1,tmckenn2/PCM,27516651,Verilog,PCM,69056,0,2014-12-10 02:08:10+00:00,[],None
451,https://github.com/EEC181visionaries/Lab-6.git,2015-02-18 02:30:05+00:00,,0,EEC181visionaries/Lab-6,30948881,Verilog,Lab-6,232,0,2015-03-16 07:07:56+00:00,[],None
452,https://github.com/trialmost/SeqGen.git,2014-12-13 02:22:11+00:00,Sequence generator and receiver，信号发生器和检测器，verilog,0,trialmost/SeqGen,27946490,Verilog,SeqGen,136,0,2014-12-13 02:24:35+00:00,[],None
453,https://github.com/mygamelife/microprocessor.git,2014-12-15 17:54:31+00:00,,0,mygamelife/microprocessor,28048829,Verilog,microprocessor,1336,0,2014-12-16 06:39:21+00:00,[],None
454,https://github.com/geekx63/makeCPU.git,2015-01-18 09:12:33+00:00,how to make CPU,0,geekx63/makeCPU,29420951,Verilog,makeCPU,116,0,2015-01-18 15:03:11+00:00,[],None
455,https://github.com/LoweReception/VirtualAnalogSynth.git,2015-01-26 03:40:57+00:00,Senior Research Project - Virtex XUPV5,0,LoweReception/VirtualAnalogSynth,29843656,Verilog,VirtualAnalogSynth,320,0,2015-01-26 03:41:42+00:00,[],None
456,https://github.com/seanogden/ECE5760Projects.git,2015-01-30 02:49:51+00:00,ECE5760Projects,1,seanogden/ECE5760Projects,30052997,Verilog,ECE5760Projects,237108,0,2015-03-12 23:29:41+00:00,[],None
457,https://github.com/tyly324/Educational-16-bit-MIPS-Processor.git,2015-02-01 19:23:21+00:00,"http://opencores.org/project,mips_16",0,tyly324/Educational-16-bit-MIPS-Processor,30156696,Verilog,Educational-16-bit-MIPS-Processor,1656,0,2015-02-01 19:23:26+00:00,[],None
458,https://github.com/augustayu/VGA-moving-rectangle.git,2014-12-11 15:10:32+00:00,,0,augustayu/VGA-moving-rectangle,27877081,Verilog,VGA-moving-rectangle,120,0,2014-12-11 15:15:31+00:00,[],None
459,https://github.com/spetrech/test.git,2015-01-13 14:28:56+00:00,,0,spetrech/test,29193514,Verilog,test,620,0,2015-01-25 16:02:52+00:00,[],
460,https://github.com/ajitpunj/181-lab-2.git,2015-01-13 06:57:50+00:00,,0,ajitpunj/181-lab-2,29177049,Verilog,181-lab-2,100,0,2015-01-13 06:59:16+00:00,[],None
461,https://github.com/jingjing3/ECE492_Group4_Project.git,2015-02-02 23:12:48+00:00,,0,jingjing3/ECE492_Group4_Project,30213887,Verilog,ECE492_Group4_Project,18282,0,2018-07-19 04:04:59+00:00,[],https://api.github.com/licenses/gpl-2.0
462,https://github.com/k-langer/MipsForFun.git,2015-02-02 17:47:49+00:00,"a RTL, simulation, infrastructure, and design exploration. Its fun to write simple CPUs sometimes",0,k-langer/MipsForFun,30199720,Verilog,MipsForFun,137,0,2016-02-06 23:49:24+00:00,[],None
463,https://github.com/FujiiNoritsugu/Parallella_L_chika.git,2015-02-08 02:08:30+00:00,20150208コミット,0,FujiiNoritsugu/Parallella_L_chika,30477706,Verilog,Parallella_L_chika,176,0,2015-02-08 03:11:53+00:00,[],None
464,https://github.com/WaterSplash9/lab_1_spring_2013.git,2014-12-09 18:59:40+00:00,Lab 1 : Multicycle processor,0,WaterSplash9/lab_1_spring_2013,27781774,Verilog,lab_1_spring_2013,120,0,2017-06-28 00:06:04+00:00,[],None
465,https://github.com/ldes89150/2014_logic_design.git,2014-11-24 01:37:55+00:00,,0,ldes89150/2014_logic_design,27055737,Verilog,2014_logic_design,7096,0,2015-01-02 17:09:57+00:00,[],None
466,https://github.com/RachanaRajSunku/C-like-program-converted-to-a-custom-Verilog-implementation.git,2014-11-14 20:14:38+00:00,Converting a simple C-like sequential program into a custom Verilog controller/datapath (FSM+D) implementation which is interfaced to an existing I2C memory module. ,0,RachanaRajSunku/C-like-program-converted-to-a-custom-Verilog-implementation,26655680,Verilog,C-like-program-converted-to-a-custom-Verilog-implementation,104,0,2014-11-14 20:17:46+00:00,[],None
467,https://github.com/wgwozdz/Spartan_Keyboard.git,2014-11-15 20:17:38+00:00,Test playing around with keyboard driver.,0,wgwozdz/Spartan_Keyboard,26692587,Verilog,Spartan_Keyboard,108,0,2014-11-15 20:17:50+00:00,[],None
468,https://github.com/manfred-exz/game-with-simple-cpu.git,2014-11-01 13:45:03+00:00,,0,manfred-exz/game-with-simple-cpu,26051696,Verilog,game-with-simple-cpu,240,0,2014-11-01 13:46:29+00:00,[],None
469,https://github.com/mannyp296/Double_Bus_4-Bit_RISC_Processor.git,2014-11-09 08:23:56+00:00,This contains the Verilog files for the modules necessary to make a simple 4-Bit RISC Processor simulation,0,mannyp296/Double_Bus_4-Bit_RISC_Processor,26389945,Verilog,Double_Bus_4-Bit_RISC_Processor,104,0,2014-11-09 08:24:13+00:00,[],None
470,https://github.com/kavanbhavin/microprocessor.git,2014-10-29 02:27:53+00:00,lab 5 for 2300,0,kavanbhavin/microprocessor,25900631,Verilog,microprocessor,596,0,2015-03-16 23:44:13+00:00,[],None
471,https://github.com/v3tech/R7Lite.git,2014-10-30 02:30:51+00:00,,1,v3tech/R7Lite,25951325,Verilog,R7Lite,27640,0,2022-11-10 03:56:52+00:00,[],https://api.github.com/licenses/gpl-2.0
472,https://github.com/shawn3298317/DCLAB.git,2015-02-28 18:31:54+00:00,This is the repo for DCLAB group 3,0,shawn3298317/DCLAB,31471916,Verilog,DCLAB,256,0,2015-04-27 05:55:06+00:00,[],None
473,https://github.com/matheuswhite/Calculadoraverilog.git,2014-11-30 15:08:22+00:00,Uma calculadora feita em verilog,0,matheuswhite/Calculadoraverilog,27339591,Verilog,Calculadoraverilog,324,0,2014-12-15 13:20:20+00:00,[],None
474,https://github.com/yunhsincynthiachen/CompArchMP3.git,2014-12-02 02:14:47+00:00,comparchstuffMP3,0,yunhsincynthiachen/CompArchMP3,27410675,Verilog,CompArchMP3,916,0,2014-12-04 23:58:58+00:00,[],None
475,https://github.com/krishnagupta21/howfastcanyoubinary.git,2014-12-03 04:08:57+00:00,How Fast Can You Binary?- A game made using Verilog HDL,0,krishnagupta21/howfastcanyoubinary,27468605,Verilog,howfastcanyoubinary,3408,0,2014-12-03 04:40:20+00:00,[],None
476,https://github.com/trialmost/DigitalClock.git,2014-12-10 03:53:03+00:00,数字钟，verilog,1,trialmost/DigitalClock,27801156,Verilog,DigitalClock,148,0,2014-12-10 05:32:51+00:00,[],None
477,https://github.com/AndressaM/ProjetoULA.git,2014-12-12 10:43:14+00:00,,0,AndressaM/ProjetoULA,27916428,Verilog,ProjetoULA,4024,0,2014-12-12 10:43:37+00:00,[],None
478,https://github.com/mshaklunov/usb_devtrsac.git,2015-01-03 14:35:22+00:00,1,0,mshaklunov/usb_devtrsac,28745888,Verilog,usb_devtrsac,1224,0,2015-02-01 22:12:43+00:00,[],https://api.github.com/licenses/mit
479,https://github.com/qsjiang/gitignoreTest.git,2015-02-09 21:46:41+00:00,,0,qsjiang/gitignoreTest,30560304,Verilog,gitignoreTest,244,0,2015-02-09 21:49:08+00:00,[],None
480,https://github.com/thepingas/waveforms.git,2015-01-27 11:04:01+00:00,,0,thepingas/waveforms,29910352,Verilog,waveforms,81,0,2016-09-22 17:43:59+00:00,[],None
481,https://github.com/runnersaw/FPGAGuitar.git,2014-12-11 14:11:43+00:00,This is our implementation of an FPGA Guitar for our final project in our Computer Architecture class in Fall 2014,0,runnersaw/FPGAGuitar,27874521,Verilog,FPGAGuitar,3268,0,2014-12-16 07:48:01+00:00,[],None
482,https://github.com/vsilantiev/SPEC.git,2014-12-17 18:14:47+00:00,,0,vsilantiev/SPEC,28149312,Verilog,SPEC,9964,0,2014-12-17 18:18:43+00:00,[],None
483,https://github.com/Alexoner/RiscCPU.git,2014-12-09 09:59:08+00:00,Risc CPU implemented in verilog.,0,Alexoner/RiscCPU,27760310,Verilog,RiscCPU,148,0,2015-01-06 03:20:58+00:00,[],https://api.github.com/licenses/gpl-2.0
484,https://github.com/emilf/Nexys3VerilogCalc.git,2014-12-11 11:44:15+00:00,,0,emilf/Nexys3VerilogCalc,27868950,Verilog,Nexys3VerilogCalc,112,0,2014-12-11 11:44:41+00:00,[],None
485,https://github.com/willyzha/ELEC3500Group3ToW.git,2015-03-03 17:18:40+00:00,,0,willyzha/ELEC3500Group3ToW,31610935,Verilog,ELEC3500Group3ToW,140,0,2015-03-03 17:32:02+00:00,[],None
486,https://github.com/geconom/ASSISTGLOVE_A.git,2015-02-27 14:19:14+00:00,Diploma with Altera hardware,0,geconom/ASSISTGLOVE_A,31422485,Verilog,ASSISTGLOVE_A,144,0,2015-02-27 14:19:25+00:00,[],None
487,https://github.com/yulongpei/SHA1.git,2015-03-01 20:17:08+00:00,,0,yulongpei/SHA1,31509234,Verilog,SHA1,184,0,2015-03-19 03:00:48+00:00,[],None
488,https://github.com/abhibhad/sp15ee382v.git,2015-02-18 02:27:08+00:00,,0,abhibhad/sp15ee382v,30948812,Verilog,sp15ee382v,32908,0,2015-05-07 01:49:50+00:00,[],None
489,https://github.com/yousufzu/cse341.git,2015-02-18 21:20:50+00:00,CSE 341 Spring 2015 - the awesome group,0,yousufzu/cse341,30987609,Verilog,cse341,380,0,2015-04-26 21:15:29+00:00,[],None
490,https://github.com/winslomb/EECE6013.git,2015-02-11 02:19:46+00:00,Embedded Systems Class,0,winslomb/EECE6013,30625926,Verilog,EECE6013,49320,0,2015-04-09 03:21:31+00:00,[],None
491,https://github.com/jimmyu219/lab1.git,2015-01-07 01:23:26+00:00,eec181a lab1 senior design project,1,jimmyu219/lab1,28892071,Verilog,lab1,1592,0,2015-01-14 01:33:31+00:00,[],None
492,https://github.com/waynezmc/simplecpu.git,2015-01-11 04:10:23+00:00,A simple cpu with single cycle,0,waynezmc/simplecpu,29080934,Verilog,simplecpu,168,0,2015-01-13 07:13:58+00:00,[],https://api.github.com/licenses/gpl-2.0
493,https://github.com/Yuji-Kosugi/sysele.git,2015-01-12 22:29:20+00:00,,0,Yuji-Kosugi/sysele,29160332,Verilog,sysele,244,0,2016-06-26 08:54:47+00:00,[],None
494,https://github.com/gxliu/OpenRISC-RTL.git,2015-02-15 02:36:12+00:00,openrisc RTL verilog code,0,gxliu/OpenRISC-RTL,30815704,Verilog,OpenRISC-RTL,744,0,2016-02-28 18:36:50+00:00,[],None
495,https://github.com/sguan28/lab6engr100.git,2015-02-20 18:21:50+00:00,Lab 6 for ENGR100,0,sguan28/lab6engr100,31078147,Verilog,lab6engr100,21781,0,2015-08-20 15:45:31+00:00,[],None
496,https://github.com/saiyan86/lab7_usb.git,2014-10-19 22:39:16+00:00,,0,saiyan86/lab7_usb,25442384,Verilog,lab7_usb,37620,0,2014-10-19 22:39:39+00:00,[],None
497,https://github.com/talaberg/ReAL1-Meres1.git,2014-10-19 15:05:40+00:00,Rendszer és alkalmazástechnika labor I - 1-es mérés,0,talaberg/ReAL1-Meres1,25430380,Verilog,ReAL1-Meres1,212,0,2014-10-19 15:06:19+00:00,[],None
498,https://github.com/jacobkingery/CA14MP2.git,2014-10-22 02:31:57+00:00,Computer Architecture Lab2:  SPI Memory,0,jacobkingery/CA14MP2,25557499,Verilog,CA14MP2,268,0,2014-10-22 02:38:14+00:00,[],None
499,https://github.com/mtolly/CompArch.git,2014-12-19 18:17:49+00:00,"Computer simulation in Verilog, by Ross Aiken and Michael Tolly",0,mtolly/CompArch,28240826,Verilog,CompArch,156,0,2014-12-19 18:18:29+00:00,[],None
500,https://github.com/HectorTorres/Verilog-ceti-tonala.git,2015-01-18 04:25:00+00:00,Curso de Verilog básico,2,HectorTorres/Verilog-ceti-tonala,29415616,Verilog,Verilog-ceti-tonala,294,0,2015-01-23 08:21:01+00:00,[],https://api.github.com/licenses/unlicense
501,https://github.com/yinuoli1114/0409_Verilog_YinuoLi.git,2015-01-16 22:58:46+00:00,6 labs and 1 project,0,yinuoli1114/0409_Verilog_YinuoLi,29371727,Verilog,0409_Verilog_YinuoLi,5196,0,2015-01-22 19:44:46+00:00,[],None
502,https://github.com/samlnx03/ed1.git,2014-11-27 20:22:36+00:00,electronica digital 1,0,samlnx03/ed1,27240203,Verilog,ed1,6,0,2016-05-19 18:07:16+00:00,[],None
503,https://github.com/hellokenlee/EmbeddedSystem.git,2014-12-04 07:25:48+00:00,"Labs for EmbeddedSystem, wirte with verilog",0,hellokenlee/EmbeddedSystem,27528605,Verilog,EmbeddedSystem,212,0,2015-01-08 14:27:58+00:00,[],None
504,https://github.com/Monkei/2014-Dlab-FPGAlab3.git,2014-12-24 23:45:40+00:00,,0,Monkei/2014-Dlab-FPGAlab3,28464916,Verilog,2014-Dlab-FPGAlab3,124,0,2014-12-25 13:22:19+00:00,[],None
505,https://github.com/blueworrybear/VLSI_Lab4.git,2014-10-30 01:21:28+00:00,,0,blueworrybear/VLSI_Lab4,25949098,Verilog,VLSI_Lab4,448,0,2014-10-30 01:25:49+00:00,[],None
506,https://github.com/archa347/csc142termproject.git,2014-11-22 20:32:38+00:00,,0,archa347/csc142termproject,27011660,Verilog,csc142termproject,292,0,2014-12-05 00:25:12+00:00,[],None
507,https://github.com/Supergrindstone/Computer-Architecture.git,2014-12-14 23:44:34+00:00,Mohammed kemal Alturk 150108931_ Akif Barur 150111854_Project(2) - 2014 (Datapaths),0,Supergrindstone/Computer-Architecture,28012405,Verilog,Computer-Architecture,1064,0,2015-03-13 18:41:22+00:00,[],None
508,https://github.com/andrewlin16/c16-system.git,2014-12-14 06:11:08+00:00,A complete computer system/console built on top of the c16 ISA,0,andrewlin16/c16-system,27985392,Verilog,c16-system,188,0,2014-12-14 06:11:48+00:00,[],None
509,https://github.com/jjceball/140LCSE.git,2014-12-12 04:25:12+00:00,,0,jjceball/140LCSE,27905180,Verilog,140LCSE,6604,0,2015-03-02 02:08:31+00:00,[],None
510,https://github.com/saitronics/overallmodule.git,2014-11-23 22:23:51+00:00,,0,saitronics/overallmodule,27050354,Verilog,overallmodule,132,0,2014-11-23 22:28:05+00:00,[],None
511,https://github.com/kimjin14/work.git,2014-11-26 19:55:44+00:00,,0,kimjin14/work,27193713,Verilog,work,47980,0,2016-03-04 16:25:00+00:00,[],None
512,https://github.com/myrrlyn/DigitalSystemsProject.git,2014-11-21 19:33:18+00:00,Digital Systems final project -- Verilog to govern an Altera FPGA board,0,myrrlyn/DigitalSystemsProject,26974764,Verilog,DigitalSystemsProject,188,0,2023-01-28 14:23:25+00:00,[],None
513,https://github.com/ziphain/lab06.git,2014-11-27 10:50:29+00:00,,0,ziphain/lab06,27221147,Verilog,lab06,1080,0,2014-12-02 12:08:25+00:00,[],None
514,https://github.com/Gnnng/multi_cycle_cpu.git,2014-10-29 12:18:32+00:00,,0,Gnnng/multi_cycle_cpu,25919506,Verilog,multi_cycle_cpu,360,0,2015-01-10 18:48:49+00:00,[],None
515,https://github.com/WenyuChang/DigitalCircuitImplementation.git,2014-10-29 06:25:15+00:00,Digital Circuit Implementation Project,0,WenyuChang/DigitalCircuitImplementation,25907615,Verilog,DigitalCircuitImplementation,856,0,2014-10-29 06:25:29+00:00,[],None
516,https://github.com/ziphain/lab05.git,2014-11-15 08:31:02+00:00,Integrate GCD(lab01) and LZCE(lab04) alltogether,0,ziphain/lab05,26674130,Verilog,lab05,176,0,2014-11-15 08:33:29+00:00,[],None
517,https://github.com/rbarzic/edn_2015_01_12.git,2015-01-14 18:24:11+00:00,A Verilog implementation of the gating circuit described in EDN : http://www.edn.com/design/systems-design/4438302/Circuit-gates-pulse-train-without-truncating,0,rbarzic/edn_2015_01_12,29258757,Verilog,edn_2015_01_12,220,0,2015-01-14 19:23:15+00:00,[],https://api.github.com/licenses/gpl-2.0
518,https://github.com/gautamad/ECE551.git,2015-02-10 05:27:01+00:00,Spring 2015 ECE 551 ,0,gautamad/ECE551,30576555,Verilog,ECE551,7816,0,2015-04-28 04:19:13+00:00,[],None
519,https://github.com/abusaude/codingground.git,2015-02-04 02:21:40+00:00,Main Repository for Coding Ground,0,abusaude/codingground,30276803,Verilog,codingground,148,0,2015-02-04 07:07:13+00:00,[],None
520,https://github.com/Grimmpdx/ece585_finalproject.git,2015-02-23 00:20:06+00:00,"Repository for ECE 585 final project by Sheetal, Matt, and Chip",0,Grimmpdx/ece585_finalproject,31187774,Verilog,ece585_finalproject,100,0,2016-10-03 22:28:11+00:00,[],None
521,https://github.com/vaishraman/lab6.git,2015-02-20 18:19:30+00:00,,0,vaishraman/lab6,31078043,Verilog,lab6,4776,0,2015-02-20 18:33:15+00:00,[],None
522,https://github.com/agsimeonov/cse490.git,2015-02-26 06:25:25+00:00,CSE 490 - Computer Architecture,0,agsimeonov/cse490,31353669,Verilog,cse490,148,0,2015-03-09 02:03:14+00:00,[],None
523,https://github.com/taftj/DoomLab.git,2015-03-01 00:21:21+00:00,,0,taftj/DoomLab,31481743,Verilog,DoomLab,188,0,2015-03-10 01:07:40+00:00,[],None
524,https://github.com/ECE492-W2015-Group7/SynthesizerPrototypeV2.git,2015-03-02 00:02:40+00:00,,0,ECE492-W2015-Group7/SynthesizerPrototypeV2,31515902,Verilog,SynthesizerPrototypeV2,764,0,2015-03-03 18:57:25+00:00,[],None
525,https://github.com/wgwozdz/Spartan_CPU.git,2014-11-30 23:33:59+00:00,WIP cpu on spartan 3e starter kit.,0,wgwozdz/Spartan_CPU,27354233,Verilog,Spartan_CPU,264,0,2015-04-26 03:42:36+00:00,[],None
526,https://github.com/Zinc-30/HomeWork.git,2014-12-28 11:45:40+00:00,homework projects in ZJU,0,Zinc-30/HomeWork,28560580,Verilog,HomeWork,1736,0,2015-05-12 02:57:28+00:00,[],None
527,https://github.com/Aljeddani/Interfacing-FPGA-with-LCD.git,2015-01-24 22:17:39+00:00,,0,Aljeddani/Interfacing-FPGA-with-LCD,29793705,Verilog,Interfacing-FPGA-with-LCD,128,0,2022-08-19 00:19:28+00:00,[],https://api.github.com/licenses/mit
528,https://github.com/kkudrolli/Matrix-Multiplier.git,2015-01-12 23:06:14+00:00,A matrix multiplier system that multiplies a 64 byte x 64 byte matrix by a 64 byte by 1 byte vector in hardware. This was placed and routed onto an Altera FPGA.,1,kkudrolli/Matrix-Multiplier,29161770,Verilog,Matrix-Multiplier,168,0,2018-01-04 09:23:27+00:00,[],None
529,https://github.com/zizhouzhai/Processor-Design.git,2015-02-02 05:22:34+00:00,,1,zizhouzhai/Processor-Design,30172418,Verilog,Processor-Design,404,0,2015-10-03 03:52:30+00:00,[],None
530,https://github.com/njulimn/single-cycle-CPU.git,2014-10-27 12:56:24+00:00,,0,njulimn/single-cycle-CPU,25818967,Verilog,single-cycle-CPU,148,0,2014-10-27 13:39:50+00:00,[],None
531,https://github.com/ziphain/git-demo.git,2014-10-30 04:21:07+00:00,,0,ziphain/git-demo,25954399,Verilog,git-demo,680,0,2014-10-30 04:21:23+00:00,[],None
532,https://github.com/deyuw/duck-hunt.git,2014-10-26 02:58:35+00:00,,0,deyuw/duck-hunt,25755056,Verilog,duck-hunt,3140,0,2015-02-20 06:32:23+00:00,[],None
533,https://github.com/Fernando-Torres/ISAcontrol.git,2014-11-02 23:19:12+00:00,ISAcontrol,0,Fernando-Torres/ISAcontrol,26096309,Verilog,ISAcontrol,412,0,2014-11-02 23:19:20+00:00,[],None
534,https://github.com/AnthonyVDeCaria/SPI-Connection.git,2015-01-14 21:43:26+00:00,This is hardware code that will connect and read data from a AD7264 ADC. It also provides a model of the AD7264 for testing.,0,AnthonyVDeCaria/SPI-Connection,29267317,Verilog,SPI-Connection,152,0,2015-01-14 22:04:50+00:00,[],https://api.github.com/licenses/mit
535,https://github.com/ajitpunj/181-lab-1.git,2015-01-11 19:05:43+00:00,,0,ajitpunj/181-lab-1,29102350,Verilog,181-lab-1,14492,0,2015-01-13 03:00:58+00:00,[],None
536,https://github.com/pbrit/altera-fpga-hello-world.git,2014-12-06 18:45:30+00:00,Altera FPGA Hello world (blinking 0x00..0xFF),0,pbrit/altera-fpga-hello-world,27644890,Verilog,altera-fpga-hello-world,112,0,2014-12-06 18:45:45+00:00,[],None
537,https://github.com/kyflores/FPU.git,2014-12-11 02:44:53+00:00,"A floating point multicycle ALU for Computer Architecture 2014. Ideally, implements ADD, SUBTRACT, MULT",0,kyflores/FPU,27850843,Verilog,FPU,384,0,2023-01-28 20:28:53+00:00,[],None
538,https://github.com/cyinwei/tamu-ecen-449-microprocessor-system-design.git,2015-02-18 10:01:58+00:00,,0,cyinwei/tamu-ecen-449-microprocessor-system-design,30960234,Verilog,tamu-ecen-449-microprocessor-system-design,4060,0,2015-05-11 19:51:29+00:00,[],None
539,https://github.com/aemylt/fault_tolerant.git,2014-11-03 15:58:05+00:00,,1,aemylt/fault_tolerant,26126282,Verilog,fault_tolerant,11883,0,2015-07-07 15:28:48+00:00,[],None
540,https://github.com/talshorer/verilog.git,2014-11-15 09:11:18+00:00,Record of my learning process of verilog,0,talshorer/verilog,26674954,Verilog,verilog,152,0,2014-11-18 19:00:25+00:00,[],https://api.github.com/licenses/gpl-2.0
541,https://github.com/ormiret/blinkc2.git,2014-11-22 23:04:32+00:00,Blinking lights example project for Cyclone II mini dev boards,0,ormiret/blinkc2,27015482,Verilog,blinkc2,100,0,2014-11-22 23:21:45+00:00,[],None
542,https://github.com/zkytony/DanceDanceRevolution.git,2014-10-19 07:57:15+00:00,Verilog Project - Dance Dance Revolution game on ALTERA DE1 board,0,zkytony/DanceDanceRevolution,25421131,Verilog,DanceDanceRevolution,1972,0,2014-10-19 08:01:46+00:00,[],None
543,https://github.com/Electronics2Group6/Final-Projects-Electronics-2.git,2014-11-17 19:12:40+00:00,,0,Electronics2Group6/Final-Projects-Electronics-2,26772608,Verilog,Final-Projects-Electronics-2,320,0,2014-12-09 02:22:46+00:00,[],None
544,https://github.com/yurez434/project.git,2015-02-06 18:02:46+00:00,mips_32,0,yurez434/project,30425658,Verilog,project,140,0,2015-02-06 18:36:23+00:00,[],None
545,https://github.com/chenwe73/celluar_automation.git,2015-02-01 15:54:40+00:00,ECE241 final project,1,chenwe73/celluar_automation,30150704,Verilog,celluar_automation,120,0,2015-02-01 15:58:31+00:00,[],None
546,https://github.com/curoles/hbblib.git,2014-12-22 23:34:06+00:00,Verilog HDL Basic Block Library,0,curoles/hbblib,28365437,Verilog,hbblib,54,0,2017-06-26 05:08:33+00:00,[],None
547,https://github.com/PhilGabardo/Stacker.git,2014-11-30 23:09:04+00:00,Verilog HDL implementation of the arcade game Stacker.,0,PhilGabardo/Stacker,27353527,Verilog,Stacker,688,0,2014-12-16 03:07:09+00:00,[],None
548,https://github.com/saiyan86/Music_Synthesizer.git,2014-12-02 03:24:04+00:00,,0,saiyan86/Music_Synthesizer,27413066,Verilog,Music_Synthesizer,53368,0,2014-12-02 23:08:08+00:00,[],None
549,https://github.com/dongx-psu/CPU.git,2014-12-09 06:06:46+00:00,Simple 5-level pipeline general purpose CPU written in Verilog.,1,dongx-psu/CPU,27752234,Verilog,CPU,136,0,2023-04-23 04:29:57+00:00,[],None
550,https://github.com/bdeloeste/Character-Table-VGA-Display.git,2014-12-09 05:40:01+00:00,Displays A-Z and 0-9 on 640x480 display,0,bdeloeste/Character-Table-VGA-Display,27751462,Verilog,Character-Table-VGA-Display,132,0,2020-03-01 12:38:41+00:00,[],None
551,https://github.com/pkhermouch/amazer.git,2014-12-03 01:31:51+00:00,Verilog maze generator,0,pkhermouch/amazer,27462998,Verilog,amazer,7664,0,2014-12-12 06:49:11+00:00,[],None
552,https://github.com/a5teri5m/precure_7seg.git,2014-12-10 12:25:33+00:00,,0,a5teri5m/precure_7seg,27818690,Verilog,precure_7seg,100,0,2015-03-14 00:19:49+00:00,[],None
553,https://github.com/varesa/vga_adapter.git,2014-12-14 16:54:44+00:00,,0,varesa/vga_adapter,28000940,Verilog,vga_adapter,156,0,2014-12-14 17:38:10+00:00,[],None
554,https://github.com/the-snowwhite/holosynthI.git,2015-03-01 23:59:35+00:00,,0,the-snowwhite/holosynthI,31515806,Verilog,holosynthI,28704,0,2015-03-02 00:08:48+00:00,[],None
555,https://github.com/ibrumar/pa_project.git,2014-11-15 09:33:27+00:00,,0,ibrumar/pa_project,26675408,Verilog,pa_project,452,0,2015-01-25 15:05:28+00:00,[],None
556,https://github.com/lishuomountain/query_module.git,2014-11-16 14:13:11+00:00,,0,lishuomountain/query_module,26716011,Verilog,query_module,144,0,2014-11-16 14:15:12+00:00,[],None
557,https://github.com/euw15/FPGA-Musician-.git,2014-10-17 01:04:18+00:00,Proyecto Final del Curso Taller Diseño Digital,0,euw15/FPGA-Musician-,25330465,Verilog,FPGA-Musician-,4568,0,2015-08-22 01:34:59+00:00,[],None
558,https://github.com/gazben/Tetrix.git,2014-11-01 22:30:45+00:00,Tetrix is an open source tetris for FPGA-s.,0,gazben/Tetrix,26065139,Verilog,Tetrix,1952,0,2019-02-12 03:57:56+00:00,[],None
559,https://github.com/alexmcmaster/SRAM-controller.git,2014-11-07 23:40:23+00:00,State machine enabling continuous read and write cycles for an HM6116P 2Kx8 SRAM.  Written for a GAL22V10.,0,alexmcmaster/SRAM-controller,26343153,Verilog,SRAM-controller,100,0,2014-11-10 01:44:01+00:00,[],None
560,https://github.com/bshiroma/EE254_final_project.git,2014-11-21 01:15:47+00:00,Final project for USC EE 254,1,bshiroma/EE254_final_project,26939753,Verilog,EE254_final_project,100,0,2014-11-21 01:15:50+00:00,[],None
561,https://github.com/hubgit122/SimpleRISC.git,2014-11-20 12:06:59+00:00,,0,hubgit122/SimpleRISC,26910625,Verilog,SimpleRISC,133,0,2016-11-10 02:25:29+00:00,[],None
562,https://github.com/mygamelife/CU.git,2014-11-19 09:53:44+00:00,Control Unit,0,mygamelife/CU,26854958,Verilog,CU,436,0,2014-11-19 09:54:20+00:00,[],None
563,https://github.com/hosoken/camac_rm.git,2014-12-21 12:42:15+00:00,,0,hosoken/camac_rm,28299232,Verilog,camac_rm,168,0,2014-12-21 12:53:21+00:00,[],None
564,https://github.com/rd2213/TestRepo.git,2015-02-02 09:18:19+00:00,,0,rd2213/TestRepo,30179546,Verilog,TestRepo,136,0,2015-02-02 09:21:11+00:00,[],None
565,https://github.com/qsjiang/ECE492Research.git,2015-02-07 00:56:46+00:00,,0,qsjiang/ECE492Research,30440077,Verilog,ECE492Research,59804,0,2015-03-14 07:37:35+00:00,[],None
566,https://github.com/benkahle/fpga_piano.git,2014-12-09 22:56:08+00:00,,0,benkahle/fpga_piano,27791478,Verilog,fpga_piano,3608,0,2014-12-16 06:44:34+00:00,[],None
567,https://github.com/khalilchatoo/mic8decompressor.git,2015-01-03 05:46:23+00:00,Hardware Implementation of an Image Decompressor,0,khalilchatoo/mic8decompressor,28736179,Verilog,mic8decompressor,932,0,2023-01-28 05:48:09+00:00,[],None
568,https://github.com/EEC181visionaries/Lab-2.git,2015-01-14 00:31:24+00:00,Lab 2,1,EEC181visionaries/Lab-2,29219124,Verilog,Lab-2,176,0,2015-02-20 00:57:49+00:00,[],None
569,https://github.com/sonicyang/CO_LAB5.git,2014-11-26 10:37:24+00:00,Computer Organization LAB 5 Source,0,sonicyang/CO_LAB5,27172031,Verilog,CO_LAB5,6748,0,2014-11-26 10:38:57+00:00,[],None
570,https://github.com/bittenbybytes/FPGA-Stuff.git,2014-11-16 16:47:53+00:00,verilog sandbox projects for mojo 3,0,bittenbybytes/FPGA-Stuff,26720585,Verilog,FPGA-Stuff,344,0,2014-11-17 22:07:05+00:00,[],None
571,https://github.com/augustayu/Tiimer-wiith-miilllliisecond-preciisiion-.git,2014-12-04 07:15:55+00:00,Timer with miilllliisecond preciisiion （0.000s ~ 9.999s) by Verilog,0,augustayu/Tiimer-wiith-miilllliisecond-preciisiion-,27528284,Verilog,Tiimer-wiith-miilllliisecond-preciisiion-,116,0,2014-12-04 07:26:54+00:00,[],None
572,https://github.com/k-nguyen/ECE4740_LABS.git,2014-12-09 08:02:52+00:00,ECE4740 Labs 1-9 and Project,0,k-nguyen/ECE4740_LABS,27756026,Verilog,ECE4740_LABS,328,0,2014-12-23 13:39:04+00:00,[],None
573,https://github.com/cgy0614/local_cde.git,2014-12-06 09:19:44+00:00,practice git,0,cgy0614/local_cde,27629102,Verilog,local_cde,164,0,2014-12-06 09:24:36+00:00,[],None
574,https://github.com/lu-louis/Muticore_Memory_Heirarchy.git,2014-12-10 22:58:27+00:00,,0,lu-louis/Muticore_Memory_Heirarchy,27843902,Verilog,Muticore_Memory_Heirarchy,304,0,2014-12-10 23:05:27+00:00,[],None
575,https://github.com/Jam-G/MIPS.git,2015-01-13 06:10:40+00:00,pipeline CPU,0,Jam-G/MIPS,29175556,Verilog,MIPS,27124,0,2015-01-13 06:21:37+00:00,[],https://api.github.com/licenses/lgpl-3.0
576,https://github.com/zmhbh/FPGA.git,2015-01-15 21:59:15+00:00,SPARTAN6_LX9,0,zmhbh/FPGA,29320296,Verilog,FPGA,4152,0,2015-01-15 22:06:30+00:00,[],None
577,https://github.com/vazmarc/temips.git,2014-10-30 01:53:22+00:00,Open source mips core for the theeducationtransformation.weebly.com project,1,vazmarc/temips,25950071,Verilog,temips,164,0,2014-11-02 04:07:18+00:00,[],None
578,https://github.com/eldesouky/Eclipse-Clock.git,2014-11-10 02:34:49+00:00,Simulating a clock on a working 1200 rpm fan using a seven segment and Altera board,0,eldesouky/Eclipse-Clock,26417800,Verilog,Eclipse-Clock,508,0,2014-11-10 02:37:43+00:00,[],None
579,https://github.com/Monkei/2014-Dlab-FPGAlab1.git,2014-12-11 18:23:39+00:00,,0,Monkei/2014-Dlab-FPGAlab1,27885300,Verilog,2014-Dlab-FPGAlab1,120,0,2014-12-11 18:29:51+00:00,[],None
580,https://github.com/Johnyzheng/ECE352_Final_Project_week1.git,2014-11-22 18:58:38+00:00,,0,Johnyzheng/ECE352_Final_Project_week1,27008982,Verilog,ECE352_Final_Project_week1,3496,0,2014-11-22 19:03:45+00:00,[],None
581,https://github.com/csus-senior-design/templates.git,2015-03-02 23:39:17+00:00,Various templates to be used across projects,0,csus-senior-design/templates,31569542,Verilog,templates,104,0,2015-03-02 23:56:01+00:00,[],None
582,https://github.com/patrickgo29/UpDownCounter.git,2015-02-13 15:35:25+00:00,Up Down Counter using FSM in Verilog HDL Top-down design.,0,patrickgo29/UpDownCounter,30762511,Verilog,UpDownCounter,132,0,2015-02-13 19:09:57+00:00,[],None
583,https://github.com/ECE492-W2015-Group7/MIDIGeneratorPrototype.git,2015-02-23 22:16:12+00:00,,0,ECE492-W2015-Group7/MIDIGeneratorPrototype,31232797,Verilog,MIDIGeneratorPrototype,86132,0,2015-03-25 02:43:10+00:00,[],None
584,https://github.com/jruan/Sha1-Project.git,2015-02-25 23:02:22+00:00,,0,jruan/Sha1-Project,31340443,Verilog,Sha1-Project,144,0,2015-03-12 06:13:21+00:00,[],None
585,https://github.com/horia141/mv-parser.git,2015-02-22 17:58:39+00:00,Transform circuit layout descriptions into Verilog files.,0,horia141/mv-parser,31172729,Verilog,mv-parser,5092,0,2018-05-02 17:17:22+00:00,[],https://api.github.com/licenses/mit
586,https://github.com/jerryweb/Dronin.git,2015-02-27 18:00:04+00:00,EE454 group project,0,jerryweb/Dronin,31432067,Verilog,Dronin,276,0,2015-04-22 19:54:30+00:00,[],None
587,https://github.com/Feri73/DLD-CA.git,2014-10-21 07:32:29+00:00,digital logic design fall 2014  computer assignments,0,Feri73/DLD-CA,25508729,Verilog,DLD-CA,252,0,2024-01-21 04:34:11+00:00,[],None
588,https://github.com/adamyedidia/6111phone2.git,2014-11-26 04:46:05+00:00,,0,adamyedidia/6111phone2,27159994,Verilog,6111phone2,261392,0,2014-12-07 19:52:51+00:00,[],None
589,https://github.com/hme1000000/Mips_single-cycle_implementation.git,2014-12-29 17:29:35+00:00,co_project,0,hme1000000/Mips_single-cycle_implementation,28600064,Verilog,Mips_single-cycle_implementation,132,0,2015-01-02 14:54:01+00:00,[],None
590,https://github.com/alee123/RachelAmandaCompArch.git,2014-12-25 08:00:44+00:00,,0,alee123/RachelAmandaCompArch,28475447,Verilog,RachelAmandaCompArch,132,0,2014-12-25 08:04:27+00:00,[],None
591,https://github.com/quartushaters/project.git,2014-10-22 01:41:21+00:00,project,0,quartushaters/project,25555700,Verilog,project,10488,0,2014-10-28 20:41:50+00:00,[],https://api.github.com/licenses/gpl-2.0
592,https://github.com/kingspp/VLSI-2.0.git,2014-11-24 04:33:44+00:00,A repository consisting Verilog codes for various devices.,0,kingspp/VLSI-2.0,27060735,Verilog,VLSI-2.0,164,0,2014-11-27 03:49:59+00:00,[],None
593,https://github.com/tejas1806/L3-Unified-Cache.git,2014-11-19 06:40:25+00:00,Cache Simulation code,0,tejas1806/L3-Unified-Cache,26848263,Verilog,L3-Unified-Cache,132,0,2014-11-24 22:34:35+00:00,[],None
594,https://github.com/alexjwong/multicycle-cpu.git,2014-11-13 01:28:27+00:00,A 32-bit multicycle CPU.,0,alexjwong/multicycle-cpu,26564676,Verilog,multicycle-cpu,448,0,2014-12-05 20:08:51+00:00,[],None
595,https://github.com/lkostick/SPART.git,2015-01-29 23:51:45+00:00,ECE554 Miniproject,0,lkostick/SPART,30047337,Verilog,SPART,152,0,2015-02-03 22:11:42+00:00,[],None
596,https://github.com/nrthyrk/multicycle-cpu.git,2015-01-30 22:25:36+00:00,Multi-cycle CPU in Verilog HDL on Spartan 3 FPGA board,0,nrthyrk/multicycle-cpu,30093490,Verilog,multicycle-cpu,280,0,2020-08-10 21:46:05+00:00,[],None
597,https://github.com/rumblpak/trafficlight-spartan6.git,2015-01-06 02:08:26+00:00,,0,rumblpak/trafficlight-spartan6,28842196,Verilog,trafficlight-spartan6,332,0,2015-01-06 02:08:32+00:00,[],None
598,https://github.com/patrickgo29/UpDownCounter-8bit.git,2015-02-13 19:18:04+00:00,8-bit UpDownCounter in Verilog HDL.,1,patrickgo29/UpDownCounter-8bit,30771712,Verilog,UpDownCounter-8bit,6300,0,2015-02-13 19:59:03+00:00,[],None
599,https://github.com/ecalfonso/EEC181_Lab4.git,2015-02-16 00:33:43+00:00,Interface between the DE1-SoC Camera and a VGA Display,1,ecalfonso/EEC181_Lab4,30847893,Verilog,EEC181_Lab4,124,0,2015-02-16 00:39:42+00:00,[],None
600,https://github.com/RaviWoods/ImageProcessingWithFPGA.git,2015-03-03 14:06:14+00:00,"1st Year Final Project. We experimented with different Real Time Imaging effects with an FPGA, including a model of Anaglyph 3D",0,RaviWoods/ImageProcessingWithFPGA,31601362,Verilog,ImageProcessingWithFPGA,462288,0,2016-07-30 14:46:44+00:00,[],None
601,https://github.com/sowmyac/Reconfigurable-Logic.git,2015-02-09 17:04:43+00:00,Project Files,1,sowmyac/Reconfigurable-Logic,30547237,Verilog,Reconfigurable-Logic,268,0,2015-02-09 17:15:00+00:00,[],None
602,https://github.com/CWang24/FIFOs.git,2015-02-05 19:43:51+00:00,,0,CWang24/FIFOs,30374648,Verilog,FIFOs,124,0,2015-02-09 03:56:17+00:00,[],None
