{"path":"Revision/TS/MadeEasyTS/FULL/media/Pasted image 20231125222935.png","text":"Q.43 Consider a 5 stage pipeline with Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Write Back (WB) and Memory Access (MA) having latencies (in ns) 3, 8, 5, 6 and 6 respectively. What is average CPI of non-pipeline CPU when speed up achieved by to pipeline is 4? o 1.33 e 1.76 G 114 e 1.66","libVersion":"0.2.3","langs":"eng"}