$comment
	File created using the following command:
		vcd file Lab5Part3.msim.vcd -direction
$end
$date
	Sat May 30 19:28:30 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Lab5Part3_vlg_vec_tst $end
$var reg 2 ! SW [1:0] $end
$var wire 1 " LEDR [9] $end
$var wire 1 # LEDR [8] $end
$var wire 1 $ LEDR [7] $end
$var wire 1 % LEDR [6] $end
$var wire 1 & LEDR [5] $end
$var wire 1 ' LEDR [4] $end
$var wire 1 ( LEDR [3] $end
$var wire 1 ) LEDR [2] $end
$var wire 1 * LEDR [1] $end
$var wire 1 + LEDR [0] $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 3 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 4 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 5 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 6 LEDR[0]~output_o $end
$var wire 1 7 LEDR[1]~output_o $end
$var wire 1 8 LEDR[2]~output_o $end
$var wire 1 9 LEDR[3]~output_o $end
$var wire 1 : LEDR[4]~output_o $end
$var wire 1 ; LEDR[5]~output_o $end
$var wire 1 < LEDR[6]~output_o $end
$var wire 1 = LEDR[7]~output_o $end
$var wire 1 > LEDR[8]~output_o $end
$var wire 1 ? LEDR[9]~output_o $end
$var wire 1 @ SW[0]~input_o $end
$var wire 1 A SW[1]~input_o $end
$var wire 1 B SW[1]~inputclkctrl_outclk $end
$var wire 1 C FF|Qa~combout $end
$var wire 1 D FF|Qb~q $end
$var wire 1 E FF|Qc~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0,
1-
x.
1/
10
11
02
z3
z4
z5
x6
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
xC
0D
0E
$end
#1000000
b1 !
1@
#1750000
b11 !
1A
1B
1C
16
1+
1D
17
1*
#2000000
b10 !
0@
0C
06
0+
#3000000
b11 !
1@
1C
16
1+
#3500000
b1 !
0A
0B
1E
18
1)
#4000000
b0 !
0@
#5000000
b1 !
1@
#5250000
b11 !
1A
1B
#6000000
b10 !
0@
0C
06
0+
#7000000
b0 !
b1 !
0A
1@
0B
#8000000
b0 !
0@
#8750000
b10 !
1A
1B
0D
07
0*
#9000000
b11 !
1@
1C
16
1+
#10000000
b10 !
0@
0C
06
0+
#10500000
b0 !
0A
0B
0E
08
0)
#11000000
b1 !
1@
#12000000
b0 !
0@
#12250000
b10 !
1A
1B
#13000000
b11 !
1@
1C
16
1+
#14000000
b1 !
b0 !
0A
0@
0B
#15000000
b1 !
1@
#15750000
b11 !
1A
1B
1D
17
1*
#16000000
