From 0591bfd6a8da35088475f0b910fc7ae2f77ba451 Mon Sep 17 00:00:00 2001
From: wwd <ericrock@foxmail.com>
Date: Thu, 16 Feb 2017 17:04:17 +0800
Subject: [PATCH] sunxi: h3: Fix PLL1 setup to never use dividers

---
 arch/arm/mach-sunxi/clock_sun6i.c | 7 +++----
 1 file changed, 3 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-sunxi/clock_sun6i.c b/arch/arm/mach-sunxi/clock_sun6i.c
index 4762fbf0c3..170f534423 100644
--- a/arch/arm/mach-sunxi/clock_sun6i.c
+++ b/arch/arm/mach-sunxi/clock_sun6i.c
@@ -119,11 +119,10 @@ void clock_set_pll1(unsigned int clk)
 	int k = 1;
 	int m = 1;

-	if (clk > 1152000000) {
+	if (clk >= 1368000000) {
+ 		k = 3;
+	} else if (clk >= 768000000) {
 		k = 2;
-	} else if (clk > 768000000) {
-		k = 3;
-		m = 2;
 	}

 	/* Switch to 24MHz clock while changing PLL1 */
