
Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.7V	    VDD
Using Power View: default_setup_view.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: GCN
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4929.8)
Total number of fetched objects 24926
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 24934,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4941.8 CPU=0:00:03.5 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=4941.8 CPU=0:00:03.8 REAL=0:00:04.0)
Save waveform /scratch/bhuang/lab4/innovus/innovus_temp_109833_1a8a6c58-669c-4d03-9cc0-b15ffeb5dd0d_toolsession-0156-5cd8464d69-zdwk2_bhuang_AqYaDx/.AAE_Dw7LiL/.AAE_109833_1a8a6c58-669c-4d03-9cc0-b15ffeb5dd0d/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 6280.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 6280.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4940.52)
Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 38. 
Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 24926. 
Total number of fetched objects 24926
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 24934,  0.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=4948.3 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4948.3 CPU=0:00:00.2 REAL=0:00:00.0)
Load RC corner of view default_setup_view

Begin Power Analysis

             0V	    VSS
           0.7V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4942.64MB/7997.47MB/5065.49MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4942.64MB/7997.47MB/5065.49MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4944.14MB/7997.47MB/5065.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4944.14MB/7997.47MB/5065.49MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT)
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 10%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 20%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 30%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 40%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 50%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 60%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 70%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 80%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 90%

Finished Levelizing
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT)

Starting Activity Propagation
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 10%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 20%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 30%

Finished Activity Propagation
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4944.14MB/7997.47MB/5065.49MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIELOx1_ASAP7_75t_R                       internal power, 



Starting Calculating power
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT)
 ... Calculating switching power
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 10%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 20%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 30%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 40%
2025-Dec-07 18:33:27 (2025-Dec-07 18:33:27 GMT): 50%
 ... Calculating internal and leakage power
2025-Dec-07 18:33:28 (2025-Dec-07 18:33:28 GMT): 60%
2025-Dec-07 18:33:28 (2025-Dec-07 18:33:28 GMT): 70%
2025-Dec-07 18:33:28 (2025-Dec-07 18:33:28 GMT): 80%
2025-Dec-07 18:33:29 (2025-Dec-07 18:33:29 GMT): 90%

Finished Calculating power
2025-Dec-07 18:33:29 (2025-Dec-07 18:33:29 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4948.64MB/7997.47MB/5065.49MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4948.64MB/7997.47MB/5065.49MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4948.64MB/7997.47MB/5065.49MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4948.64MB/7997.47MB/5065.49MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4948.64MB/7997.47MB/5065.49MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.12-s091_1 (64bit) 07/30/2024 16:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-Dec-07 18:33:29 (2025-Dec-07 18:33:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: GCN
*
*	Liberty Libraries used:
*	        default_setup_view: /scratch/bhuang/lab4/innovus/GCN_6_Pin.enc.dat/libs/mmmc/asap7sc7p5t_INVBUF_RVT_TT_nldm_220122.lib
*	        default_setup_view: /scratch/bhuang/lab4/innovus/GCN_6_Pin.enc.dat/libs/mmmc/asap7sc7p5t_AO_RVT_TT_nldm_211120.lib
*	        default_setup_view: /scratch/bhuang/lab4/innovus/GCN_6_Pin.enc.dat/libs/mmmc/asap7sc7p5t_OA_RVT_TT_nldm_211120.lib
*	        default_setup_view: /scratch/bhuang/lab4/innovus/GCN_6_Pin.enc.dat/libs/mmmc/asap7sc7p5t_SEQ_RVT_TT_nldm_201020.lib
*	        default_setup_view: /scratch/bhuang/lab4/innovus/GCN_6_Pin.enc.dat/libs/mmmc/asap7sc7p5t_SIMPLE_RVT_TT_nldm_211120.lib
*
*	Parasitic Files used:
*
*       Power View : default_setup_view
*
*       User-Defined Activity : N.A.
*
*       Activity File: N.A.
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: 0.200000
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-12 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        3.78770687 	   46.6775%
Total Switching Power:       4.32487041 	   53.2972%
Total Leakage Power:         0.00205256 	    0.0253%
Total Power:                 8.11462984
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         1.745      0.1591   0.0003978       1.904       23.47
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                       1.94        3.72     0.00164       5.661       69.77
Clock (Combinational)             0.1033      0.4457    1.49e-05       0.549       6.765
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              3.788       4.325    0.002053       8.115         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.7      3.788       4.325    0.002053       8.115         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                               0.1033      0.4457    1.49e-05       0.549       6.765
-----------------------------------------------------------------------------------------
Total                             0.1033      0.4457    1.49e-05       0.549       6.765
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  1999.9999 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_01140 (BUFx10_ASAP7_75t_R):          0.03326
*              Highest Leakage Power:         CTS_cdb_buf_01214 (BUFx12f_ASAP7_75t_R):        8.185e-07
*                Total Cap:      4.16332e-11 F
*                Total instances in design: 24107
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4957.33MB/8002.72MB/5065.49MB)

