// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_mod")
  (DATE "07/30/2017 10:21:01")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (231:231:231))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (777:777:777) (834:834:834))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2649:2649:2649))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2619:2619:2619))
        (PORT d[1] (3193:3193:3193) (3643:3643:3643))
        (PORT d[2] (1958:1958:1958) (2286:2286:2286))
        (PORT d[3] (2978:2978:2978) (3468:3468:3468))
        (PORT d[4] (4388:4388:4388) (5039:5039:5039))
        (PORT d[5] (1666:1666:1666) (1979:1979:1979))
        (PORT d[6] (3186:3186:3186) (3711:3711:3711))
        (PORT d[7] (2031:2031:2031) (2363:2363:2363))
        (PORT d[8] (2476:2476:2476) (2881:2881:2881))
        (PORT d[9] (3335:3335:3335) (3847:3847:3847))
        (PORT d[10] (1894:1894:1894) (2199:2199:2199))
        (PORT d[11] (3049:3049:3049) (3562:3562:3562))
        (PORT d[12] (1629:1629:1629) (1899:1899:1899))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1562:1562:1562))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (4433:4433:4433))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2384:2384:2384))
        (PORT d[1] (3283:3283:3283) (3762:3762:3762))
        (PORT d[2] (2431:2431:2431) (2838:2838:2838))
        (PORT d[3] (3070:3070:3070) (3530:3530:3530))
        (PORT d[4] (2719:2719:2719) (3164:3164:3164))
        (PORT d[5] (2294:2294:2294) (2693:2693:2693))
        (PORT d[6] (1736:1736:1736) (2043:2043:2043))
        (PORT d[7] (3540:3540:3540) (4110:4110:4110))
        (PORT d[8] (2782:2782:2782) (3232:3232:3232))
        (PORT d[9] (2483:2483:2483) (2916:2916:2916))
        (PORT d[10] (1832:1832:1832) (2137:2137:2137))
        (PORT d[11] (2726:2726:2726) (3234:3234:3234))
        (PORT d[12] (3459:3459:3459) (4087:4087:4087))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2042:2042:2042))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2698:2698:2698))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2345:2345:2345))
        (PORT d[1] (2981:2981:2981) (3421:3421:3421))
        (PORT d[2] (2872:2872:2872) (3380:3380:3380))
        (PORT d[3] (2953:2953:2953) (3415:3415:3415))
        (PORT d[4] (4072:4072:4072) (4649:4649:4649))
        (PORT d[5] (2493:2493:2493) (2891:2891:2891))
        (PORT d[6] (3002:3002:3002) (3491:3491:3491))
        (PORT d[7] (2974:2974:2974) (3478:3478:3478))
        (PORT d[8] (1990:1990:1990) (2313:2313:2313))
        (PORT d[9] (2927:2927:2927) (3358:3358:3358))
        (PORT d[10] (1416:1416:1416) (1643:1643:1643))
        (PORT d[11] (2504:2504:2504) (2930:2930:2930))
        (PORT d[12] (2524:2524:2524) (2955:2955:2955))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1499:1499:1499))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3712:3712:3712))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2345:2345:2345))
        (PORT d[1] (3494:3494:3494) (4005:4005:4005))
        (PORT d[2] (2310:2310:2310) (2711:2711:2711))
        (PORT d[3] (3915:3915:3915) (4536:4536:4536))
        (PORT d[4] (3020:3020:3020) (3505:3505:3505))
        (PORT d[5] (2001:2001:2001) (2314:2314:2314))
        (PORT d[6] (2584:2584:2584) (3043:3043:3043))
        (PORT d[7] (3465:3465:3465) (4006:4006:4006))
        (PORT d[8] (2899:2899:2899) (3347:3347:3347))
        (PORT d[9] (2297:2297:2297) (2700:2700:2700))
        (PORT d[10] (2496:2496:2496) (2916:2916:2916))
        (PORT d[11] (1837:1837:1837) (2179:2179:2179))
        (PORT d[12] (2903:2903:2903) (3412:3412:3412))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1748:1748:1748))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2575:2575:2575))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1697:1697:1697))
        (PORT d[1] (1055:1055:1055) (1219:1219:1219))
        (PORT d[2] (2259:2259:2259) (2653:2653:2653))
        (PORT d[3] (3173:3173:3173) (3695:3695:3695))
        (PORT d[4] (4943:4943:4943) (5681:5681:5681))
        (PORT d[5] (2204:2204:2204) (2590:2590:2590))
        (PORT d[6] (3824:3824:3824) (4422:4422:4422))
        (PORT d[7] (2426:2426:2426) (2814:2814:2814))
        (PORT d[8] (2847:2847:2847) (3314:3314:3314))
        (PORT d[9] (3184:3184:3184) (3680:3680:3680))
        (PORT d[10] (2045:2045:2045) (2371:2371:2371))
        (PORT d[11] (3436:3436:3436) (4005:4005:4005))
        (PORT d[12] (2016:2016:2016) (2348:2348:2348))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1655:1655:1655))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4816:4816:4816))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2153:2153:2153))
        (PORT d[1] (3648:3648:3648) (4171:4171:4171))
        (PORT d[2] (2987:2987:2987) (3478:3478:3478))
        (PORT d[3] (3633:3633:3633) (4178:4178:4178))
        (PORT d[4] (3276:3276:3276) (3803:3803:3803))
        (PORT d[5] (1280:1280:1280) (1484:1484:1484))
        (PORT d[6] (2258:2258:2258) (2639:2639:2639))
        (PORT d[7] (3270:3270:3270) (3772:3772:3772))
        (PORT d[8] (2946:2946:2946) (3426:3426:3426))
        (PORT d[9] (2903:2903:2903) (3411:3411:3411))
        (PORT d[10] (3239:3239:3239) (3782:3782:3782))
        (PORT d[11] (3281:3281:3281) (3866:3866:3866))
        (PORT d[12] (2403:2403:2403) (2824:2824:2824))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1349:1349:1349))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2378:2378:2378))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1557:1557:1557))
        (PORT d[1] (3848:3848:3848) (4381:4381:4381))
        (PORT d[2] (2076:2076:2076) (2444:2444:2444))
        (PORT d[3] (3131:3131:3131) (3641:3641:3641))
        (PORT d[4] (4759:4759:4759) (5468:5468:5468))
        (PORT d[5] (2031:2031:2031) (2389:2389:2389))
        (PORT d[6] (3665:3665:3665) (4245:4245:4245))
        (PORT d[7] (2394:2394:2394) (2769:2769:2769))
        (PORT d[8] (2660:2660:2660) (3099:3099:3099))
        (PORT d[9] (2551:2551:2551) (2908:2908:2908))
        (PORT d[10] (1899:1899:1899) (2211:2211:2211))
        (PORT d[11] (3438:3438:3438) (4012:4012:4012))
        (PORT d[12] (1847:1847:1847) (2155:2155:2155))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2348:2348:2348))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (4625:4625:4625))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2195:2195:2195))
        (PORT d[1] (3632:3632:3632) (4154:4154:4154))
        (PORT d[2] (2797:2797:2797) (3259:3259:3259))
        (PORT d[3] (3468:3468:3468) (3990:3990:3990))
        (PORT d[4] (3106:3106:3106) (3608:3608:3608))
        (PORT d[5] (2812:2812:2812) (3295:3295:3295))
        (PORT d[6] (2081:2081:2081) (2438:2438:2438))
        (PORT d[7] (3292:3292:3292) (3798:3798:3798))
        (PORT d[8] (2768:2768:2768) (3220:3220:3220))
        (PORT d[9] (2701:2701:2701) (3175:3175:3175))
        (PORT d[10] (3065:3065:3065) (3587:3587:3587))
        (PORT d[11] (3107:3107:3107) (3670:3670:3670))
        (PORT d[12] (3813:3813:3813) (4494:4494:4494))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2705:2705:2705))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2853:2853:2853))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2302:2302:2302))
        (PORT d[1] (2992:2992:2992) (3436:3436:3436))
        (PORT d[2] (2884:2884:2884) (3390:3390:3390))
        (PORT d[3] (2787:2787:2787) (3226:3226:3226))
        (PORT d[4] (3891:3891:3891) (4445:4445:4445))
        (PORT d[5] (2501:2501:2501) (2896:2896:2896))
        (PORT d[6] (3039:3039:3039) (3546:3546:3546))
        (PORT d[7] (3137:3137:3137) (3661:3661:3661))
        (PORT d[8] (2048:2048:2048) (2377:2377:2377))
        (PORT d[9] (2915:2915:2915) (3346:3346:3346))
        (PORT d[10] (1424:1424:1424) (1652:1652:1652))
        (PORT d[11] (2684:2684:2684) (3139:3139:3139))
        (PORT d[12] (2347:2347:2347) (2754:2754:2754))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2353:2353:2353))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3679:3679:3679))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2341:2341:2341))
        (PORT d[1] (3510:3510:3510) (4029:4029:4029))
        (PORT d[2] (2345:2345:2345) (2734:2734:2734))
        (PORT d[3] (3921:3921:3921) (4545:4545:4545))
        (PORT d[4] (3009:3009:3009) (3494:3494:3494))
        (PORT d[5] (1759:1759:1759) (2044:2044:2044))
        (PORT d[6] (2433:2433:2433) (2870:2870:2870))
        (PORT d[7] (3323:3323:3323) (3857:3857:3857))
        (PORT d[8] (2761:2761:2761) (3189:3189:3189))
        (PORT d[9] (2302:2302:2302) (2710:2710:2710))
        (PORT d[10] (2465:2465:2465) (2880:2880:2880))
        (PORT d[11] (1832:1832:1832) (2175:2175:2175))
        (PORT d[12] (2731:2731:2731) (3216:3216:3216))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2053:2053:2053))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2739:2739:2739))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2128:2128:2128) (2427:2427:2427))
        (PORT d[1] (3009:3009:3009) (3450:3450:3450))
        (PORT d[2] (3481:3481:3481) (4088:4088:4088))
        (PORT d[3] (3303:3303:3303) (3841:3841:3841))
        (PORT d[4] (4291:4291:4291) (4910:4910:4910))
        (PORT d[5] (1870:1870:1870) (2211:2211:2211))
        (PORT d[6] (3537:3537:3537) (4129:4129:4129))
        (PORT d[7] (3497:3497:3497) (4092:4092:4092))
        (PORT d[8] (2175:2175:2175) (2516:2516:2516))
        (PORT d[9] (3370:3370:3370) (3910:3910:3910))
        (PORT d[10] (1766:1766:1766) (2028:2028:2028))
        (PORT d[11] (2901:2901:2901) (3400:3400:3400))
        (PORT d[12] (1829:1829:1829) (2131:2131:2131))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1572:1572:1572))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3583:3583:3583) (4176:4176:4176))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2921:2921:2921))
        (PORT d[1] (3306:3306:3306) (3783:3783:3783))
        (PORT d[2] (2298:2298:2298) (2682:2682:2682))
        (PORT d[3] (3189:3189:3189) (3682:3682:3682))
        (PORT d[4] (2919:2919:2919) (3391:3391:3391))
        (PORT d[5] (2277:2277:2277) (2616:2616:2616))
        (PORT d[6] (1829:1829:1829) (2165:2165:2165))
        (PORT d[7] (3609:3609:3609) (4190:4190:4190))
        (PORT d[8] (2829:2829:2829) (3287:3287:3287))
        (PORT d[9] (2558:2558:2558) (2988:2988:2988))
        (PORT d[10] (2898:2898:2898) (3395:3395:3395))
        (PORT d[11] (2414:2414:2414) (2841:2841:2841))
        (PORT d[12] (3304:3304:3304) (3898:3898:3898))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1706:1706:1706))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2730:2730:2730))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2418:2418:2418))
        (PORT d[1] (2881:2881:2881) (3310:3310:3310))
        (PORT d[2] (3318:3318:3318) (3910:3910:3910))
        (PORT d[3] (3114:3114:3114) (3618:3618:3618))
        (PORT d[4] (4159:4159:4159) (4767:4767:4767))
        (PORT d[5] (1862:1862:1862) (2202:2202:2202))
        (PORT d[6] (3536:3536:3536) (4128:4128:4128))
        (PORT d[7] (3561:3561:3561) (4163:4163:4163))
        (PORT d[8] (2331:2331:2331) (2693:2693:2693))
        (PORT d[9] (3385:3385:3385) (3920:3920:3920))
        (PORT d[10] (1766:1766:1766) (2029:2029:2029))
        (PORT d[11] (2902:2902:2902) (3405:3405:3405))
        (PORT d[12] (1842:1842:1842) (2147:2147:2147))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1861:1861:1861))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (4179:4179:4179))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2742:2742:2742))
        (PORT d[1] (3470:3470:3470) (3963:3963:3963))
        (PORT d[2] (2319:2319:2319) (2707:2707:2707))
        (PORT d[3] (3176:3176:3176) (3666:3666:3666))
        (PORT d[4] (2907:2907:2907) (3377:3377:3377))
        (PORT d[5] (2120:2120:2120) (2441:2441:2441))
        (PORT d[6] (1909:1909:1909) (2244:2244:2244))
        (PORT d[7] (3672:3672:3672) (4259:4259:4259))
        (PORT d[8] (2801:2801:2801) (3251:3251:3251))
        (PORT d[9] (2371:2371:2371) (2768:2768:2768))
        (PORT d[10] (2885:2885:2885) (3372:3372:3372))
        (PORT d[11] (2276:2276:2276) (2692:2692:2692))
        (PORT d[12] (3276:3276:3276) (3864:3864:3864))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1571:1571:1571))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2458:2458:2458))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2806:2806:2806))
        (PORT d[1] (3981:3981:3981) (4571:4571:4571))
        (PORT d[2] (1369:1369:1369) (1604:1604:1604))
        (PORT d[3] (3458:3458:3458) (3993:3993:3993))
        (PORT d[4] (3676:3676:3676) (4209:4209:4209))
        (PORT d[5] (2624:2624:2624) (3032:3032:3032))
        (PORT d[6] (2264:2264:2264) (2602:2602:2602))
        (PORT d[7] (2152:2152:2152) (2461:2461:2461))
        (PORT d[8] (2788:2788:2788) (3262:3262:3262))
        (PORT d[9] (3355:3355:3355) (3874:3874:3874))
        (PORT d[10] (2345:2345:2345) (2735:2735:2735))
        (PORT d[11] (2112:2112:2112) (2446:2446:2446))
        (PORT d[12] (1220:1220:1220) (1411:1411:1411))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1797:1797:1797))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2630:2630:2630))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (3471:3471:3471))
        (PORT d[1] (2981:2981:2981) (3391:3391:3391))
        (PORT d[2] (1961:1961:1961) (2269:2269:2269))
        (PORT d[3] (3048:3048:3048) (3490:3490:3490))
        (PORT d[4] (2579:2579:2579) (2976:2976:2976))
        (PORT d[5] (1587:1587:1587) (1856:1856:1856))
        (PORT d[6] (2065:2065:2065) (2409:2409:2409))
        (PORT d[7] (2837:2837:2837) (3266:3266:3266))
        (PORT d[8] (2561:2561:2561) (2973:2973:2973))
        (PORT d[9] (3582:3582:3582) (4121:4121:4121))
        (PORT d[10] (2273:2273:2273) (2666:2666:2666))
        (PORT d[11] (2230:2230:2230) (2645:2645:2645))
        (PORT d[12] (3829:3829:3829) (4424:4424:4424))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1390:1390:1390))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2485:2485:2485))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2196:2196:2196))
        (PORT d[1] (3010:3010:3010) (3462:3462:3462))
        (PORT d[2] (3487:3487:3487) (4092:4092:4092))
        (PORT d[3] (3511:3511:3511) (4079:4079:4079))
        (PORT d[4] (4329:4329:4329) (4961:4961:4961))
        (PORT d[5] (2062:2062:2062) (2435:2435:2435))
        (PORT d[6] (3663:3663:3663) (4283:4283:4283))
        (PORT d[7] (3823:3823:3823) (4456:4456:4456))
        (PORT d[8] (2801:2801:2801) (3225:3225:3225))
        (PORT d[9] (3666:3666:3666) (4244:4244:4244))
        (PORT d[10] (1778:1778:1778) (2050:2050:2050))
        (PORT d[11] (3089:3089:3089) (3615:3615:3615))
        (PORT d[12] (2053:2053:2053) (2398:2398:2398))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2419:2419:2419))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3963:3963:3963))
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2560:2560:2560))
        (PORT d[1] (3618:3618:3618) (4133:4133:4133))
        (PORT d[2] (2507:2507:2507) (2930:2930:2930))
        (PORT d[3] (3363:3363:3363) (3877:3877:3877))
        (PORT d[4] (3089:3089:3089) (3583:3583:3583))
        (PORT d[5] (1952:1952:1952) (2255:2255:2255))
        (PORT d[6] (2275:2275:2275) (2670:2670:2670))
        (PORT d[7] (3309:3309:3309) (3822:3822:3822))
        (PORT d[8] (2809:2809:2809) (3264:3264:3264))
        (PORT d[9] (2367:2367:2367) (2771:2771:2771))
        (PORT d[10] (3034:3034:3034) (3543:3543:3543))
        (PORT d[11] (2423:2423:2423) (2858:2858:2858))
        (PORT d[12] (3474:3474:3474) (4100:4100:4100))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2224:2224:2224))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2697:2697:2697))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (2138:2138:2138))
        (PORT d[1] (2833:2833:2833) (3253:3253:3253))
        (PORT d[2] (2865:2865:2865) (3368:3368:3368))
        (PORT d[3] (2798:2798:2798) (3236:3236:3236))
        (PORT d[4] (3709:3709:3709) (4240:4240:4240))
        (PORT d[5] (2502:2502:2502) (2897:2897:2897))
        (PORT d[6] (3008:3008:3008) (3512:3512:3512))
        (PORT d[7] (2995:2995:2995) (3500:3500:3500))
        (PORT d[8] (2054:2054:2054) (2383:2383:2383))
        (PORT d[9] (2754:2754:2754) (3161:3161:3161))
        (PORT d[10] (1595:1595:1595) (1849:1849:1849))
        (PORT d[11] (2670:2670:2670) (3122:3122:3122))
        (PORT d[12] (2331:2331:2331) (2726:2726:2726))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2583:2583:2583))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3680:3680:3680))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2321:2321:2321))
        (PORT d[1] (3333:3333:3333) (3832:3832:3832))
        (PORT d[2] (2345:2345:2345) (2740:2740:2740))
        (PORT d[3] (4054:4054:4054) (4683:4683:4683))
        (PORT d[4] (2819:2819:2819) (3271:3271:3271))
        (PORT d[5] (1808:1808:1808) (2091:2091:2091))
        (PORT d[6] (2295:2295:2295) (2722:2722:2722))
        (PORT d[7] (3331:3331:3331) (3865:3865:3865))
        (PORT d[8] (2740:2740:2740) (3164:3164:3164))
        (PORT d[9] (2276:2276:2276) (2675:2675:2675))
        (PORT d[10] (2302:2302:2302) (2698:2698:2698))
        (PORT d[11] (1982:1982:1982) (2335:2335:2335))
        (PORT d[12] (2741:2741:2741) (3227:3227:3227))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1884:1884:1884))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2114:2114:2114) (2451:2451:2451))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (2968:2968:2968))
        (PORT d[1] (2790:2790:2790) (3199:3199:3199))
        (PORT d[2] (2699:2699:2699) (3171:3171:3171))
        (PORT d[3] (3003:3003:3003) (3462:3462:3462))
        (PORT d[4] (3524:3524:3524) (4005:4005:4005))
        (PORT d[5] (1762:1762:1762) (2055:2055:2055))
        (PORT d[6] (2820:2820:2820) (3287:3287:3287))
        (PORT d[7] (2781:2781:2781) (3252:3252:3252))
        (PORT d[8] (2207:2207:2207) (2548:2548:2548))
        (PORT d[9] (3063:3063:3063) (3506:3506:3506))
        (PORT d[10] (1522:1522:1522) (1769:1769:1769))
        (PORT d[11] (2459:2459:2459) (2876:2876:2876))
        (PORT d[12] (2305:2305:2305) (2686:2686:2686))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2201:2201:2201))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3583:3583:3583))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2148:2148:2148))
        (PORT d[1] (2949:2949:2949) (3386:3386:3386))
        (PORT d[2] (2558:2558:2558) (2994:2994:2994))
        (PORT d[3] (4038:4038:4038) (4651:4651:4651))
        (PORT d[4] (3581:3581:3581) (4148:4148:4148))
        (PORT d[5] (2926:2926:2926) (3399:3399:3399))
        (PORT d[6] (2397:2397:2397) (2811:2811:2811))
        (PORT d[7] (3080:3080:3080) (3524:3524:3524))
        (PORT d[8] (2910:2910:2910) (3354:3354:3354))
        (PORT d[9] (2496:2496:2496) (2932:2932:2932))
        (PORT d[10] (2754:2754:2754) (3191:3191:3191))
        (PORT d[11] (2276:2276:2276) (2671:2671:2671))
        (PORT d[12] (3411:3411:3411) (3982:3982:3982))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2168:2168:2168))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2246:2246:2246))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2685:2685:2685))
        (PORT d[1] (2786:2786:2786) (3189:3189:3189))
        (PORT d[2] (2821:2821:2821) (3307:3307:3307))
        (PORT d[3] (3166:3166:3166) (3649:3649:3649))
        (PORT d[4] (2806:2806:2806) (3212:3212:3212))
        (PORT d[5] (2104:2104:2104) (2462:2462:2462))
        (PORT d[6] (3411:3411:3411) (3927:3927:3927))
        (PORT d[7] (3259:3259:3259) (3779:3779:3779))
        (PORT d[8] (2162:2162:2162) (2488:2488:2488))
        (PORT d[9] (3675:3675:3675) (4206:4206:4206))
        (PORT d[10] (2376:2376:2376) (2726:2726:2726))
        (PORT d[11] (2257:2257:2257) (2632:2632:2632))
        (PORT d[12] (1891:1891:1891) (2226:2226:2226))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2302:2302:2302))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3667:3667:3667))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2236:2236:2236))
        (PORT d[1] (1243:1243:1243) (1440:1440:1440))
        (PORT d[2] (2789:2789:2789) (3232:3232:3232))
        (PORT d[3] (1159:1159:1159) (1338:1338:1338))
        (PORT d[4] (3562:3562:3562) (4116:4116:4116))
        (PORT d[5] (2556:2556:2556) (2977:2977:2977))
        (PORT d[6] (2029:2029:2029) (2392:2392:2392))
        (PORT d[7] (2386:2386:2386) (2747:2747:2747))
        (PORT d[8] (3425:3425:3425) (3974:3974:3974))
        (PORT d[9] (1862:1862:1862) (2189:2189:2189))
        (PORT d[10] (2020:2020:2020) (2366:2366:2366))
        (PORT d[11] (2596:2596:2596) (3017:3017:3017))
        (PORT d[12] (2609:2609:2609) (3036:3036:3036))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1315:1315:1315))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2455:2455:2455))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2777:2777:2777))
        (PORT d[1] (2620:2620:2620) (3011:3011:3011))
        (PORT d[2] (2939:2939:2939) (3426:3426:3426))
        (PORT d[3] (2970:2970:2970) (3420:3420:3420))
        (PORT d[4] (3339:3339:3339) (3791:3791:3791))
        (PORT d[5] (1751:1751:1751) (2044:2044:2044))
        (PORT d[6] (2784:2784:2784) (3247:3247:3247))
        (PORT d[7] (2766:2766:2766) (3234:3234:3234))
        (PORT d[8] (2024:2024:2024) (2334:2334:2334))
        (PORT d[9] (2868:2868:2868) (3282:3282:3282))
        (PORT d[10] (1514:1514:1514) (1757:1757:1757))
        (PORT d[11] (2989:2989:2989) (3492:3492:3492))
        (PORT d[12] (2462:2462:2462) (2864:2864:2864))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1498:1498:1498))
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3399:3399:3399))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1937:1937:1937))
        (PORT d[1] (2757:2757:2757) (3167:3167:3167))
        (PORT d[2] (2560:2560:2560) (2995:2995:2995))
        (PORT d[3] (3865:3865:3865) (4459:4459:4459))
        (PORT d[4] (3766:3766:3766) (4359:4359:4359))
        (PORT d[5] (2751:2751:2751) (3199:3199:3199))
        (PORT d[6] (2225:2225:2225) (2617:2617:2617))
        (PORT d[7] (2912:2912:2912) (3333:3333:3333))
        (PORT d[8] (2707:2707:2707) (3118:3118:3118))
        (PORT d[9] (2396:2396:2396) (2786:2786:2786))
        (PORT d[10] (2602:2602:2602) (3023:3023:3023))
        (PORT d[11] (2123:2123:2123) (2503:2503:2503))
        (PORT d[12] (3258:3258:3258) (3813:3813:3813))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1807:1807:1807))
        (PORT clk (1372:1372:1372) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2788:2788:2788))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1148:1148:1148))
        (PORT d[1] (869:869:869) (1006:1006:1006))
        (PORT d[2] (2469:2469:2469) (2902:2902:2902))
        (PORT d[3] (3357:3357:3357) (3904:3904:3904))
        (PORT d[4] (5120:5120:5120) (5882:5882:5882))
        (PORT d[5] (697:697:697) (806:806:806))
        (PORT d[6] (3993:3993:3993) (4611:4611:4611))
        (PORT d[7] (2597:2597:2597) (3006:3006:3006))
        (PORT d[8] (3031:3031:3031) (3523:3523:3523))
        (PORT d[9] (2365:2365:2365) (2699:2699:2699))
        (PORT d[10] (2203:2203:2203) (2545:2545:2545))
        (PORT d[11] (3618:3618:3618) (4212:4212:4212))
        (PORT d[12] (2197:2197:2197) (2553:2553:2553))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2143:2143:2143))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4293:4293:4293) (4999:4999:4999))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2111:2111:2111))
        (PORT d[1] (3074:3074:3074) (3520:3520:3520))
        (PORT d[2] (3174:3174:3174) (3694:3694:3694))
        (PORT d[3] (1351:1351:1351) (1571:1571:1571))
        (PORT d[4] (2475:2475:2475) (2874:2874:2874))
        (PORT d[5] (1094:1094:1094) (1273:1273:1273))
        (PORT d[6] (2458:2458:2458) (2872:2872:2872))
        (PORT d[7] (3094:3094:3094) (3575:3575:3575))
        (PORT d[8] (2591:2591:2591) (3006:3006:3006))
        (PORT d[9] (1610:1610:1610) (1866:1866:1866))
        (PORT d[10] (3422:3422:3422) (3991:3991:3991))
        (PORT d[11] (2300:2300:2300) (2731:2731:2731))
        (PORT d[12] (2390:2390:2390) (2809:2809:2809))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1382:1382:1382))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2243:2243:2243))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2986:2986:2986))
        (PORT d[1] (3571:3571:3571) (4062:4062:4062))
        (PORT d[2] (1157:1157:1157) (1349:1349:1349))
        (PORT d[3] (4004:4004:4004) (4610:4610:4610))
        (PORT d[4] (2745:2745:2745) (3114:3114:3114))
        (PORT d[5] (1356:1356:1356) (1605:1605:1605))
        (PORT d[6] (1783:1783:1783) (2065:2065:2065))
        (PORT d[7] (2614:2614:2614) (2994:2994:2994))
        (PORT d[8] (3468:3468:3468) (4032:4032:4032))
        (PORT d[9] (2925:2925:2925) (3362:3362:3362))
        (PORT d[10] (2493:2493:2493) (2892:2892:2892))
        (PORT d[11] (1283:1283:1283) (1486:1486:1486))
        (PORT d[12] (1688:1688:1688) (1954:1954:1954))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1545:1545:1545))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2419:2419:2419))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (4096:4096:4096))
        (PORT d[1] (2987:2987:2987) (3368:3368:3368))
        (PORT d[2] (1984:1984:1984) (2288:2288:2288))
        (PORT d[3] (1505:1505:1505) (1704:1704:1704))
        (PORT d[4] (3177:3177:3177) (3673:3673:3673))
        (PORT d[5] (1397:1397:1397) (1634:1634:1634))
        (PORT d[6] (1665:1665:1665) (1938:1938:1938))
        (PORT d[7] (3032:3032:3032) (3485:3485:3485))
        (PORT d[8] (3297:3297:3297) (3816:3816:3816))
        (PORT d[9] (3199:3199:3199) (3687:3687:3687))
        (PORT d[10] (2099:2099:2099) (2459:2459:2459))
        (PORT d[11] (2770:2770:2770) (3262:3262:3262))
        (PORT d[12] (2533:2533:2533) (2943:2943:2943))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1727:1727:1727))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2471:2471:2471))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1959:1959:1959))
        (PORT d[1] (3657:3657:3657) (4166:4166:4166))
        (PORT d[2] (2064:2064:2064) (2428:2428:2428))
        (PORT d[3] (2889:2889:2889) (3362:3362:3362))
        (PORT d[4] (4576:4576:4576) (5255:5255:5255))
        (PORT d[5] (1847:1847:1847) (2187:2187:2187))
        (PORT d[6] (3193:3193:3193) (3708:3708:3708))
        (PORT d[7] (2069:2069:2069) (2411:2411:2411))
        (PORT d[8] (2747:2747:2747) (3184:3184:3184))
        (PORT d[9] (3178:3178:3178) (3669:3669:3669))
        (PORT d[10] (1712:1712:1712) (1996:1996:1996))
        (PORT d[11] (3225:3225:3225) (3762:3762:3762))
        (PORT d[12] (1651:1651:1651) (1934:1934:1934))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (1977:1977:1977))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3792:3792:3792) (4441:4441:4441))
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (2181:2181:2181))
        (PORT d[1] (3304:3304:3304) (3786:3786:3786))
        (PORT d[2] (2612:2612:2612) (3045:3045:3045))
        (PORT d[3] (3272:3272:3272) (3767:3767:3767))
        (PORT d[4] (2732:2732:2732) (3177:3177:3177))
        (PORT d[5] (2456:2456:2456) (2881:2881:2881))
        (PORT d[6] (1885:1885:1885) (2212:2212:2212))
        (PORT d[7] (3558:3558:3558) (4130:4130:4130))
        (PORT d[8] (2997:2997:2997) (3482:3482:3482))
        (PORT d[9] (2537:2537:2537) (2993:2993:2993))
        (PORT d[10] (2873:2873:2873) (3365:3365:3365))
        (PORT d[11] (2899:2899:2899) (3428:3428:3428))
        (PORT d[12] (3486:3486:3486) (4121:4121:4121))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2293:2293:2293))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (3146:3146:3146))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1779:1779:1779))
        (PORT d[1] (3556:3556:3556) (4081:4081:4081))
        (PORT d[2] (2207:2207:2207) (2586:2586:2586))
        (PORT d[3] (4066:4066:4066) (4716:4716:4716))
        (PORT d[4] (4857:4857:4857) (5557:5557:5557))
        (PORT d[5] (1372:1372:1372) (1556:1556:1556))
        (PORT d[6] (4314:4314:4314) (5025:5025:5025))
        (PORT d[7] (3183:3183:3183) (3729:3729:3729))
        (PORT d[8] (2462:2462:2462) (2829:2829:2829))
        (PORT d[9] (2555:2555:2555) (2930:2930:2930))
        (PORT d[10] (1219:1219:1219) (1402:1402:1402))
        (PORT d[11] (3735:3735:3735) (4345:4345:4345))
        (PORT d[12] (2516:2516:2516) (2940:2940:2940))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1831:1831:1831))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3942:3942:3942))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2760:2760:2760))
        (PORT d[1] (3818:3818:3818) (4369:4369:4369))
        (PORT d[2] (2093:2093:2093) (2445:2445:2445))
        (PORT d[3] (1935:1935:1935) (2231:2231:2231))
        (PORT d[4] (2839:2839:2839) (3292:3292:3292))
        (PORT d[5] (1534:1534:1534) (1767:1767:1767))
        (PORT d[6] (2827:2827:2827) (3305:3305:3305))
        (PORT d[7] (3923:3923:3923) (4553:4553:4553))
        (PORT d[8] (2801:2801:2801) (3250:3250:3250))
        (PORT d[9] (3299:3299:3299) (3832:3832:3832))
        (PORT d[10] (3221:3221:3221) (3760:3760:3760))
        (PORT d[11] (2091:2091:2091) (2478:2478:2478))
        (PORT d[12] (3516:3516:3516) (4155:4155:4155))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1791:1791:1791) (2022:2022:2022))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (3174:3174:3174))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2652:2652:2652))
        (PORT d[1] (2712:2712:2712) (3118:3118:3118))
        (PORT d[2] (2366:2366:2366) (2764:2764:2764))
        (PORT d[3] (2053:2053:2053) (2367:2367:2367))
        (PORT d[4] (2972:2972:2972) (3395:3395:3395))
        (PORT d[5] (1389:1389:1389) (1639:1639:1639))
        (PORT d[6] (2066:2066:2066) (2392:2392:2392))
        (PORT d[7] (2608:2608:2608) (3033:3033:3033))
        (PORT d[8] (2029:2029:2029) (2348:2348:2348))
        (PORT d[9] (2552:2552:2552) (2938:2938:2938))
        (PORT d[10] (2134:2134:2134) (2460:2460:2460))
        (PORT d[11] (2423:2423:2423) (2838:2838:2838))
        (PORT d[12] (2486:2486:2486) (2844:2844:2844))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (1994:1994:1994))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2624:2624:2624))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2339:2339:2339))
        (PORT d[1] (3440:3440:3440) (3942:3942:3942))
        (PORT d[2] (2588:2588:2588) (3007:3007:3007))
        (PORT d[3] (3042:3042:3042) (3504:3504:3504))
        (PORT d[4] (2752:2752:2752) (3172:3172:3172))
        (PORT d[5] (1854:1854:1854) (2182:2182:2182))
        (PORT d[6] (1822:1822:1822) (2168:2168:2168))
        (PORT d[7] (1829:1829:1829) (2107:2107:2107))
        (PORT d[8] (2375:2375:2375) (2754:2754:2754))
        (PORT d[9] (1506:1506:1506) (1754:1754:1754))
        (PORT d[10] (2254:2254:2254) (2641:2641:2641))
        (PORT d[11] (1626:1626:1626) (1935:1935:1935))
        (PORT d[12] (1904:1904:1904) (2218:2218:2218))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2284:2284:2284))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2728:2728:2728))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2943:2943:2943))
        (PORT d[1] (2599:2599:2599) (2968:2968:2968))
        (PORT d[2] (2594:2594:2594) (3035:3035:3035))
        (PORT d[3] (2048:2048:2048) (2366:2366:2366))
        (PORT d[4] (2636:2636:2636) (3019:3019:3019))
        (PORT d[5] (1367:1367:1367) (1618:1618:1618))
        (PORT d[6] (2381:2381:2381) (2770:2770:2770))
        (PORT d[7] (2540:2540:2540) (2966:2966:2966))
        (PORT d[8] (1975:1975:1975) (2286:2286:2286))
        (PORT d[9] (2752:2752:2752) (3146:3146:3146))
        (PORT d[10] (1978:1978:1978) (2305:2305:2305))
        (PORT d[11] (2261:2261:2261) (2641:2641:2641))
        (PORT d[12] (2619:2619:2619) (3032:3032:3032))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2079:2079:2079))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2878:2878:2878))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (2246:2246:2246))
        (PORT d[1] (3618:3618:3618) (4146:4146:4146))
        (PORT d[2] (2480:2480:2480) (2886:2886:2886))
        (PORT d[3] (3436:3436:3436) (3954:3954:3954))
        (PORT d[4] (2804:2804:2804) (3248:3248:3248))
        (PORT d[5] (2277:2277:2277) (2666:2666:2666))
        (PORT d[6] (2048:2048:2048) (2419:2419:2419))
        (PORT d[7] (2446:2446:2446) (2827:2827:2827))
        (PORT d[8] (2606:2606:2606) (3015:3015:3015))
        (PORT d[9] (1691:1691:1691) (1987:1987:1987))
        (PORT d[10] (2055:2055:2055) (2398:2398:2398))
        (PORT d[11] (1660:1660:1660) (1950:1950:1950))
        (PORT d[12] (1946:1946:1946) (2271:2271:2271))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1590:1590:1590))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2791:2791:2791))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2646:2646:2646))
        (PORT d[1] (2465:2465:2465) (2822:2822:2822))
        (PORT d[2] (2623:2623:2623) (3075:3075:3075))
        (PORT d[3] (2451:2451:2451) (2833:2833:2833))
        (PORT d[4] (2987:2987:2987) (3393:3393:3393))
        (PORT d[5] (1218:1218:1218) (1439:1439:1439))
        (PORT d[6] (2593:2593:2593) (3019:3019:3019))
        (PORT d[7] (2715:2715:2715) (3173:3173:3173))
        (PORT d[8] (1640:1640:1640) (1894:1894:1894))
        (PORT d[9] (2502:2502:2502) (2864:2864:2864))
        (PORT d[10] (1540:1540:1540) (1783:1783:1783))
        (PORT d[11] (2617:2617:2617) (3061:3061:3061))
        (PORT d[12] (2297:2297:2297) (2676:2676:2676))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2699:2699:2699))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (3153:3153:3153))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2295:2295:2295))
        (PORT d[1] (2393:2393:2393) (2753:2753:2753))
        (PORT d[2] (2758:2758:2758) (3218:3218:3218))
        (PORT d[3] (3540:3540:3540) (4103:4103:4103))
        (PORT d[4] (3216:3216:3216) (3716:3716:3716))
        (PORT d[5] (2223:2223:2223) (2597:2597:2597))
        (PORT d[6] (1874:1874:1874) (2224:2224:2224))
        (PORT d[7] (2572:2572:2572) (2942:2942:2942))
        (PORT d[8] (2346:2346:2346) (2698:2698:2698))
        (PORT d[9] (2041:2041:2041) (2387:2387:2387))
        (PORT d[10] (2039:2039:2039) (2387:2387:2387))
        (PORT d[11] (1764:1764:1764) (2096:2096:2096))
        (PORT d[12] (2902:2902:2902) (3408:3408:3408))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2277:2277:2277))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2407:2407:2407))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2370:2370:2370))
        (PORT d[1] (2848:2848:2848) (3238:3238:3238))
        (PORT d[2] (1970:1970:1970) (2298:2298:2298))
        (PORT d[3] (2067:2067:2067) (2395:2395:2395))
        (PORT d[4] (2187:2187:2187) (2476:2476:2476))
        (PORT d[5] (1898:1898:1898) (2216:2216:2216))
        (PORT d[6] (1838:1838:1838) (2110:2110:2110))
        (PORT d[7] (2179:2179:2179) (2513:2513:2513))
        (PORT d[8] (3246:3246:3246) (3745:3745:3745))
        (PORT d[9] (3370:3370:3370) (3856:3856:3856))
        (PORT d[10] (2890:2890:2890) (3349:3349:3349))
        (PORT d[11] (2761:2761:2761) (3182:3182:3182))
        (PORT d[12] (2145:2145:2145) (2450:2450:2450))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1679:1679:1679))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2405:2405:2405))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2639:2639:2639))
        (PORT d[1] (2259:2259:2259) (2542:2542:2542))
        (PORT d[2] (1835:1835:1835) (2126:2126:2126))
        (PORT d[3] (2027:2027:2027) (2300:2300:2300))
        (PORT d[4] (3427:3427:3427) (3934:3934:3934))
        (PORT d[5] (1611:1611:1611) (1894:1894:1894))
        (PORT d[6] (1180:1180:1180) (1400:1400:1400))
        (PORT d[7] (2401:2401:2401) (2734:2734:2734))
        (PORT d[8] (3741:3741:3741) (4349:4349:4349))
        (PORT d[9] (2494:2494:2494) (2890:2890:2890))
        (PORT d[10] (1853:1853:1853) (2169:2169:2169))
        (PORT d[11] (2327:2327:2327) (2732:2732:2732))
        (PORT d[12] (1976:1976:1976) (2315:2315:2315))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1861:1861:1861))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2451:2451:2451) (2842:2842:2842))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2308:2308:2308))
        (PORT d[1] (3153:3153:3153) (3599:3599:3599))
        (PORT d[2] (2137:2137:2137) (2494:2494:2494))
        (PORT d[3] (2020:2020:2020) (2324:2324:2324))
        (PORT d[4] (2734:2734:2734) (3111:3111:3111))
        (PORT d[5] (1230:1230:1230) (1457:1457:1457))
        (PORT d[6] (1924:1924:1924) (2215:2215:2215))
        (PORT d[7] (2287:2287:2287) (2669:2669:2669))
        (PORT d[8] (3268:3268:3268) (3762:3762:3762))
        (PORT d[9] (2652:2652:2652) (3039:3039:3039))
        (PORT d[10] (2493:2493:2493) (2891:2891:2891))
        (PORT d[11] (2092:2092:2092) (2420:2420:2420))
        (PORT d[12] (2420:2420:2420) (2788:2788:2788))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3681:3681:3681))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2607:2607:2607))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (3268:3268:3268))
        (PORT d[1] (3402:3402:3402) (3900:3900:3900))
        (PORT d[2] (2199:2199:2199) (2533:2533:2533))
        (PORT d[3] (2463:2463:2463) (2817:2817:2817))
        (PORT d[4] (2702:2702:2702) (3110:3110:3110))
        (PORT d[5] (2017:2017:2017) (2363:2363:2363))
        (PORT d[6] (1412:1412:1412) (1674:1674:1674))
        (PORT d[7] (3020:3020:3020) (3489:3489:3489))
        (PORT d[8] (3183:3183:3183) (3707:3707:3707))
        (PORT d[9] (1856:1856:1856) (2170:2170:2170))
        (PORT d[10] (2531:2531:2531) (2964:2964:2964))
        (PORT d[11] (1594:1594:1594) (1894:1894:1894))
        (PORT d[12] (2115:2115:2115) (2482:2482:2482))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2667:2667:2667))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2829:2829:2829))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2213:2213:2213))
        (PORT d[1] (2990:2990:2990) (3419:3419:3419))
        (PORT d[2] (1982:1982:1982) (2320:2320:2320))
        (PORT d[3] (2019:2019:2019) (2318:2318:2318))
        (PORT d[4] (2557:2557:2557) (2913:2913:2913))
        (PORT d[5] (1511:1511:1511) (1763:1763:1763))
        (PORT d[6] (1896:1896:1896) (2179:2179:2179))
        (PORT d[7] (2448:2448:2448) (2843:2843:2843))
        (PORT d[8] (2756:2756:2756) (3185:3185:3185))
        (PORT d[9] (2468:2468:2468) (2832:2832:2832))
        (PORT d[10] (2294:2294:2294) (2656:2656:2656))
        (PORT d[11] (1959:1959:1959) (2270:2270:2270))
        (PORT d[12] (2189:2189:2189) (2513:2513:2513))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (2097:2097:2097))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2264:2264:2264))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2898:2898:2898))
        (PORT d[1] (3180:3180:3180) (3628:3628:3628))
        (PORT d[2] (2045:2045:2045) (2366:2366:2366))
        (PORT d[3] (2622:2622:2622) (3001:3001:3001))
        (PORT d[4] (2566:2566:2566) (2956:2956:2956))
        (PORT d[5] (1820:1820:1820) (2134:2134:2134))
        (PORT d[6] (1393:1393:1393) (1651:1651:1651))
        (PORT d[7] (2750:2750:2750) (3126:3126:3126))
        (PORT d[8] (3214:3214:3214) (3739:3739:3739))
        (PORT d[9] (1671:1671:1671) (1960:1960:1960))
        (PORT d[10] (2528:2528:2528) (2961:2961:2961))
        (PORT d[11] (1426:1426:1426) (1699:1699:1699))
        (PORT d[12] (1973:1973:1973) (2320:2320:2320))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2406:2406:2406))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2832:2832:2832))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (2344:2344:2344))
        (PORT d[1] (3329:3329:3329) (3799:3799:3799))
        (PORT d[2] (1970:1970:1970) (2307:2307:2307))
        (PORT d[3] (2150:2150:2150) (2472:2472:2472))
        (PORT d[4] (2762:2762:2762) (3147:3147:3147))
        (PORT d[5] (1542:1542:1542) (1802:1802:1802))
        (PORT d[6] (1940:1940:1940) (2238:2238:2238))
        (PORT d[7] (2471:2471:2471) (2881:2881:2881))
        (PORT d[8] (3269:3269:3269) (3762:3762:3762))
        (PORT d[9] (2665:2665:2665) (3059:3059:3059))
        (PORT d[10] (2498:2498:2498) (2904:2904:2904))
        (PORT d[11] (2100:2100:2100) (2429:2429:2429))
        (PORT d[12] (2404:2404:2404) (2763:2763:2763))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1427:1427:1427))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2424:2424:2424) (2777:2777:2777))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (3289:3289:3289))
        (PORT d[1] (3212:3212:3212) (3681:3681:3681))
        (PORT d[2] (2384:2384:2384) (2759:2759:2759))
        (PORT d[3] (2618:2618:2618) (2991:2991:2991))
        (PORT d[4] (2852:2852:2852) (3276:3276:3276))
        (PORT d[5] (2188:2188:2188) (2559:2559:2559))
        (PORT d[6] (1415:1415:1415) (1683:1683:1683))
        (PORT d[7] (2880:2880:2880) (3330:3330:3330))
        (PORT d[8] (3130:3130:3130) (3650:3650:3650))
        (PORT d[9] (1954:1954:1954) (2280:2280:2280))
        (PORT d[10] (2525:2525:2525) (2952:2952:2952))
        (PORT d[11] (1730:1730:1730) (2039:2039:2039))
        (PORT d[12] (2114:2114:2114) (2476:2476:2476))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2119:2119:2119))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2915:2915:2915))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (3066:3066:3066))
        (PORT d[1] (3524:3524:3524) (4020:4020:4020))
        (PORT d[2] (2759:2759:2759) (3229:3229:3229))
        (PORT d[3] (1954:1954:1954) (2233:2233:2233))
        (PORT d[4] (3129:3129:3129) (3590:3590:3590))
        (PORT d[5] (1364:1364:1364) (1607:1607:1607))
        (PORT d[6] (1875:1875:1875) (2176:2176:2176))
        (PORT d[7] (2384:2384:2384) (2768:2768:2768))
        (PORT d[8] (2162:2162:2162) (2492:2492:2492))
        (PORT d[9] (2106:2106:2106) (2408:2408:2408))
        (PORT d[10] (1981:1981:1981) (2257:2257:2257))
        (PORT d[11] (2321:2321:2321) (2708:2708:2708))
        (PORT d[12] (2435:2435:2435) (2782:2782:2782))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1871:1871:1871))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2119:2119:2119))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2288:2288:2288))
        (PORT d[1] (3441:3441:3441) (3945:3945:3945))
        (PORT d[2] (2452:2452:2452) (2855:2855:2855))
        (PORT d[3] (2724:2724:2724) (3138:3138:3138))
        (PORT d[4] (1919:1919:1919) (2187:2187:2187))
        (PORT d[5] (1805:1805:1805) (2121:2121:2121))
        (PORT d[6] (2141:2141:2141) (2511:2511:2511))
        (PORT d[7] (2939:2939:2939) (3392:3392:3392))
        (PORT d[8] (2436:2436:2436) (2800:2800:2800))
        (PORT d[9] (2209:2209:2209) (2580:2580:2580))
        (PORT d[10] (1889:1889:1889) (2216:2216:2216))
        (PORT d[11] (1596:1596:1596) (1905:1905:1905))
        (PORT d[12] (1771:1771:1771) (2083:2083:2083))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2052:2052:2052))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2497:2497:2497))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2889:2889:2889) (3341:3341:3341))
        (PORT d[1] (2921:2921:2921) (3329:3329:3329))
        (PORT d[2] (2275:2275:2275) (2675:2675:2675))
        (PORT d[3] (2398:2398:2398) (2767:2767:2767))
        (PORT d[4] (2290:2290:2290) (2624:2624:2624))
        (PORT d[5] (1342:1342:1342) (1590:1590:1590))
        (PORT d[6] (2560:2560:2560) (2967:2967:2967))
        (PORT d[7] (2526:2526:2526) (2951:2951:2951))
        (PORT d[8] (2162:2162:2162) (2493:2493:2493))
        (PORT d[9] (2958:2958:2958) (3390:3390:3390))
        (PORT d[10] (1994:1994:1994) (2328:2328:2328))
        (PORT d[11] (2481:2481:2481) (2900:2900:2900))
        (PORT d[12] (2286:2286:2286) (2670:2670:2670))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2215:2215:2215))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (3159:3159:3159))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (2056:2056:2056))
        (PORT d[1] (2101:2101:2101) (2412:2412:2412))
        (PORT d[2] (2684:2684:2684) (3122:3122:3122))
        (PORT d[3] (3818:3818:3818) (4395:4395:4395))
        (PORT d[4] (3321:3321:3321) (3831:3831:3831))
        (PORT d[5] (2030:2030:2030) (2373:2373:2373))
        (PORT d[6] (2216:2216:2216) (2601:2601:2601))
        (PORT d[7] (2771:2771:2771) (3193:3193:3193))
        (PORT d[8] (2815:2815:2815) (3259:3259:3259))
        (PORT d[9] (1876:1876:1876) (2197:2197:2197))
        (PORT d[10] (2032:2032:2032) (2366:2366:2366))
        (PORT d[11] (1716:1716:1716) (2016:2016:2016))
        (PORT d[12] (1769:1769:1769) (2078:2078:2078))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2839:2839:2839))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (3287:3287:3287))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1583:1583:1583))
        (PORT d[1] (1995:1995:1995) (2245:2245:2245))
        (PORT d[2] (2001:2001:2001) (2359:2359:2359))
        (PORT d[3] (2012:2012:2012) (2309:2309:2309))
        (PORT d[4] (1352:1352:1352) (1547:1547:1547))
        (PORT d[5] (1531:1531:1531) (1793:1793:1793))
        (PORT d[6] (2251:2251:2251) (2612:2612:2612))
        (PORT d[7] (2109:2109:2109) (2458:2458:2458))
        (PORT d[8] (2370:2370:2370) (2731:2731:2731))
        (PORT d[9] (1311:1311:1311) (1479:1479:1479))
        (PORT d[10] (1645:1645:1645) (1874:1874:1874))
        (PORT d[11] (2616:2616:2616) (3047:3047:3047))
        (PORT d[12] (1567:1567:1567) (1765:1765:1765))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1512:1512:1512))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (2109:2109:2109))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2508:2508:2508))
        (PORT d[1] (1386:1386:1386) (1571:1571:1571))
        (PORT d[2] (2650:2650:2650) (3080:3080:3080))
        (PORT d[3] (2902:2902:2902) (3336:3336:3336))
        (PORT d[4] (1448:1448:1448) (1655:1655:1655))
        (PORT d[5] (2258:2258:2258) (2626:2626:2626))
        (PORT d[6] (2340:2340:2340) (2733:2733:2733))
        (PORT d[7] (1876:1876:1876) (2139:2139:2139))
        (PORT d[8] (1551:1551:1551) (1769:1769:1769))
        (PORT d[9] (1472:1472:1472) (1680:1680:1680))
        (PORT d[10] (2073:2073:2073) (2418:2418:2418))
        (PORT d[11] (1811:1811:1811) (2139:2139:2139))
        (PORT d[12] (1565:1565:1565) (1789:1789:1789))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1540:1540:1540))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (3138:3138:3138))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2644:2644:2644))
        (PORT d[1] (3113:3113:3113) (3548:3548:3548))
        (PORT d[2] (2351:2351:2351) (2754:2754:2754))
        (PORT d[3] (1655:1655:1655) (1895:1895:1895))
        (PORT d[4] (2915:2915:2915) (3330:3330:3330))
        (PORT d[5] (1356:1356:1356) (1590:1590:1590))
        (PORT d[6] (1841:1841:1841) (2118:2118:2118))
        (PORT d[7] (2641:2641:2641) (3080:3080:3080))
        (PORT d[8] (2056:2056:2056) (2379:2379:2379))
        (PORT d[9] (2117:2117:2117) (2416:2416:2416))
        (PORT d[10] (2173:2173:2173) (2495:2495:2495))
        (PORT d[11] (2197:2197:2197) (2560:2560:2560))
        (PORT d[12] (2099:2099:2099) (2401:2401:2401))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2573:2573:2573))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2090:2090:2090) (2424:2424:2424))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2639:2639:2639))
        (PORT d[1] (3279:3279:3279) (3759:3759:3759))
        (PORT d[2] (2234:2234:2234) (2593:2593:2593))
        (PORT d[3] (2859:2859:2859) (3285:3285:3285))
        (PORT d[4] (2393:2393:2393) (2717:2717:2717))
        (PORT d[5] (1831:1831:1831) (2160:2160:2160))
        (PORT d[6] (1753:1753:1753) (2085:2085:2085))
        (PORT d[7] (2729:2729:2729) (3155:3155:3155))
        (PORT d[8] (2184:2184:2184) (2521:2521:2521))
        (PORT d[9] (1654:1654:1654) (1948:1948:1948))
        (PORT d[10] (1916:1916:1916) (2245:2245:2245))
        (PORT d[11] (1616:1616:1616) (1925:1925:1925))
        (PORT d[12] (1772:1772:1772) (2072:2072:2072))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2331:2331:2331))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2923:2923:2923))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2942:2942:2942))
        (PORT d[1] (2880:2880:2880) (3283:3283:3283))
        (PORT d[2] (2600:2600:2600) (3042:3042:3042))
        (PORT d[3] (2054:2054:2054) (2370:2370:2370))
        (PORT d[4] (2641:2641:2641) (3024:3024:3024))
        (PORT d[5] (1229:1229:1229) (1460:1460:1460))
        (PORT d[6] (2367:2367:2367) (2752:2752:2752))
        (PORT d[7] (2546:2546:2546) (2971:2971:2971))
        (PORT d[8] (1809:1809:1809) (2090:2090:2090))
        (PORT d[9] (2757:2757:2757) (3156:3156:3156))
        (PORT d[10] (1976:1976:1976) (2300:2300:2300))
        (PORT d[11] (2207:2207:2207) (2578:2578:2578))
        (PORT d[12] (2603:2603:2603) (3011:3011:3011))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2258:2258:2258))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2862:2862:2862))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2075:2075:2075))
        (PORT d[1] (3440:3440:3440) (3947:3947:3947))
        (PORT d[2] (2476:2476:2476) (2884:2884:2884))
        (PORT d[3] (3584:3584:3584) (4118:4118:4118))
        (PORT d[4] (2662:2662:2662) (3083:3083:3083))
        (PORT d[5] (2345:2345:2345) (2743:2743:2743))
        (PORT d[6] (2040:2040:2040) (2406:2406:2406))
        (PORT d[7] (2438:2438:2438) (2818:2818:2818))
        (PORT d[8] (2436:2436:2436) (2821:2821:2821))
        (PORT d[9] (1665:1665:1665) (1952:1952:1952))
        (PORT d[10] (1910:1910:1910) (2237:2237:2237))
        (PORT d[11] (1506:1506:1506) (1777:1777:1777))
        (PORT d[12] (1927:1927:1927) (2244:2244:2244))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2156:2156:2156))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (3445:3445:3445))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2199:2199:2199))
        (PORT d[1] (3381:3381:3381) (3884:3884:3884))
        (PORT d[2] (1670:1670:1670) (1934:1934:1934))
        (PORT d[3] (2618:2618:2618) (3039:3039:3039))
        (PORT d[4] (3294:3294:3294) (3770:3770:3770))
        (PORT d[5] (1538:1538:1538) (1811:1811:1811))
        (PORT d[6] (2789:2789:2789) (3251:3251:3251))
        (PORT d[7] (1742:1742:1742) (2001:2001:2001))
        (PORT d[8] (2701:2701:2701) (3145:3145:3145))
        (PORT d[9] (2968:2968:2968) (3419:3419:3419))
        (PORT d[10] (1967:1967:1967) (2297:2297:2297))
        (PORT d[11] (1758:1758:1758) (2052:2052:2052))
        (PORT d[12] (1556:1556:1556) (1794:1794:1794))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1434:1434:1434))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1879:1879:1879) (2199:2199:2199))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2656:2656:2656))
        (PORT d[1] (2948:2948:2948) (3354:3354:3354))
        (PORT d[2] (1971:1971:1971) (2278:2278:2278))
        (PORT d[3] (2707:2707:2707) (3101:3101:3101))
        (PORT d[4] (2642:2642:2642) (3068:3068:3068))
        (PORT d[5] (1793:1793:1793) (2084:2084:2084))
        (PORT d[6] (1543:1543:1543) (1812:1812:1812))
        (PORT d[7] (2839:2839:2839) (3251:3251:3251))
        (PORT d[8] (2925:2925:2925) (3388:3388:3388))
        (PORT d[9] (2856:2856:2856) (3296:3296:3296))
        (PORT d[10] (2292:2292:2292) (2682:2682:2682))
        (PORT d[11] (2852:2852:2852) (3371:3371:3371))
        (PORT d[12] (3053:3053:3053) (3526:3526:3526))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2299:2299:2299))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3654:3654:3654))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2522:2522:2522))
        (PORT d[1] (3007:3007:3007) (3455:3455:3455))
        (PORT d[2] (2867:2867:2867) (3373:3373:3373))
        (PORT d[3] (2666:2666:2666) (3086:3086:3086))
        (PORT d[4] (4078:4078:4078) (4656:4656:4656))
        (PORT d[5] (2319:2319:2319) (2691:2691:2691))
        (PORT d[6] (2989:2989:2989) (3487:3487:3487))
        (PORT d[7] (2812:2812:2812) (3293:3293:3293))
        (PORT d[8] (2168:2168:2168) (2511:2511:2511))
        (PORT d[9] (3124:3124:3124) (3590:3590:3590))
        (PORT d[10] (1307:1307:1307) (1520:1520:1520))
        (PORT d[11] (2597:2597:2597) (3042:3042:3042))
        (PORT d[12] (2543:2543:2543) (2980:2980:2980))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1471:1471:1471))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2989:2989:2989))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2520:2520:2520))
        (PORT d[1] (3665:3665:3665) (4199:4199:4199))
        (PORT d[2] (2492:2492:2492) (2909:2909:2909))
        (PORT d[3] (4089:4089:4089) (4733:4733:4733))
        (PORT d[4] (3192:3192:3192) (3703:3703:3703))
        (PORT d[5] (2161:2161:2161) (2490:2490:2490))
        (PORT d[6] (2593:2593:2593) (3053:3053:3053))
        (PORT d[7] (3341:3341:3341) (3879:3879:3879))
        (PORT d[8] (3098:3098:3098) (3580:3580:3580))
        (PORT d[9] (2469:2469:2469) (2896:2896:2896))
        (PORT d[10] (2477:2477:2477) (2895:2895:2895))
        (PORT d[11] (2131:2131:2131) (2505:2505:2505))
        (PORT d[12] (2924:2924:2924) (3442:3442:3442))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1964:1964:1964))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3652:3652:3652))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2197:2197:2197))
        (PORT d[1] (3805:3805:3805) (4370:4370:4370))
        (PORT d[2] (2219:2219:2219) (2560:2560:2560))
        (PORT d[3] (3162:3162:3162) (3657:3657:3657))
        (PORT d[4] (3673:3673:3673) (4198:4198:4198))
        (PORT d[5] (2617:2617:2617) (3025:3025:3025))
        (PORT d[6] (2231:2231:2231) (2562:2562:2562))
        (PORT d[7] (1890:1890:1890) (2170:2170:2170))
        (PORT d[8] (2768:2768:2768) (3233:3233:3233))
        (PORT d[9] (3206:3206:3206) (3710:3710:3710))
        (PORT d[10] (2173:2173:2173) (2541:2541:2541))
        (PORT d[11] (1577:1577:1577) (1837:1837:1837))
        (PORT d[12] (1391:1391:1391) (1604:1604:1604))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1423:1423:1423))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1917:1917:1917))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (3496:3496:3496))
        (PORT d[1] (3496:3496:3496) (3980:3980:3980))
        (PORT d[2] (1967:1967:1967) (2267:2267:2267))
        (PORT d[3] (2883:2883:2883) (3314:3314:3314))
        (PORT d[4] (3209:3209:3209) (3706:3706:3706))
        (PORT d[5] (1619:1619:1619) (1895:1895:1895))
        (PORT d[6] (1887:1887:1887) (2209:2209:2209))
        (PORT d[7] (2707:2707:2707) (3117:3117:3117))
        (PORT d[8] (2916:2916:2916) (3372:3372:3372))
        (PORT d[9] (3575:3575:3575) (4114:4114:4114))
        (PORT d[10] (2246:2246:2246) (2622:2622:2622))
        (PORT d[11] (2056:2056:2056) (2441:2441:2441))
        (PORT d[12] (3649:3649:3649) (4220:4220:4220))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1070:1070:1070) (1198:1198:1198))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (3193:3193:3193))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (2128:2128:2128))
        (PORT d[1] (3663:3663:3663) (4173:4173:4173))
        (PORT d[2] (2041:2041:2041) (2400:2400:2400))
        (PORT d[3] (2946:2946:2946) (3430:3430:3430))
        (PORT d[4] (4578:4578:4578) (5257:5257:5257))
        (PORT d[5] (1846:1846:1846) (2182:2182:2182))
        (PORT d[6] (3486:3486:3486) (4046:4046:4046))
        (PORT d[7] (2219:2219:2219) (2575:2575:2575))
        (PORT d[8] (2486:2486:2486) (2896:2896:2896))
        (PORT d[9] (3178:3178:3178) (3669:3669:3669))
        (PORT d[10] (1698:1698:1698) (1977:1977:1977))
        (PORT d[11] (3243:3243:3243) (3777:3777:3777))
        (PORT d[12] (1666:1666:1666) (1951:1951:1951))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2169:2169:2169))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2420:2420:2420))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2149:2149:2149))
        (PORT d[1] (3461:3461:3461) (3965:3965:3965))
        (PORT d[2] (2613:2613:2613) (3046:3046:3046))
        (PORT d[3] (3443:3443:3443) (3950:3950:3950))
        (PORT d[4] (2900:2900:2900) (3371:3371:3371))
        (PORT d[5] (2457:2457:2457) (2882:2882:2882))
        (PORT d[6] (1896:1896:1896) (2227:2227:2227))
        (PORT d[7] (3563:3563:3563) (4136:4136:4136))
        (PORT d[8] (2995:2995:2995) (3477:3477:3477))
        (PORT d[9] (2525:2525:2525) (2974:2974:2974))
        (PORT d[10] (1848:1848:1848) (2160:2160:2160))
        (PORT d[11] (2912:2912:2912) (3444:3444:3444))
        (PORT d[12] (3656:3656:3656) (4316:4316:4316))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2487:2487:2487))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3653:3653:3653))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2371:2371:2371))
        (PORT d[1] (2989:2989:2989) (3430:3430:3430))
        (PORT d[2] (2880:2880:2880) (3391:3391:3391))
        (PORT d[3] (2531:2531:2531) (2944:2944:2944))
        (PORT d[4] (3519:3519:3519) (4006:4006:4006))
        (PORT d[5] (2312:2312:2312) (2683:2683:2683))
        (PORT d[6] (2832:2832:2832) (3302:3302:3302))
        (PORT d[7] (3003:3003:3003) (3521:3521:3521))
        (PORT d[8] (2179:2179:2179) (2522:2522:2522))
        (PORT d[9] (3123:3123:3123) (3586:3586:3586))
        (PORT d[10] (1305:1305:1305) (1512:1512:1512))
        (PORT d[11] (2526:2526:2526) (2957:2957:2957))
        (PORT d[12] (2656:2656:2656) (3102:3102:3102))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2152:2152:2152))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2983:2983:2983))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2542:2542:2542))
        (PORT d[1] (3676:3676:3676) (4214:4214:4214))
        (PORT d[2] (2472:2472:2472) (2882:2882:2882))
        (PORT d[3] (3895:3895:3895) (4502:4502:4502))
        (PORT d[4] (3210:3210:3210) (3725:3725:3725))
        (PORT d[5] (1931:1931:1931) (2234:2234:2234))
        (PORT d[6] (2775:2775:2775) (3264:3264:3264))
        (PORT d[7] (3365:3365:3365) (3913:3913:3913))
        (PORT d[8] (3096:3096:3096) (3576:3576:3576))
        (PORT d[9] (2464:2464:2464) (2899:2899:2899))
        (PORT d[10] (2650:2650:2650) (3091:3091:3091))
        (PORT d[11] (2155:2155:2155) (2539:2539:2539))
        (PORT d[12] (3094:3094:3094) (3633:3633:3633))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2023:2023:2023))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (3208:3208:3208))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2498:2498:2498))
        (PORT d[1] (3511:3511:3511) (3998:3998:3998))
        (PORT d[2] (2072:2072:2072) (2436:2436:2436))
        (PORT d[3] (2972:2972:2972) (3461:3461:3461))
        (PORT d[4] (4390:4390:4390) (5042:5042:5042))
        (PORT d[5] (1663:1663:1663) (1974:1974:1974))
        (PORT d[6] (3208:3208:3208) (3729:3729:3729))
        (PORT d[7] (2047:2047:2047) (2377:2377:2377))
        (PORT d[8] (2570:2570:2570) (2984:2984:2984))
        (PORT d[9] (3287:3287:3287) (3792:3792:3792))
        (PORT d[10] (1730:1730:1730) (2015:2015:2015))
        (PORT d[11] (3081:3081:3081) (3601:3601:3601))
        (PORT d[12] (1630:1630:1630) (1902:1902:1902))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1905:1905:1905))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2466:2466:2466))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2383:2383:2383))
        (PORT d[1] (3456:3456:3456) (3961:3961:3961))
        (PORT d[2] (2589:2589:2589) (3017:3017:3017))
        (PORT d[3] (3095:3095:3095) (3556:3556:3556))
        (PORT d[4] (2723:2723:2723) (3169:3169:3169))
        (PORT d[5] (2621:2621:2621) (3071:3071:3071))
        (PORT d[6] (1741:1741:1741) (2049:2049:2049))
        (PORT d[7] (3535:3535:3535) (4104:4104:4104))
        (PORT d[8] (2797:2797:2797) (3251:3251:3251))
        (PORT d[9] (2501:2501:2501) (2946:2946:2946))
        (PORT d[10] (2691:2691:2691) (3157:3157:3157))
        (PORT d[11] (2881:2881:2881) (3410:3410:3410))
        (PORT d[12] (3463:3463:3463) (4090:4090:4090))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2122:2122:2122))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (3094:3094:3094))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1910:1910:1910))
        (PORT d[1] (3341:3341:3341) (3816:3816:3816))
        (PORT d[2] (1537:1537:1537) (1788:1788:1788))
        (PORT d[3] (2671:2671:2671) (3101:3101:3101))
        (PORT d[4] (2972:2972:2972) (3382:3382:3382))
        (PORT d[5] (1793:1793:1793) (2085:2085:2085))
        (PORT d[6] (2592:2592:2592) (2996:2996:2996))
        (PORT d[7] (1934:1934:1934) (2222:2222:2222))
        (PORT d[8] (2533:2533:2533) (2915:2915:2915))
        (PORT d[9] (2916:2916:2916) (3344:3344:3344))
        (PORT d[10] (3112:3112:3112) (3593:3593:3593))
        (PORT d[11] (1549:1549:1549) (1797:1797:1797))
        (PORT d[12] (1403:1403:1403) (1623:1623:1623))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1657:1657:1657))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2137:2137:2137))
        (PORT clk (1381:1381:1381) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2838:2838:2838))
        (PORT d[1] (2936:2936:2936) (3336:3336:3336))
        (PORT d[2] (1752:1752:1752) (2027:2027:2027))
        (PORT d[3] (2807:2807:2807) (3210:3210:3210))
        (PORT d[4] (2766:2766:2766) (3191:3191:3191))
        (PORT d[5] (1980:1980:1980) (2300:2300:2300))
        (PORT d[6] (1475:1475:1475) (1725:1725:1725))
        (PORT d[7] (2846:2846:2846) (3275:3275:3275))
        (PORT d[8] (3109:3109:3109) (3597:3597:3597))
        (PORT d[9] (2859:2859:2859) (3285:3285:3285))
        (PORT d[10] (2456:2456:2456) (2853:2853:2853))
        (PORT d[11] (1830:1830:1830) (2168:2168:2168))
        (PORT d[12] (2802:2802:2802) (3223:3223:3223))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1484:1484:1484))
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3653:3653:3653))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (2477:2477:2477))
        (PORT d[1] (3404:3404:3404) (3905:3905:3905))
        (PORT d[2] (2045:2045:2045) (2384:2384:2384))
        (PORT d[3] (2843:2843:2843) (3294:3294:3294))
        (PORT d[4] (4411:4411:4411) (5060:5060:5060))
        (PORT d[5] (1813:1813:1813) (2152:2152:2152))
        (PORT d[6] (2977:2977:2977) (3461:3461:3461))
        (PORT d[7] (2036:2036:2036) (2367:2367:2367))
        (PORT d[8] (2807:2807:2807) (3260:3260:3260))
        (PORT d[9] (3141:3141:3141) (3625:3625:3625))
        (PORT d[10] (2230:2230:2230) (2595:2595:2595))
        (PORT d[11] (1802:1802:1802) (2092:2092:2092))
        (PORT d[12] (1483:1483:1483) (1709:1709:1709))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1943:1943:1943))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2603:2603:2603))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2267:2267:2267) (2665:2665:2665))
        (PORT d[1] (3068:3068:3068) (3509:3509:3509))
        (PORT d[2] (2075:2075:2075) (2410:2410:2410))
        (PORT d[3] (3089:3089:3089) (3548:3548:3548))
        (PORT d[4] (2437:2437:2437) (2819:2819:2819))
        (PORT d[5] (1884:1884:1884) (2208:2208:2208))
        (PORT d[6] (1711:1711:1711) (2028:2028:2028))
        (PORT d[7] (3043:3043:3043) (3495:3495:3495))
        (PORT d[8] (2824:2824:2824) (3253:3253:3253))
        (PORT d[9] (2899:2899:2899) (3376:3376:3376))
        (PORT d[10] (2569:2569:2569) (3021:3021:3021))
        (PORT d[11] (2505:2505:2505) (2965:2965:2965))
        (PORT d[12] (3455:3455:3455) (4068:4068:4068))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2104:2104:2104))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (3047:3047:3047))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1776:1776:1776))
        (PORT d[1] (3664:3664:3664) (4174:4174:4174))
        (PORT d[2] (2041:2041:2041) (2402:2402:2402))
        (PORT d[3] (2969:2969:2969) (3459:3459:3459))
        (PORT d[4] (4574:4574:4574) (5254:5254:5254))
        (PORT d[5] (1848:1848:1848) (2183:2183:2183))
        (PORT d[6] (3633:3633:3633) (4205:4205:4205))
        (PORT d[7] (2227:2227:2227) (2584:2584:2584))
        (PORT d[8] (2740:2740:2740) (3174:3174:3174))
        (PORT d[9] (3171:3171:3171) (3662:3662:3662))
        (PORT d[10] (1867:1867:1867) (2170:2170:2170))
        (PORT d[11] (3254:3254:3254) (3791:3791:3791))
        (PORT d[12] (1661:1661:1661) (1942:1942:1942))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1784:1784:1784))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2277:2277:2277))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (2154:2154:2154))
        (PORT d[1] (3488:3488:3488) (3998:3998:3998))
        (PORT d[2] (2811:2811:2811) (3276:3276:3276))
        (PORT d[3] (3304:3304:3304) (3805:3805:3805))
        (PORT d[4] (2928:2928:2928) (3405:3405:3405))
        (PORT d[5] (2655:2655:2655) (3119:3119:3119))
        (PORT d[6] (1907:1907:1907) (2241:2241:2241))
        (PORT d[7] (3479:3479:3479) (4009:4009:4009))
        (PORT d[8] (2993:2993:2993) (3472:3472:3472))
        (PORT d[9] (2715:2715:2715) (3199:3199:3199))
        (PORT d[10] (2883:2883:2883) (3379:3379:3379))
        (PORT d[11] (2919:2919:2919) (3452:3452:3452))
        (PORT d[12] (3660:3660:3660) (4319:4319:4319))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1631:1631:1631))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2439:2439:2439) (2770:2770:2770))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2607:2607:2607))
        (PORT d[1] (3756:3756:3756) (4274:4274:4274))
        (PORT d[2] (1736:1736:1736) (2016:2016:2016))
        (PORT d[3] (3494:3494:3494) (4029:4029:4029))
        (PORT d[4] (4056:4056:4056) (4650:4650:4650))
        (PORT d[5] (1542:1542:1542) (1813:1813:1813))
        (PORT d[6] (2607:2607:2607) (2998:2998:2998))
        (PORT d[7] (2249:2249:2249) (2576:2576:2576))
        (PORT d[8] (3155:3155:3155) (3685:3685:3685))
        (PORT d[9] (3100:3100:3100) (3557:3557:3557))
        (PORT d[10] (2483:2483:2483) (2876:2876:2876))
        (PORT d[11] (1445:1445:1445) (1663:1663:1663))
        (PORT d[12] (2040:2040:2040) (2358:2358:2358))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2553:2553:2553))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1604:1604:1604) (1860:1860:1860))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3352:3352:3352) (3909:3909:3909))
        (PORT d[1] (3185:3185:3185) (3595:3595:3595))
        (PORT d[2] (1843:1843:1843) (2150:2150:2150))
        (PORT d[3] (1840:1840:1840) (2080:2080:2080))
        (PORT d[4] (2818:2818:2818) (3264:3264:3264))
        (PORT d[5] (1595:1595:1595) (1862:1862:1862))
        (PORT d[6] (1146:1146:1146) (1351:1351:1351))
        (PORT d[7] (2703:2703:2703) (3110:3110:3110))
        (PORT d[8] (2897:2897:2897) (3358:3358:3358))
        (PORT d[9] (2710:2710:2710) (3126:3126:3126))
        (PORT d[10] (2100:2100:2100) (2460:2460:2460))
        (PORT d[11] (2420:2420:2420) (2862:2862:2862))
        (PORT d[12] (4008:4008:4008) (4622:4622:4622))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2486:2486:2486))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (746:746:746) (866:866:866))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (709:709:709) (803:803:803))
        (PORT d[1] (2888:2888:2888) (3259:3259:3259))
        (PORT d[2] (769:769:769) (889:889:889))
        (PORT d[3] (663:663:663) (749:749:749))
        (PORT d[4] (1667:1667:1667) (1903:1903:1903))
        (PORT d[5] (1143:1143:1143) (1364:1364:1364))
        (PORT d[6] (1070:1070:1070) (1213:1213:1213))
        (PORT d[7] (1153:1153:1153) (1307:1307:1307))
        (PORT d[8] (2161:2161:2161) (2460:2460:2460))
        (PORT d[9] (1478:1478:1478) (1679:1679:1679))
        (PORT d[10] (2604:2604:2604) (3025:3025:3025))
        (PORT d[11] (840:840:840) (965:965:965))
        (PORT d[12] (1567:1567:1567) (1769:1769:1769))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (671:671:671) (707:707:707))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (2204:2204:2204))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (720:720:720) (823:823:823))
        (PORT d[1] (787:787:787) (900:900:900))
        (PORT d[2] (814:814:814) (943:943:943))
        (PORT d[3] (796:796:796) (911:911:911))
        (PORT d[4] (2040:2040:2040) (2350:2350:2350))
        (PORT d[5] (1098:1098:1098) (1257:1257:1257))
        (PORT d[6] (1073:1073:1073) (1279:1279:1279))
        (PORT d[7] (2543:2543:2543) (2907:2907:2907))
        (PORT d[8] (2311:2311:2311) (2647:2647:2647))
        (PORT d[9] (2390:2390:2390) (2731:2731:2731))
        (PORT d[10] (2187:2187:2187) (2554:2554:2554))
        (PORT d[11] (1935:1935:1935) (2280:2280:2280))
        (PORT d[12] (2164:2164:2164) (2456:2456:2456))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (834:834:834))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (3463:3463:3463))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2557:2557:2557))
        (PORT d[1] (2801:2801:2801) (3212:3212:3212))
        (PORT d[2] (2700:2700:2700) (3176:3176:3176))
        (PORT d[3] (2707:2707:2707) (3146:3146:3146))
        (PORT d[4] (3510:3510:3510) (3997:3997:3997))
        (PORT d[5] (2133:2133:2133) (2479:2479:2479))
        (PORT d[6] (3150:3150:3150) (3672:3672:3672))
        (PORT d[7] (3119:3119:3119) (3632:3632:3632))
        (PORT d[8] (2345:2345:2345) (2719:2719:2719))
        (PORT d[9] (3299:3299:3299) (3787:3787:3787))
        (PORT d[10] (1488:1488:1488) (1718:1718:1718))
        (PORT d[11] (2510:2510:2510) (2936:2936:2936))
        (PORT d[12] (2471:2471:2471) (2891:2891:2891))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1308:1308:1308))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (3132:3132:3132))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2133:2133:2133))
        (PORT d[1] (3343:3343:3343) (3844:3844:3844))
        (PORT d[2] (2522:2522:2522) (2950:2950:2950))
        (PORT d[3] (3735:3735:3735) (4328:4328:4328))
        (PORT d[4] (3360:3360:3360) (3891:3891:3891))
        (PORT d[5] (2346:2346:2346) (2698:2698:2698))
        (PORT d[6] (2951:2951:2951) (3468:3468:3468))
        (PORT d[7] (3297:3297:3297) (3774:3774:3774))
        (PORT d[8] (3275:3275:3275) (3781:3781:3781))
        (PORT d[9] (2470:2470:2470) (2903:2903:2903))
        (PORT d[10] (2963:2963:2963) (3430:3430:3430))
        (PORT d[11] (2319:2319:2319) (2723:2723:2723))
        (PORT d[12] (3282:3282:3282) (3849:3849:3849))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2208:2208:2208))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (3240:3240:3240))
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1745:1745:1745))
        (PORT d[1] (3848:3848:3848) (4381:4381:4381))
        (PORT d[2] (2067:2067:2067) (2433:2433:2433))
        (PORT d[3] (2989:2989:2989) (3484:3484:3484))
        (PORT d[4] (4758:4758:4758) (5467:5467:5467))
        (PORT d[5] (2031:2031:2031) (2394:2394:2394))
        (PORT d[6] (3651:3651:3651) (4225:4225:4225))
        (PORT d[7] (2247:2247:2247) (2611:2611:2611))
        (PORT d[8] (2649:2649:2649) (3085:3085:3085))
        (PORT d[9] (3011:3011:3011) (3488:3488:3488))
        (PORT d[10] (1890:1890:1890) (2198:2198:2198))
        (PORT d[11] (3255:3255:3255) (3798:3798:3798))
        (PORT d[12] (1840:1840:1840) (2148:2148:2148))
        (PORT clk (1308:1308:1308) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1738:1738:1738))
        (PORT clk (1308:1308:1308) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2269:2269:2269))
        (PORT clk (1311:1311:1311) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2139:2139:2139))
        (PORT d[1] (3478:3478:3478) (3983:3983:3983))
        (PORT d[2] (2826:2826:2826) (3285:3285:3285))
        (PORT d[3] (3456:3456:3456) (3979:3979:3979))
        (PORT d[4] (2906:2906:2906) (3376:3376:3376))
        (PORT d[5] (2651:2651:2651) (3109:3109:3109))
        (PORT d[6] (2083:2083:2083) (2443:2443:2443))
        (PORT d[7] (3451:3451:3451) (3978:3978:3978))
        (PORT d[8] (2767:2767:2767) (3214:3214:3214))
        (PORT d[9] (2709:2709:2709) (3188:3188:3188))
        (PORT d[10] (3046:3046:3046) (3560:3560:3560))
        (PORT d[11] (3112:3112:3112) (3681:3681:3681))
        (PORT d[12] (3679:3679:3679) (4343:4343:4343))
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1577:1577:1577))
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2869:2869:2869))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2259:2259:2259))
        (PORT d[1] (2907:2907:2907) (3312:3312:3312))
        (PORT d[2] (1329:1329:1329) (1543:1543:1543))
        (PORT d[3] (2897:2897:2897) (3326:3326:3326))
        (PORT d[4] (2630:2630:2630) (2986:2986:2986))
        (PORT d[5] (1383:1383:1383) (1625:1625:1625))
        (PORT d[6] (2120:2120:2120) (2448:2448:2448))
        (PORT d[7] (1603:1603:1603) (1837:1837:1837))
        (PORT d[8] (2876:2876:2876) (3299:3299:3299))
        (PORT d[9] (2781:2781:2781) (3201:3201:3201))
        (PORT d[10] (2771:2771:2771) (3205:3205:3205))
        (PORT d[11] (2062:2062:2062) (2363:2363:2363))
        (PORT d[12] (2209:2209:2209) (2524:2524:2524))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (1964:1964:1964))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2145:2145:2145))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2590:2590:2590))
        (PORT d[1] (3137:3137:3137) (3563:3563:3563))
        (PORT d[2] (1917:1917:1917) (2204:2204:2204))
        (PORT d[3] (2724:2724:2724) (3112:3112:3112))
        (PORT d[4] (2815:2815:2815) (3261:3261:3261))
        (PORT d[5] (2001:2001:2001) (2333:2333:2333))
        (PORT d[6] (1313:1313:1313) (1541:1541:1541))
        (PORT d[7] (3120:3120:3120) (3579:3579:3579))
        (PORT d[8] (3483:3483:3483) (4020:4020:4020))
        (PORT d[9] (3305:3305:3305) (3784:3784:3784))
        (PORT d[10] (2784:2784:2784) (3216:3216:3216))
        (PORT d[11] (2184:2184:2184) (2574:2574:2574))
        (PORT d[12] (3003:3003:3003) (3450:3450:3450))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2131:2131:2131))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (3295:3295:3295))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2143:2143:2143) (2450:2450:2450))
        (PORT d[1] (2853:2853:2853) (3275:3275:3275))
        (PORT d[2] (3438:3438:3438) (4032:4032:4032))
        (PORT d[3] (3316:3316:3316) (3853:3853:3853))
        (PORT d[4] (4466:4466:4466) (5105:5105:5105))
        (PORT d[5] (2232:2232:2232) (2631:2631:2631))
        (PORT d[6] (3596:3596:3596) (4192:4192:4192))
        (PORT d[7] (3670:3670:3670) (4285:4285:4285))
        (PORT d[8] (2614:2614:2614) (3013:3013:3013))
        (PORT d[9] (3415:3415:3415) (3957:3957:3957))
        (PORT d[10] (1746:1746:1746) (2008:2008:2008))
        (PORT d[11] (3020:3020:3020) (3535:3535:3535))
        (PORT d[12] (2016:2016:2016) (2350:2350:2350))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1823:1823:1823))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2691:2691:2691))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2935:2935:2935))
        (PORT d[1] (3448:3448:3448) (3945:3945:3945))
        (PORT d[2] (2328:2328:2328) (2726:2726:2726))
        (PORT d[3] (3198:3198:3198) (3692:3692:3692))
        (PORT d[4] (3039:3039:3039) (3524:3524:3524))
        (PORT d[5] (2105:2105:2105) (2424:2424:2424))
        (PORT d[6] (2099:2099:2099) (2471:2471:2471))
        (PORT d[7] (3343:3343:3343) (3863:3863:3863))
        (PORT d[8] (2827:2827:2827) (3283:3283:3283))
        (PORT d[9] (2565:2565:2565) (2992:2992:2992))
        (PORT d[10] (2892:2892:2892) (3385:3385:3385))
        (PORT d[11] (2453:2453:2453) (2898:2898:2898))
        (PORT d[12] (3495:3495:3495) (4124:4124:4124))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2112:2112:2112) (2330:2330:2330))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (400:400:400) (466:466:466))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (826:826:826) (935:935:935))
        (PORT d[1] (1371:1371:1371) (1544:1544:1544))
        (PORT d[2] (678:678:678) (773:773:773))
        (PORT d[3] (641:641:641) (721:721:721))
        (PORT d[4] (1110:1110:1110) (1257:1257:1257))
        (PORT d[5] (1184:1184:1184) (1406:1406:1406))
        (PORT d[6] (1263:1263:1263) (1434:1434:1434))
        (PORT d[7] (828:828:828) (938:938:938))
        (PORT d[8] (1853:1853:1853) (2153:2153:2153))
        (PORT d[9] (1848:1848:1848) (2101:2101:2101))
        (PORT d[10] (969:969:969) (1106:1106:1106))
        (PORT d[11] (2034:2034:2034) (2360:2360:2360))
        (PORT d[12] (784:784:784) (888:888:888))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2228:2228:2228))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2405:2405:2405) (2433:2433:2433))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1962:1962:1962))
        (PORT clk (1393:1393:1393) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (3053:3053:3053))
        (PORT d[1] (808:808:808) (928:928:928))
        (PORT d[2] (1891:1891:1891) (2208:2208:2208))
        (PORT d[3] (1097:1097:1097) (1255:1255:1255))
        (PORT d[4] (2403:2403:2403) (2769:2769:2769))
        (PORT d[5] (1676:1676:1676) (1929:1929:1929))
        (PORT d[6] (2753:2753:2753) (3210:3210:3210))
        (PORT d[7] (2671:2671:2671) (3084:3084:3084))
        (PORT d[8] (2643:2643:2643) (3028:3028:3028))
        (PORT d[9] (2560:2560:2560) (2921:2921:2921))
        (PORT d[10] (2276:2276:2276) (2664:2664:2664))
        (PORT d[11] (2143:2143:2143) (2519:2519:2519))
        (PORT d[12] (2346:2346:2346) (2751:2751:2751))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1487:1487:1487))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2406:2406:2406) (2434:2434:2434))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2607:2607:2607))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2896:2896:2896) (3344:3344:3344))
        (PORT d[1] (3404:3404:3404) (3883:3883:3883))
        (PORT d[2] (2268:2268:2268) (2667:2667:2667))
        (PORT d[3] (2421:2421:2421) (2789:2789:2789))
        (PORT d[4] (2291:2291:2291) (2627:2627:2627))
        (PORT d[5] (1372:1372:1372) (1625:1625:1625))
        (PORT d[6] (2719:2719:2719) (3151:3151:3151))
        (PORT d[7] (2762:2762:2762) (3224:3224:3224))
        (PORT d[8] (1431:1431:1431) (1650:1650:1650))
        (PORT d[9] (3135:3135:3135) (3593:3593:3593))
        (PORT d[10] (2158:2158:2158) (2515:2515:2515))
        (PORT d[11] (2646:2646:2646) (3088:3088:3088))
        (PORT d[12] (2096:2096:2096) (2444:2444:2444))
        (PORT clk (1287:1287:1287) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2217:2217:2217))
        (PORT clk (1287:1287:1287) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2302:2302:2302) (2326:2326:2326))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1818:1818:1818))
        (PORT clk (1290:1290:1290) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2241:2241:2241))
        (PORT d[1] (1894:1894:1894) (2166:2166:2166))
        (PORT d[2] (2848:2848:2848) (3306:3306:3306))
        (PORT d[3] (3806:3806:3806) (4377:4377:4377))
        (PORT d[4] (3346:3346:3346) (3868:3868:3868))
        (PORT d[5] (2635:2635:2635) (3066:3066:3066))
        (PORT d[6] (1927:1927:1927) (2279:2279:2279))
        (PORT d[7] (2785:2785:2785) (3210:3210:3210))
        (PORT d[8] (2825:2825:2825) (3274:3274:3274))
        (PORT d[9] (1643:1643:1643) (1932:1932:1932))
        (PORT d[10] (1875:1875:1875) (2194:2194:2194))
        (PORT d[11] (1893:1893:1893) (2216:2216:2216))
        (PORT d[12] (2011:2011:2011) (2340:2340:2340))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1963:1963:1963) (2186:2186:2186))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2303:2303:2303) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2101:2101:2101))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (3290:3290:3290))
        (PORT d[1] (2911:2911:2911) (3348:3348:3348))
        (PORT d[2] (2957:2957:2957) (3450:3450:3450))
        (PORT d[3] (2218:2218:2218) (2562:2562:2562))
        (PORT d[4] (1796:1796:1796) (2066:2066:2066))
        (PORT d[5] (1447:1447:1447) (1716:1716:1716))
        (PORT d[6] (2209:2209:2209) (2570:2570:2570))
        (PORT d[7] (2984:2984:2984) (3476:3476:3476))
        (PORT d[8] (2545:2545:2545) (2936:2936:2936))
        (PORT d[9] (2352:2352:2352) (2705:2705:2705))
        (PORT d[10] (1520:1520:1520) (1742:1742:1742))
        (PORT d[11] (2954:2954:2954) (3435:3435:3435))
        (PORT d[12] (2887:2887:2887) (3306:3306:3306))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2170:2170:2170))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2321:2321:2321) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1534:1534:1534))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2703:2703:2703))
        (PORT d[1] (3805:3805:3805) (4350:4350:4350))
        (PORT d[2] (1748:1748:1748) (1998:1998:1998))
        (PORT d[3] (1483:1483:1483) (1715:1715:1715))
        (PORT d[4] (2645:2645:2645) (3066:3066:3066))
        (PORT d[5] (2545:2545:2545) (2966:2966:2966))
        (PORT d[6] (2350:2350:2350) (2765:2765:2765))
        (PORT d[7] (1320:1320:1320) (1536:1536:1536))
        (PORT d[8] (2969:2969:2969) (3442:3442:3442))
        (PORT d[9] (1417:1417:1417) (1642:1642:1642))
        (PORT d[10] (1558:1558:1558) (1810:1810:1810))
        (PORT d[11] (1542:1542:1542) (1820:1820:1820))
        (PORT d[12] (2289:2289:2289) (2653:2653:2653))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1293:1293:1293))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2346:2346:2346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (3058:3058:3058))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2789:2789:2789))
        (PORT d[1] (2625:2625:2625) (3011:3011:3011))
        (PORT d[2] (2689:2689:2689) (3159:3159:3159))
        (PORT d[3] (2996:2996:2996) (3454:3454:3454))
        (PORT d[4] (3528:3528:3528) (4013:4013:4013))
        (PORT d[5] (1762:1762:1762) (2054:2054:2054))
        (PORT d[6] (2789:2789:2789) (3253:3253:3253))
        (PORT d[7] (2787:2787:2787) (3258:3258:3258))
        (PORT d[8] (2196:2196:2196) (2536:2536:2536))
        (PORT d[9] (3073:3073:3073) (3518:3518:3518))
        (PORT d[10] (1526:1526:1526) (1768:1768:1768))
        (PORT d[11] (2986:2986:2986) (3483:3483:3483))
        (PORT d[12] (2295:2295:2295) (2677:2677:2677))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (3272:3272:3272))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (3225:3225:3225))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1944:1944:1944))
        (PORT d[1] (2960:2960:2960) (3401:3401:3401))
        (PORT d[2] (2539:2539:2539) (2971:2971:2971))
        (PORT d[3] (3866:3866:3866) (4476:4476:4476))
        (PORT d[4] (3759:3759:3759) (4353:4353:4353))
        (PORT d[5] (3043:3043:3043) (3532:3532:3532))
        (PORT d[6] (3291:3291:3291) (3847:3847:3847))
        (PORT d[7] (3088:3088:3088) (3540:3540:3540))
        (PORT d[8] (2880:2880:2880) (3314:3314:3314))
        (PORT d[9] (2496:2496:2496) (2936:2936:2936))
        (PORT d[10] (2611:2611:2611) (3034:3034:3034))
        (PORT d[11] (2132:2132:2132) (2513:2513:2513))
        (PORT d[12] (3254:3254:3254) (3807:3807:3807))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1865:1865:1865))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2417:2417:2417))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2565:2565:2565) (2937:2937:2937))
        (PORT d[1] (3390:3390:3390) (3854:3854:3854))
        (PORT d[2] (1048:1048:1048) (1210:1210:1210))
        (PORT d[3] (2429:2429:2429) (2801:2801:2801))
        (PORT d[4] (2542:2542:2542) (2880:2880:2880))
        (PORT d[5] (1174:1174:1174) (1392:1392:1392))
        (PORT d[6] (1749:1749:1749) (2016:2016:2016))
        (PORT d[7] (2755:2755:2755) (3181:3181:3181))
        (PORT d[8] (2713:2713:2713) (3112:3112:3112))
        (PORT d[9] (2907:2907:2907) (3342:3342:3342))
        (PORT d[10] (2518:2518:2518) (2922:2922:2922))
        (PORT d[11] (1293:1293:1293) (1496:1496:1496))
        (PORT d[12] (1673:1673:1673) (1938:1938:1938))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1806:1806:1806))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1878:1878:1878))
        (PORT clk (1369:1369:1369) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (2168:2168:2168))
        (PORT d[1] (2802:2802:2802) (3143:3143:3143))
        (PORT d[2] (2161:2161:2161) (2492:2492:2492))
        (PORT d[3] (1456:1456:1456) (1644:1644:1644))
        (PORT d[4] (3204:3204:3204) (3704:3704:3704))
        (PORT d[5] (1377:1377:1377) (1617:1617:1617))
        (PORT d[6] (964:964:964) (1145:1145:1145))
        (PORT d[7] (2781:2781:2781) (3163:3163:3163))
        (PORT d[8] (2355:2355:2355) (2730:2730:2730))
        (PORT d[9] (2658:2658:2658) (3049:3049:3049))
        (PORT d[10] (2110:2110:2110) (2471:2471:2471))
        (PORT d[11] (2809:2809:2809) (3309:3309:3309))
        (PORT d[12] (2535:2535:2535) (2951:2951:2951))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2457:2457:2457))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2229:2229:2229))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1726:1726:1726))
        (PORT d[1] (3100:3100:3100) (3565:3565:3565))
        (PORT d[2] (3144:3144:3144) (3663:3663:3663))
        (PORT d[3] (2514:2514:2514) (2893:2893:2893))
        (PORT d[4] (1777:1777:1777) (2043:2043:2043))
        (PORT d[5] (1649:1649:1649) (1955:1955:1955))
        (PORT d[6] (2209:2209:2209) (2571:2571:2571))
        (PORT d[7] (3162:3162:3162) (3677:3677:3677))
        (PORT d[8] (2731:2731:2731) (3149:3149:3149))
        (PORT d[9] (2681:2681:2681) (3074:3074:3074))
        (PORT d[10] (1336:1336:1336) (1534:1534:1534))
        (PORT d[11] (3147:3147:3147) (3654:3654:3654))
        (PORT d[12] (3053:3053:3053) (3492:3492:3492))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2039:2039:2039))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1326:1326:1326))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2916:2916:2916))
        (PORT d[1] (3997:3997:3997) (4571:4571:4571))
        (PORT d[2] (1619:1619:1619) (1862:1862:1862))
        (PORT d[3] (1260:1260:1260) (1456:1456:1456))
        (PORT d[4] (2820:2820:2820) (3262:3262:3262))
        (PORT d[5] (1830:1830:1830) (2152:2152:2152))
        (PORT d[6] (2535:2535:2535) (2977:2977:2977))
        (PORT d[7] (1148:1148:1148) (1340:1340:1340))
        (PORT d[8] (3150:3150:3150) (3651:3651:3651))
        (PORT d[9] (1049:1049:1049) (1220:1220:1220))
        (PORT d[10] (1006:1006:1006) (1158:1158:1158))
        (PORT d[11] (1716:1716:1716) (2018:2018:2018))
        (PORT d[12] (2103:2103:2103) (2452:2452:2452))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1363:1363:1363))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2300:2300:2300))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2848:2848:2848) (3292:3292:3292))
        (PORT d[1] (3098:3098:3098) (3567:3567:3567))
        (PORT d[2] (2965:2965:2965) (3458:3458:3458))
        (PORT d[3] (2236:2236:2236) (2584:2584:2584))
        (PORT d[4] (1774:1774:1774) (2037:2037:2037))
        (PORT d[5] (1461:1461:1461) (1736:1736:1736))
        (PORT d[6] (2550:2550:2550) (2971:2971:2971))
        (PORT d[7] (3059:3059:3059) (3546:3546:3546))
        (PORT d[8] (2529:2529:2529) (2917:2917:2917))
        (PORT d[9] (2516:2516:2516) (2891:2891:2891))
        (PORT d[10] (1520:1520:1520) (1741:1741:1741))
        (PORT d[11] (3128:3128:3128) (3632:3632:3632))
        (PORT d[12] (2888:2888:2888) (3307:3307:3307))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2406:2406:2406))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1516:1516:1516))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2691:2691:2691))
        (PORT d[1] (3807:3807:3807) (4359:4359:4359))
        (PORT d[2] (3129:3129:3129) (3622:3622:3622))
        (PORT d[3] (1465:1465:1465) (1692:1692:1692))
        (PORT d[4] (2635:2635:2635) (3051:3051:3051))
        (PORT d[5] (1651:1651:1651) (1947:1947:1947))
        (PORT d[6] (2363:2363:2363) (2781:2781:2781))
        (PORT d[7] (1419:1419:1419) (1646:1646:1646))
        (PORT d[8] (2959:2959:2959) (3429:3429:3429))
        (PORT d[9] (1264:1264:1264) (1472:1472:1472))
        (PORT d[10] (1208:1208:1208) (1397:1397:1397))
        (PORT d[11] (1722:1722:1722) (2030:2030:2030))
        (PORT d[12] (1926:1926:1926) (2256:2256:2256))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2578:2578:2578))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2074:2074:2074))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3299:3299:3299))
        (PORT d[1] (2910:2910:2910) (3347:3347:3347))
        (PORT d[2] (2945:2945:2945) (3436:3436:3436))
        (PORT d[3] (2205:2205:2205) (2547:2547:2547))
        (PORT d[4] (1804:1804:1804) (2074:2074:2074))
        (PORT d[5] (1604:1604:1604) (1897:1897:1897))
        (PORT d[6] (2170:2170:2170) (2526:2526:2526))
        (PORT d[7] (2975:2975:2975) (3468:3468:3468))
        (PORT d[8] (2557:2557:2557) (2955:2955:2955))
        (PORT d[9] (2454:2454:2454) (2824:2824:2824))
        (PORT d[10] (2683:2683:2683) (3091:3091:3091))
        (PORT d[11] (2792:2792:2792) (3253:3253:3253))
        (PORT d[12] (2058:2058:2058) (2406:2406:2406))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (2215:2215:2215))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1549:1549:1549))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2662:2662:2662))
        (PORT d[1] (3617:3617:3617) (4130:4130:4130))
        (PORT d[2] (3124:3124:3124) (3619:3619:3619))
        (PORT d[3] (1474:1474:1474) (1703:1703:1703))
        (PORT d[4] (2626:2626:2626) (3042:3042:3042))
        (PORT d[5] (2407:2407:2407) (2817:2817:2817))
        (PORT d[6] (2205:2205:2205) (2610:2610:2610))
        (PORT d[7] (1424:1424:1424) (1647:1647:1647))
        (PORT d[8] (2925:2925:2925) (3384:3384:3384))
        (PORT d[9] (1441:1441:1441) (1669:1669:1669))
        (PORT d[10] (1400:1400:1400) (1626:1626:1626))
        (PORT d[11] (1541:1541:1541) (1819:1819:1819))
        (PORT d[12] (2301:2301:2301) (2670:2670:2670))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2468:2468:2468))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2276:2276:2276))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1709:1709:1709))
        (PORT d[1] (3100:3100:3100) (3564:3564:3564))
        (PORT d[2] (3132:3132:3132) (3650:3650:3650))
        (PORT d[3] (2502:2502:2502) (2877:2877:2877))
        (PORT d[4] (1728:1728:1728) (1977:1977:1977))
        (PORT d[5] (1636:1636:1636) (1935:1935:1935))
        (PORT d[6] (2553:2553:2553) (2971:2971:2971))
        (PORT d[7] (3066:3066:3066) (3554:3554:3554))
        (PORT d[8] (2743:2743:2743) (3168:3168:3168))
        (PORT d[9] (2522:2522:2522) (2897:2897:2897))
        (PORT d[10] (1343:1343:1343) (1535:1535:1535))
        (PORT d[11] (3133:3133:3133) (3634:3634:3634))
        (PORT d[12] (3047:3047:3047) (3487:3487:3487))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1396:1396:1396))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1751:1751:1751))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2875:2875:2875))
        (PORT d[1] (3976:3976:3976) (4554:4554:4554))
        (PORT d[2] (1463:1463:1463) (1691:1691:1691))
        (PORT d[3] (1285:1285:1285) (1488:1488:1488))
        (PORT d[4] (2803:2803:2803) (3240:3240:3240))
        (PORT d[5] (1811:1811:1811) (2130:2130:2130))
        (PORT d[6] (2372:2372:2372) (2790:2790:2790))
        (PORT d[7] (1146:1146:1146) (1336:1336:1336))
        (PORT d[8] (3162:3162:3162) (3669:3669:3669))
        (PORT d[9] (1183:1183:1183) (1361:1361:1361))
        (PORT d[10] (1575:1575:1575) (1826:1826:1826))
        (PORT d[11] (1731:1731:1731) (2039:2039:2039))
        (PORT d[12] (2084:2084:2084) (2426:2426:2426))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1374:1374:1374))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3073:3073:3073))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2293:2293:2293) (2633:2633:2633))
        (PORT d[1] (2480:2480:2480) (2840:2840:2840))
        (PORT d[2] (2444:2444:2444) (2881:2881:2881))
        (PORT d[3] (2291:2291:2291) (2662:2662:2662))
        (PORT d[4] (2690:2690:2690) (3056:3056:3056))
        (PORT d[5] (1361:1361:1361) (1598:1598:1598))
        (PORT d[6] (2507:2507:2507) (2918:2918:2918))
        (PORT d[7] (2591:2591:2591) (3035:3035:3035))
        (PORT d[8] (1627:1627:1627) (1877:1877:1877))
        (PORT d[9] (2349:2349:2349) (2688:2688:2688))
        (PORT d[10] (1701:1701:1701) (1977:1977:1977))
        (PORT d[11] (2478:2478:2478) (2906:2906:2906))
        (PORT d[12] (2581:2581:2581) (3000:3000:3000))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2846:2846:2846))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (2028:2028:2028))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2117:2117:2117))
        (PORT d[1] (2222:2222:2222) (2552:2552:2552))
        (PORT d[2] (2758:2758:2758) (3227:3227:3227))
        (PORT d[3] (3692:3692:3692) (4265:4265:4265))
        (PORT d[4] (3047:3047:3047) (3526:3526:3526))
        (PORT d[5] (2247:2247:2247) (2633:2633:2633))
        (PORT d[6] (1858:1858:1858) (2204:2204:2204))
        (PORT d[7] (2273:2273:2273) (2603:2603:2603))
        (PORT d[8] (2174:2174:2174) (2511:2511:2511))
        (PORT d[9] (1865:1865:1865) (2192:2192:2192))
        (PORT d[10] (2064:2064:2064) (2408:2408:2408))
        (PORT d[11] (1698:1698:1698) (1990:1990:1990))
        (PORT d[12] (2751:2751:2751) (3237:3237:3237))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2405:2405:2405))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2584:2584:2584) (2971:2971:2971))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2152:2152:2152))
        (PORT d[1] (2698:2698:2698) (3066:3066:3066))
        (PORT d[2] (1541:1541:1541) (1791:1791:1791))
        (PORT d[3] (2243:2243:2243) (2589:2589:2589))
        (PORT d[4] (2405:2405:2405) (2726:2726:2726))
        (PORT d[5] (1567:1567:1567) (1843:1843:1843))
        (PORT d[6] (1753:1753:1753) (2023:2023:2023))
        (PORT d[7] (1833:1833:1833) (2117:2117:2117))
        (PORT d[8] (2114:2114:2114) (2420:2420:2420))
        (PORT d[9] (2947:2947:2947) (3382:3382:3382))
        (PORT d[10] (2677:2677:2677) (3100:3100:3100))
        (PORT d[11] (1706:1706:1706) (1960:1960:1960))
        (PORT d[12] (2000:2000:2000) (2280:2280:2280))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1880:1880:1880))
        (PORT clk (1323:1323:1323) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2059:2059:2059))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2751:2751:2751))
        (PORT d[1] (2950:2950:2950) (3352:3352:3352))
        (PORT d[2] (1772:1772:1772) (2023:2023:2023))
        (PORT d[3] (2835:2835:2835) (3244:3244:3244))
        (PORT d[4] (2783:2783:2783) (3219:3219:3219))
        (PORT d[5] (1794:1794:1794) (2085:2085:2085))
        (PORT d[6] (1542:1542:1542) (1808:1808:1808))
        (PORT d[7] (2749:2749:2749) (3161:3161:3161))
        (PORT d[8] (2848:2848:2848) (3310:3310:3310))
        (PORT d[9] (2196:2196:2196) (2505:2505:2505))
        (PORT d[10] (2110:2110:2110) (2468:2468:2468))
        (PORT d[11] (1558:1558:1558) (1832:1832:1832))
        (PORT d[12] (2350:2350:2350) (2672:2672:2672))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1904:1904:1904))
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2965:2965:2965))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2270:2270:2270))
        (PORT d[1] (2915:2915:2915) (3312:3312:3312))
        (PORT d[2] (1544:1544:1544) (1796:1796:1796))
        (PORT d[3] (2391:2391:2391) (2759:2759:2759))
        (PORT d[4] (2486:2486:2486) (2825:2825:2825))
        (PORT d[5] (1587:1587:1587) (1868:1868:1868))
        (PORT d[6] (1762:1762:1762) (2039:2039:2039))
        (PORT d[7] (2108:2108:2108) (2427:2427:2427))
        (PORT d[8] (2426:2426:2426) (2758:2758:2758))
        (PORT d[9] (3078:3078:3078) (3526:3526:3526))
        (PORT d[10] (2962:2962:2962) (3426:3426:3426))
        (PORT d[11] (1804:1804:1804) (2064:2064:2064))
        (PORT d[12] (2192:2192:2192) (2499:2499:2499))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2273:2273:2273))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1705:1705:1705))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2938:2938:2938))
        (PORT d[1] (2775:2775:2775) (3148:3148:3148))
        (PORT d[2] (1786:1786:1786) (2035:2035:2035))
        (PORT d[3] (2997:2997:2997) (3426:3426:3426))
        (PORT d[4] (2592:2592:2592) (2998:2998:2998))
        (PORT d[5] (1822:1822:1822) (2121:2121:2121))
        (PORT d[6] (1528:1528:1528) (1798:1798:1798))
        (PORT d[7] (2928:2928:2928) (3363:3363:3363))
        (PORT d[8] (2820:2820:2820) (3283:3283:3283))
        (PORT d[9] (2635:2635:2635) (2997:2997:2997))
        (PORT d[10] (2286:2286:2286) (2665:2665:2665))
        (PORT d[11] (1599:1599:1599) (1887:1887:1887))
        (PORT d[12] (2501:2501:2501) (2845:2845:2845))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1828:1828:1828) (2075:2075:2075))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2607:2607:2607))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (3339:3339:3339))
        (PORT d[1] (3210:3210:3210) (3661:3661:3661))
        (PORT d[2] (2920:2920:2920) (3401:3401:3401))
        (PORT d[3] (2415:2415:2415) (2789:2789:2789))
        (PORT d[4] (2288:2288:2288) (2621:2621:2621))
        (PORT d[5] (1555:1555:1555) (1833:1833:1833))
        (PORT d[6] (2820:2820:2820) (3260:3260:3260))
        (PORT d[7] (2738:2738:2738) (3191:3191:3191))
        (PORT d[8] (2162:2162:2162) (2494:2494:2494))
        (PORT d[9] (3119:3119:3119) (3572:3572:3572))
        (PORT d[10] (1995:1995:1995) (2329:2329:2329))
        (PORT d[11] (2629:2629:2629) (3066:3066:3066))
        (PORT d[12] (2094:2094:2094) (2440:2440:2440))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2008:2008:2008))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1811:1811:1811))
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1875:1875:1875))
        (PORT d[1] (1924:1924:1924) (2210:2210:2210))
        (PORT d[2] (2675:2675:2675) (3109:3109:3109))
        (PORT d[3] (3805:3805:3805) (4376:4376:4376))
        (PORT d[4] (3339:3339:3339) (3861:3861:3861))
        (PORT d[5] (2008:2008:2008) (2364:2364:2364))
        (PORT d[6] (1668:1668:1668) (1980:1980:1980))
        (PORT d[7] (1863:1863:1863) (2152:2152:2152))
        (PORT d[8] (2811:2811:2811) (3253:3253:3253))
        (PORT d[9] (2036:2036:2036) (2376:2376:2376))
        (PORT d[10] (2018:2018:2018) (2351:2351:2351))
        (PORT d[11] (1868:1868:1868) (2181:2181:2181))
        (PORT d[12] (1887:1887:1887) (2202:2202:2202))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2531:2531:2531))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1902:1902:1902))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2784:2784:2784))
        (PORT d[1] (3738:3738:3738) (4251:4251:4251))
        (PORT d[2] (1331:1331:1331) (1545:1545:1545))
        (PORT d[3] (3845:3845:3845) (4436:4436:4436))
        (PORT d[4] (2909:2909:2909) (3297:3297:3297))
        (PORT d[5] (1364:1364:1364) (1610:1610:1610))
        (PORT d[6] (2602:2602:2602) (2992:2992:2992))
        (PORT d[7] (2596:2596:2596) (2974:2974:2974))
        (PORT d[8] (3325:3325:3325) (3876:3876:3876))
        (PORT d[9] (3102:3102:3102) (3561:3561:3561))
        (PORT d[10] (2503:2503:2503) (2901:2901:2901))
        (PORT d[11] (2602:2602:2602) (2997:2997:2997))
        (PORT d[12] (1874:1874:1874) (2171:2171:2171))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1142:1142:1142))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (2254:2254:2254))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3329:3329:3329) (3877:3877:3877))
        (PORT d[1] (3172:3172:3172) (3578:3578:3578))
        (PORT d[2] (1784:1784:1784) (2060:2060:2060))
        (PORT d[3] (1680:1680:1680) (1903:1903:1903))
        (PORT d[4] (2991:2991:2991) (3459:3459:3459))
        (PORT d[5] (1597:1597:1597) (1867:1867:1867))
        (PORT d[6] (1154:1154:1154) (1360:1360:1360))
        (PORT d[7] (2864:2864:2864) (3297:3297:3297))
        (PORT d[8] (3112:3112:3112) (3605:3605:3605))
        (PORT d[9] (2678:2678:2678) (3088:3088:3088))
        (PORT d[10] (2080:2080:2080) (2438:2438:2438))
        (PORT d[11] (2607:2607:2607) (3077:3077:3077))
        (PORT d[12] (4161:4161:4161) (4794:4794:4794))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1388:1388:1388))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1863:1863:1863))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2196:2196:2196))
        (PORT d[1] (2643:2643:2643) (3032:3032:3032))
        (PORT d[2] (2562:2562:2562) (2989:2989:2989))
        (PORT d[3] (3584:3584:3584) (4134:4134:4134))
        (PORT d[4] (4048:4048:4048) (4609:4609:4609))
        (PORT d[5] (1551:1551:1551) (1756:1756:1756))
        (PORT d[6] (3887:3887:3887) (4545:4545:4545))
        (PORT d[7] (2704:2704:2704) (3159:3159:3159))
        (PORT d[8] (2516:2516:2516) (2888:2888:2888))
        (PORT d[9] (2691:2691:2691) (3091:3091:3091))
        (PORT d[10] (1017:1017:1017) (1159:1159:1159))
        (PORT d[11] (2509:2509:2509) (2940:2940:2940))
        (PORT d[12] (2103:2103:2103) (2458:2458:2458))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1069:1069:1069))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (2151:2151:2151))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (3169:3169:3169))
        (PORT d[1] (1080:1080:1080) (1249:1249:1249))
        (PORT d[2] (2425:2425:2425) (2818:2818:2818))
        (PORT d[3] (1716:1716:1716) (1973:1973:1973))
        (PORT d[4] (3026:3026:3026) (3492:3492:3492))
        (PORT d[5] (1886:1886:1886) (2175:2175:2175))
        (PORT d[6] (3204:3204:3204) (3736:3736:3736))
        (PORT d[7] (2605:2605:2605) (3006:3006:3006))
        (PORT d[8] (3024:3024:3024) (3507:3507:3507))
        (PORT d[9] (2063:2063:2063) (2417:2417:2417))
        (PORT d[10] (2399:2399:2399) (2802:2802:2802))
        (PORT d[11] (2303:2303:2303) (2729:2729:2729))
        (PORT d[12] (2951:2951:2951) (3417:3417:3417))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1728:1728:1728))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (421:421:421) (494:494:494))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (952:952:952))
        (PORT d[1] (1338:1338:1338) (1507:1507:1507))
        (PORT d[2] (2078:2078:2078) (2410:2410:2410))
        (PORT d[3] (651:651:651) (737:737:737))
        (PORT d[4] (1101:1101:1101) (1237:1237:1237))
        (PORT d[5] (1177:1177:1177) (1393:1393:1393))
        (PORT d[6] (651:651:651) (745:745:745))
        (PORT d[7] (688:688:688) (779:779:779))
        (PORT d[8] (2027:2027:2027) (2348:2348:2348))
        (PORT d[9] (1855:1855:1855) (2108:2108:2108))
        (PORT d[10] (1137:1137:1137) (1299:1299:1299))
        (PORT d[11] (2024:2024:2024) (2347:2347:2347))
        (PORT d[12] (1796:1796:1796) (2035:2035:2035))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1443:1443:1443))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2209:2209:2209))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (3054:3054:3054))
        (PORT d[1] (974:974:974) (1110:1110:1110))
        (PORT d[2] (1880:1880:1880) (2193:2193:2193))
        (PORT d[3] (1254:1254:1254) (1428:1428:1428))
        (PORT d[4] (2223:2223:2223) (2574:2574:2574))
        (PORT d[5] (1659:1659:1659) (1907:1907:1907))
        (PORT d[6] (1426:1426:1426) (1677:1677:1677))
        (PORT d[7] (2685:2685:2685) (3100:3100:3100))
        (PORT d[8] (3975:3975:3975) (4586:4586:4586))
        (PORT d[9] (3065:3065:3065) (3538:3538:3538))
        (PORT d[10] (2122:2122:2122) (2490:2490:2490))
        (PORT d[11] (2144:2144:2144) (2520:2520:2520))
        (PORT d[12] (2345:2345:2345) (2750:2750:2750))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1058:1058:1058))
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1870:1870:1870))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2778:2778:2778))
        (PORT d[1] (3740:3740:3740) (4252:4252:4252))
        (PORT d[2] (1737:1737:1737) (2019:2019:2019))
        (PORT d[3] (3823:3823:3823) (4406:4406:4406))
        (PORT d[4] (4045:4045:4045) (4636:4636:4636))
        (PORT d[5] (1542:1542:1542) (1817:1817:1817))
        (PORT d[6] (2639:2639:2639) (3038:3038:3038))
        (PORT d[7] (2435:2435:2435) (2793:2793:2793))
        (PORT d[8] (3332:3332:3332) (3888:3888:3888))
        (PORT d[9] (3112:3112:3112) (3576:3576:3576))
        (PORT d[10] (2480:2480:2480) (2883:2883:2883))
        (PORT d[11] (1290:1290:1290) (1483:1483:1483))
        (PORT d[12] (1526:1526:1526) (1758:1758:1758))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1350:1350:1350))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2268:2268:2268))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3895:3895:3895))
        (PORT d[1] (3167:3167:3167) (3572:3572:3572))
        (PORT d[2] (2002:2002:2002) (2326:2326:2326))
        (PORT d[3] (1669:1669:1669) (1889:1889:1889))
        (PORT d[4] (2808:2808:2808) (3250:3250:3250))
        (PORT d[5] (1581:1581:1581) (1842:1842:1842))
        (PORT d[6] (1489:1489:1489) (1739:1739:1739))
        (PORT d[7] (2863:2863:2863) (3295:3295:3295))
        (PORT d[8] (2914:2914:2914) (3381:3381:3381))
        (PORT d[9] (2705:2705:2705) (3124:3124:3124))
        (PORT d[10] (2623:2623:2623) (3057:3057:3057))
        (PORT d[11] (2623:2623:2623) (3103:3103:3103))
        (PORT d[12] (3999:3999:3999) (4609:4609:4609))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1800:1800:1800))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1434:1434:1434) (1693:1693:1693))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2493:2493:2493))
        (PORT d[1] (3418:3418:3418) (3928:3928:3928))
        (PORT d[2] (2867:2867:2867) (3364:3364:3364))
        (PORT d[3] (2528:2528:2528) (2944:2944:2944))
        (PORT d[4] (3887:3887:3887) (4416:4416:4416))
        (PORT d[5] (2140:2140:2140) (2487:2487:2487))
        (PORT d[6] (2991:2991:2991) (3484:3484:3484))
        (PORT d[7] (3263:3263:3263) (3789:3789:3789))
        (PORT d[8] (2172:2172:2172) (2519:2519:2519))
        (PORT d[9] (3147:3147:3147) (3620:3620:3620))
        (PORT d[10] (1503:1503:1503) (1746:1746:1746))
        (PORT d[11] (2768:2768:2768) (3231:3231:3231))
        (PORT d[12] (2652:2652:2652) (3100:3100:3100))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2159:2159:2159))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2449:2449:2449))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2529:2529:2529))
        (PORT d[1] (3842:3842:3842) (4392:4392:4392))
        (PORT d[2] (2633:2633:2633) (3066:3066:3066))
        (PORT d[3] (4416:4416:4416) (5099:5099:5099))
        (PORT d[4] (3211:3211:3211) (3726:3726:3726))
        (PORT d[5] (2168:2168:2168) (2498:2498:2498))
        (PORT d[6] (2781:2781:2781) (3270:3270:3270))
        (PORT d[7] (3511:3511:3511) (4076:4076:4076))
        (PORT d[8] (3120:3120:3120) (3610:3610:3610))
        (PORT d[9] (2464:2464:2464) (2889:2889:2889))
        (PORT d[10] (2667:2667:2667) (3112:3112:3112))
        (PORT d[11] (2311:2311:2311) (2715:2715:2715))
        (PORT d[12] (3101:3101:3101) (3641:3641:3641))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2050:2050:2050))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1650:1650:1650))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2339:2339:2339))
        (PORT d[1] (2636:2636:2636) (3026:3026:3026))
        (PORT d[2] (2558:2558:2558) (2983:2983:2983))
        (PORT d[3] (3392:3392:3392) (3905:3905:3905))
        (PORT d[4] (3145:3145:3145) (3603:3603:3603))
        (PORT d[5] (2297:2297:2297) (2682:2682:2682))
        (PORT d[6] (3869:3869:3869) (4526:4526:4526))
        (PORT d[7] (2723:2723:2723) (3179:3179:3179))
        (PORT d[8] (2353:2353:2353) (2704:2704:2704))
        (PORT d[9] (2662:2662:2662) (3055:3055:3055))
        (PORT d[10] (1003:1003:1003) (1139:1139:1139))
        (PORT d[11] (2617:2617:2617) (3036:3036:3036))
        (PORT d[12] (2144:2144:2144) (2518:2518:2518))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (848:848:848) (937:937:937))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2199:2199:2199))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (3192:3192:3192))
        (PORT d[1] (889:889:889) (1031:1031:1031))
        (PORT d[2] (2469:2469:2469) (2868:2868:2868))
        (PORT d[3] (1560:1560:1560) (1798:1798:1798))
        (PORT d[4] (3200:3200:3200) (3703:3703:3703))
        (PORT d[5] (1882:1882:1882) (2170:2170:2170))
        (PORT d[6] (2362:2362:2362) (2768:2768:2768))
        (PORT d[7] (2606:2606:2606) (3009:3009:3009))
        (PORT d[8] (3187:3187:3187) (3695:3695:3695))
        (PORT d[9] (1889:1889:1889) (2223:2223:2223))
        (PORT d[10] (2405:2405:2405) (2814:2814:2814))
        (PORT d[11] (2478:2478:2478) (2927:2927:2927))
        (PORT d[12] (2941:2941:2941) (3409:3409:3409))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1223:1223:1223))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2058:2058:2058))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (2001:2001:2001))
        (PORT d[1] (2818:2818:2818) (3230:3230:3230))
        (PORT d[2] (2394:2394:2394) (2802:2802:2802))
        (PORT d[3] (4245:4245:4245) (4919:4919:4919))
        (PORT d[4] (3686:3686:3686) (4197:4197:4197))
        (PORT d[5] (1535:1535:1535) (1738:1738:1738))
        (PORT d[6] (3837:3837:3837) (4487:4487:4487))
        (PORT d[7] (2728:2728:2728) (3187:3187:3187))
        (PORT d[8] (2628:2628:2628) (3010:3010:3010))
        (PORT d[9] (2727:2727:2727) (3125:3125:3125))
        (PORT d[10] (1005:1005:1005) (1147:1147:1147))
        (PORT d[11] (2676:2676:2676) (3130:3130:3130))
        (PORT d[12] (2308:2308:2308) (2699:2699:2699))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1287:1287:1287))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (2002:2002:2002))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2541:2541:2541) (2969:2969:2969))
        (PORT d[1] (3855:3855:3855) (4406:4406:4406))
        (PORT d[2] (2280:2280:2280) (2654:2654:2654))
        (PORT d[3] (2032:2032:2032) (2332:2332:2332))
        (PORT d[4] (2869:2869:2869) (3321:3321:3321))
        (PORT d[5] (1702:1702:1702) (1962:1962:1962))
        (PORT d[6] (3029:3029:3029) (3545:3545:3545))
        (PORT d[7] (2794:2794:2794) (3225:3225:3225))
        (PORT d[8] (2837:2837:2837) (3296:3296:3296))
        (PORT d[9] (2232:2232:2232) (2608:2608:2608))
        (PORT d[10] (3393:3393:3393) (3955:3955:3955))
        (PORT d[11] (2279:2279:2279) (2701:2701:2701))
        (PORT d[12] (3707:3707:3707) (4370:4370:4370))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1308:1308:1308))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1376:1376:1376))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1580:1580:1580))
        (PORT d[1] (473:473:473) (543:543:543))
        (PORT d[2] (2837:2837:2837) (3328:3328:3328))
        (PORT d[3] (862:862:862) (987:987:987))
        (PORT d[4] (2677:2677:2677) (3072:3072:3072))
        (PORT d[5] (494:494:494) (570:570:570))
        (PORT d[6] (3594:3594:3594) (4170:4170:4170))
        (PORT d[7] (2964:2964:2964) (3425:3425:3425))
        (PORT d[8] (3546:3546:3546) (4111:4111:4111))
        (PORT d[9] (2022:2022:2022) (2309:2309:2309))
        (PORT d[10] (797:797:797) (917:917:917))
        (PORT d[11] (948:948:948) (1085:1085:1085))
        (PORT d[12] (606:606:606) (688:688:688))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1833:1833:1833))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2398:2398:2398) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1707:1707:1707))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1891:1891:1891))
        (PORT d[1] (920:920:920) (1076:1076:1076))
        (PORT d[2] (2367:2367:2367) (2744:2744:2744))
        (PORT d[3] (1136:1136:1136) (1324:1324:1324))
        (PORT d[4] (2709:2709:2709) (3140:3140:3140))
        (PORT d[5] (721:721:721) (848:848:848))
        (PORT d[6] (2764:2764:2764) (3209:3209:3209))
        (PORT d[7] (2711:2711:2711) (3128:3128:3128))
        (PORT d[8] (2795:2795:2795) (3243:3243:3243))
        (PORT d[9] (1287:1287:1287) (1504:1504:1504))
        (PORT d[10] (1628:1628:1628) (1909:1909:1909))
        (PORT d[11] (853:853:853) (998:998:998))
        (PORT d[12] (544:544:544) (638:638:638))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2013:2013:2013))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1378:1378:1378))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1364:1364:1364))
        (PORT d[1] (670:670:670) (773:773:773))
        (PORT d[2] (2845:2845:2845) (3335:3335:3335))
        (PORT d[3] (694:694:694) (800:800:800))
        (PORT d[4] (928:928:928) (1059:1059:1059))
        (PORT d[5] (495:495:495) (574:574:574))
        (PORT d[6] (2157:2157:2157) (2494:2494:2494))
        (PORT d[7] (3122:3122:3122) (3599:3599:3599))
        (PORT d[8] (2312:2312:2312) (2664:2664:2664))
        (PORT d[9] (1838:1838:1838) (2096:2096:2096))
        (PORT d[10] (484:484:484) (556:556:556))
        (PORT d[11] (1115:1115:1115) (1275:1275:1275))
        (PORT d[12] (768:768:768) (882:882:882))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (879:879:879))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1680:1680:1680))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1881:1881:1881))
        (PORT d[1] (587:587:587) (698:698:698))
        (PORT d[2] (2373:2373:2373) (2750:2750:2750))
        (PORT d[3] (971:971:971) (1135:1135:1135))
        (PORT d[4] (555:555:555) (658:658:658))
        (PORT d[5] (564:564:564) (672:672:672))
        (PORT d[6] (444:444:444) (536:536:536))
        (PORT d[7] (419:419:419) (504:504:504))
        (PORT d[8] (500:500:500) (587:587:587))
        (PORT d[9] (1267:1267:1267) (1482:1482:1482))
        (PORT d[10] (693:693:693) (811:811:811))
        (PORT d[11] (2629:2629:2629) (3110:3110:3110))
        (PORT d[12] (524:524:524) (613:613:613))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1042:1042:1042))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1860:1860:1860))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2317:2317:2317))
        (PORT d[1] (2812:2812:2812) (3226:3226:3226))
        (PORT d[2] (2362:2362:2362) (2758:2758:2758))
        (PORT d[3] (3591:3591:3591) (4135:4135:4135))
        (PORT d[4] (4048:4048:4048) (4609:4609:4609))
        (PORT d[5] (1571:1571:1571) (1779:1779:1779))
        (PORT d[6] (3848:3848:3848) (4499:4499:4499))
        (PORT d[7] (2563:2563:2563) (2999:2999:2999))
        (PORT d[8] (2534:2534:2534) (2912:2912:2912))
        (PORT d[9] (2697:2697:2697) (3097:3097:3097))
        (PORT d[10] (1006:1006:1006) (1147:1147:1147))
        (PORT d[11] (2494:2494:2494) (2919:2919:2919))
        (PORT d[12] (2312:2312:2312) (2709:2709:2709))
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1245:1245:1245))
        (PORT clk (1361:1361:1361) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2143:2143:2143))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2995:2995:2995))
        (PORT d[1] (1088:1088:1088) (1258:1258:1258))
        (PORT d[2] (2278:2278:2278) (2647:2647:2647))
        (PORT d[3] (1724:1724:1724) (1981:1981:1981))
        (PORT d[4] (3013:3013:3013) (3491:3491:3491))
        (PORT d[5] (1872:1872:1872) (2155:2155:2155))
        (PORT d[6] (3205:3205:3205) (3742:3742:3742))
        (PORT d[7] (2605:2605:2605) (3007:3007:3007))
        (PORT d[8] (3006:3006:3006) (3484:3484:3484))
        (PORT d[9] (2218:2218:2218) (2590:2590:2590))
        (PORT d[10] (2352:2352:2352) (2768:2768:2768))
        (PORT d[11] (2289:2289:2289) (2708:2708:2708))
        (PORT d[12] (2974:2974:2974) (3451:3451:3451))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2445:2445:2445))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1822:1822:1822))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2338:2338:2338))
        (PORT d[1] (2643:2643:2643) (3032:3032:3032))
        (PORT d[2] (2568:2568:2568) (2996:2996:2996))
        (PORT d[3] (3578:3578:3578) (4128:4128:4128))
        (PORT d[4] (3198:3198:3198) (3668:3668:3668))
        (PORT d[5] (2284:2284:2284) (2663:2663:2663))
        (PORT d[6] (3881:3881:3881) (4538:4538:4538))
        (PORT d[7] (2729:2729:2729) (3178:3178:3178))
        (PORT d[8] (2793:2793:2793) (3193:3193:3193))
        (PORT d[9] (2512:2512:2512) (2884:2884:2884))
        (PORT d[10] (1023:1023:1023) (1165:1165:1165))
        (PORT d[11] (2630:2630:2630) (3056:3056:3056))
        (PORT d[12] (2102:2102:2102) (2457:2457:2457))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1385:1385:1385))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2165:2165:2165))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (3186:3186:3186))
        (PORT d[1] (1225:1225:1225) (1412:1412:1412))
        (PORT d[2] (2426:2426:2426) (2820:2820:2820))
        (PORT d[3] (1886:1886:1886) (2159:2159:2159))
        (PORT d[4] (3183:3183:3183) (3681:3681:3681))
        (PORT d[5] (1900:1900:1900) (2194:2194:2194))
        (PORT d[6] (2359:2359:2359) (2760:2760:2760))
        (PORT d[7] (2599:2599:2599) (2996:2996:2996))
        (PORT d[8] (3015:3015:3015) (3494:3494:3494))
        (PORT d[9] (2027:2027:2027) (2372:2372:2372))
        (PORT d[10] (2507:2507:2507) (2945:2945:2945))
        (PORT d[11] (2472:2472:2472) (2920:2920:2920))
        (PORT d[12] (2953:2953:2953) (3422:3422:3422))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1354:1354:1354))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1860:1860:1860))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (2166:2166:2166))
        (PORT d[1] (2813:2813:2813) (3225:3225:3225))
        (PORT d[2] (2384:2384:2384) (2790:2790:2790))
        (PORT d[3] (4245:4245:4245) (4918:4918:4918))
        (PORT d[4] (4053:4053:4053) (4617:4617:4617))
        (PORT d[5] (1567:1567:1567) (1778:1778:1778))
        (PORT d[6] (3869:3869:3869) (4527:4527:4527))
        (PORT d[7] (2712:2712:2712) (3166:3166:3166))
        (PORT d[8] (2642:2642:2642) (3030:3030:3030))
        (PORT d[9] (2730:2730:2730) (3132:3132:3132))
        (PORT d[10] (882:882:882) (1009:1009:1009))
        (PORT d[11] (2513:2513:2513) (2946:2946:2946))
        (PORT d[12] (2330:2330:2330) (2731:2731:2731))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2168:2168:2168))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (2128:2128:2128))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2978:2978:2978))
        (PORT d[1] (1077:1077:1077) (1243:1243:1243))
        (PORT d[2] (2288:2288:2288) (2664:2664:2664))
        (PORT d[3] (1746:1746:1746) (2011:2011:2011))
        (PORT d[4] (3011:3011:3011) (3489:3489:3489))
        (PORT d[5] (1716:1716:1716) (1983:1983:1983))
        (PORT d[6] (2525:2525:2525) (2950:2950:2950))
        (PORT d[7] (2781:2781:2781) (3211:3211:3211))
        (PORT d[8] (2992:2992:2992) (3468:3468:3468))
        (PORT d[9] (3472:3472:3472) (4027:4027:4027))
        (PORT d[10] (2483:2483:2483) (2913:2913:2913))
        (PORT d[11] (2280:2280:2280) (2698:2698:2698))
        (PORT d[12] (3694:3694:3694) (4352:4352:4352))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2766:2766:2766))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1219:1219:1219))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2657:2657:2657))
        (PORT d[1] (2769:2769:2769) (3172:3172:3172))
        (PORT d[2] (2799:2799:2799) (3282:3282:3282))
        (PORT d[3] (2999:2999:2999) (3452:3452:3452))
        (PORT d[4] (2662:2662:2662) (3057:3057:3057))
        (PORT d[5] (1930:1930:1930) (2265:2265:2265))
        (PORT d[6] (3250:3250:3250) (3749:3749:3749))
        (PORT d[7] (3091:3091:3091) (3590:3590:3590))
        (PORT d[8] (1725:1725:1725) (1993:1993:1993))
        (PORT d[9] (2654:2654:2654) (3036:3036:3036))
        (PORT d[10] (2364:2364:2364) (2715:2715:2715))
        (PORT d[11] (2085:2085:2085) (2437:2437:2437))
        (PORT d[12] (1897:1897:1897) (2218:2218:2218))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1690:1690:1690))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1798:1798:1798))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2046:2046:2046))
        (PORT d[1] (2081:2081:2081) (2380:2380:2380))
        (PORT d[2] (2957:2957:2957) (3423:3423:3423))
        (PORT d[3] (4341:4341:4341) (4980:4980:4980))
        (PORT d[4] (3570:3570:3570) (4122:4122:4122))
        (PORT d[5] (2383:2383:2383) (2781:2781:2781))
        (PORT d[6] (2012:2012:2012) (2374:2374:2374))
        (PORT d[7] (2210:2210:2210) (2549:2549:2549))
        (PORT d[8] (3360:3360:3360) (3882:3882:3882))
        (PORT d[9] (1858:1858:1858) (2184:2184:2184))
        (PORT d[10] (1999:1999:1999) (2342:2342:2342))
        (PORT d[11] (2423:2423:2423) (2819:2819:2819))
        (PORT d[12] (2576:2576:2576) (2995:2995:2995))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1460:1460:1460))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1354:1354:1354))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2120:2120:2120))
        (PORT d[1] (2253:2253:2253) (2561:2561:2561))
        (PORT d[2] (3515:3515:3515) (4091:4091:4091))
        (PORT d[3] (2900:2900:2900) (3331:3331:3331))
        (PORT d[4] (2155:2155:2155) (2473:2473:2473))
        (PORT d[5] (895:895:895) (1051:1051:1051))
        (PORT d[6] (2551:2551:2551) (2951:2951:2951))
        (PORT d[7] (3523:3523:3523) (4093:4093:4093))
        (PORT d[8] (1579:1579:1579) (1820:1820:1820))
        (PORT d[9] (1447:1447:1447) (1647:1647:1647))
        (PORT d[10] (1731:1731:1731) (1991:1991:1991))
        (PORT d[11] (2030:2030:2030) (2368:2368:2368))
        (PORT d[12] (1999:1999:1999) (2349:2349:2349))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1230:1230:1230))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1336:1336:1336))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1965:1965:1965))
        (PORT d[1] (800:800:800) (942:942:942))
        (PORT d[2] (1121:1121:1121) (1309:1309:1309))
        (PORT d[3] (774:774:774) (912:912:912))
        (PORT d[4] (2257:2257:2257) (2613:2613:2613))
        (PORT d[5] (2191:2191:2191) (2563:2563:2563))
        (PORT d[6] (2926:2926:2926) (3429:3429:3429))
        (PORT d[7] (611:611:611) (730:730:730))
        (PORT d[8] (1079:1079:1079) (1262:1262:1262))
        (PORT d[9] (1427:1427:1427) (1658:1658:1658))
        (PORT d[10] (843:843:843) (980:980:980))
        (PORT d[11] (723:723:723) (860:860:860))
        (PORT d[12] (949:949:949) (1106:1106:1106))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (925:925:925))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1431:1431:1431))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2549:2549:2549))
        (PORT d[1] (2780:2780:2780) (3182:3182:3182))
        (PORT d[2] (2988:2988:2988) (3496:3496:3496))
        (PORT d[3] (3191:3191:3191) (3672:3672:3672))
        (PORT d[4] (3026:3026:3026) (3463:3463:3463))
        (PORT d[5] (2112:2112:2112) (2471:2471:2471))
        (PORT d[6] (3885:3885:3885) (4543:4543:4543))
        (PORT d[7] (2703:2703:2703) (3160:3160:3160))
        (PORT d[8] (2347:2347:2347) (2701:2701:2701))
        (PORT d[9] (2453:2453:2453) (2799:2799:2799))
        (PORT d[10] (2556:2556:2556) (2936:2936:2936))
        (PORT d[11] (2267:2267:2267) (2643:2643:2643))
        (PORT d[12] (1920:1920:1920) (2250:2250:2250))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2487:2487:2487))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (2003:2003:2003))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2246:2246:2246))
        (PORT d[1] (1419:1419:1419) (1639:1639:1639))
        (PORT d[2] (2639:2639:2639) (3055:3055:3055))
        (PORT d[3] (1353:1353:1353) (1559:1559:1559))
        (PORT d[4] (3389:3389:3389) (3919:3919:3919))
        (PORT d[5] (2562:2562:2562) (2983:2983:2983))
        (PORT d[6] (2050:2050:2050) (2420:2420:2420))
        (PORT d[7] (2408:2408:2408) (2784:2784:2784))
        (PORT d[8] (3417:3417:3417) (3965:3965:3965))
        (PORT d[9] (1851:1851:1851) (2179:2179:2179))
        (PORT d[10] (2217:2217:2217) (2600:2600:2600))
        (PORT d[11] (2596:2596:2596) (3014:3014:3014))
        (PORT d[12] (2400:2400:2400) (2825:2825:2825))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1464:1464:1464))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1704:1704:1704))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2372:2372:2372))
        (PORT d[1] (3055:3055:3055) (3507:3507:3507))
        (PORT d[2] (2692:2692:2692) (3170:3170:3170))
        (PORT d[3] (2690:2690:2690) (3121:3121:3121))
        (PORT d[4] (3719:3719:3719) (4228:4228:4228))
        (PORT d[5] (1959:1959:1959) (2280:2280:2280))
        (PORT d[6] (2984:2984:2984) (3483:3483:3483))
        (PORT d[7] (3112:3112:3112) (3624:3624:3624))
        (PORT d[8] (2366:2366:2366) (2721:2721:2721))
        (PORT d[9] (3256:3256:3256) (3724:3724:3724))
        (PORT d[10] (1521:1521:1521) (1765:1765:1765))
        (PORT d[11] (2605:2605:2605) (3051:3051:3051))
        (PORT d[12] (2485:2485:2485) (2914:2914:2914))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1288:1288:1288))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2464:2464:2464))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2356:2356:2356))
        (PORT d[1] (3145:3145:3145) (3612:3612:3612))
        (PORT d[2] (2531:2531:2531) (2959:2959:2959))
        (PORT d[3] (4087:4087:4087) (4732:4732:4732))
        (PORT d[4] (3382:3382:3382) (3920:3920:3920))
        (PORT d[5] (3231:3231:3231) (3741:3741:3741))
        (PORT d[6] (3109:3109:3109) (3642:3642:3642))
        (PORT d[7] (3435:3435:3435) (3926:3926:3926))
        (PORT d[8] (3307:3307:3307) (3824:3824:3824))
        (PORT d[9] (2497:2497:2497) (2938:2938:2938))
        (PORT d[10] (2847:2847:2847) (3317:3317:3317))
        (PORT d[11] (2498:2498:2498) (2924:2924:2924))
        (PORT d[12] (3302:3302:3302) (3877:3877:3877))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2212:2212:2212))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (561:561:561) (649:649:649))
        (PORT d[1] (898:898:898) (1038:1038:1038))
        (PORT d[2] (1909:1909:1909) (2210:2210:2210))
        (PORT d[3] (1387:1387:1387) (1631:1631:1631))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (535:535:535) (605:605:605))
        (PORT d[1] (1501:1501:1501) (1690:1690:1690))
        (PORT d[2] (674:674:674) (771:771:771))
        (PORT d[3] (932:932:932) (1056:1056:1056))
        (PORT d[4] (1278:1278:1278) (1442:1442:1442))
        (PORT d[5] (1171:1171:1171) (1387:1387:1387))
        (PORT d[6] (1249:1249:1249) (1417:1417:1417))
        (PORT d[7] (664:664:664) (752:752:752))
        (PORT d[8] (2326:2326:2326) (2643:2643:2643))
        (PORT d[9] (1673:1673:1673) (1902:1902:1902))
        (PORT d[10] (947:947:947) (1081:1081:1081))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (753:753:753) (796:796:796))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2339:2339:2339))
        (PORT d[1] (1684:1684:1684) (1971:1971:1971))
        (PORT d[2] (1136:1136:1136) (1299:1299:1299))
        (PORT d[3] (2363:2363:2363) (2731:2731:2731))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2183:2183:2183))
        (PORT d[1] (787:787:787) (902:902:902))
        (PORT d[2] (917:917:917) (1038:1038:1038))
        (PORT d[3] (909:909:909) (1033:1033:1033))
        (PORT d[4] (933:933:933) (1067:1067:1067))
        (PORT d[5] (1151:1151:1151) (1325:1325:1325))
        (PORT d[6] (1250:1250:1250) (1481:1481:1481))
        (PORT d[7] (2569:2569:2569) (2937:2937:2937))
        (PORT d[8] (2480:2480:2480) (2841:2841:2841))
        (PORT d[9] (2394:2394:2394) (2732:2732:2732))
        (PORT d[10] (2190:2190:2190) (2555:2555:2555))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (754:754:754) (792:792:792))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1387:1387:1387) (1620:1620:1620))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2355:2355:2355))
        (PORT d[1] (3012:3012:3012) (3421:3421:3421))
        (PORT d[2] (1988:1988:1988) (2320:2320:2320))
        (PORT d[3] (2709:2709:2709) (3109:3109:3109))
        (PORT d[4] (2194:2194:2194) (2484:2484:2484))
        (PORT d[5] (1898:1898:1898) (2217:2217:2217))
        (PORT d[6] (1851:1851:1851) (2126:2126:2126))
        (PORT d[7] (2190:2190:2190) (2527:2527:2527))
        (PORT d[8] (3263:3263:3263) (3768:3768:3768))
        (PORT d[9] (3394:3394:3394) (3886:3886:3886))
        (PORT d[10] (2889:2889:2889) (3343:3343:3343))
        (PORT d[11] (2950:2950:2950) (3402:3402:3402))
        (PORT d[12] (2130:2130:2130) (2430:2430:2430))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1538:1538:1538))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2486:2486:2486))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2865:2865:2865))
        (PORT d[1] (2391:2391:2391) (2691:2691:2691))
        (PORT d[2] (1842:1842:1842) (2132:2132:2132))
        (PORT d[3] (1674:1674:1674) (1885:1885:1885))
        (PORT d[4] (3417:3417:3417) (3919:3919:3919))
        (PORT d[5] (1597:1597:1597) (1873:1873:1873))
        (PORT d[6] (1160:1160:1160) (1374:1374:1374))
        (PORT d[7] (2410:2410:2410) (2745:2745:2745))
        (PORT d[8] (3754:3754:3754) (4362:4362:4362))
        (PORT d[9] (2662:2662:2662) (3079:3079:3079))
        (PORT d[10] (1693:1693:1693) (1985:1985:1985))
        (PORT d[11] (2341:2341:2341) (2753:2753:2753))
        (PORT d[12] (1977:1977:1977) (2316:2316:2316))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1557:1557:1557))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (899:899:899))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1699:1699:1699))
        (PORT d[1] (2324:2324:2324) (2607:2607:2607))
        (PORT d[2] (2498:2498:2498) (2923:2923:2923))
        (PORT d[3] (1144:1144:1144) (1306:1306:1306))
        (PORT d[4] (1163:1163:1163) (1336:1336:1336))
        (PORT d[5] (1184:1184:1184) (1402:1402:1402))
        (PORT d[6] (2441:2441:2441) (2828:2828:2828))
        (PORT d[7] (2715:2715:2715) (3142:3142:3142))
        (PORT d[8] (1779:1779:1779) (2021:2021:2021))
        (PORT d[9] (2651:2651:2651) (3023:3023:3023))
        (PORT d[10] (2410:2410:2410) (2803:2803:2803))
        (PORT d[11] (2991:2991:2991) (3482:3482:3482))
        (PORT d[12] (1923:1923:1923) (2174:2174:2174))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1902:1902:1902))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (1073:1073:1073))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2606:2606:2606))
        (PORT d[1] (1894:1894:1894) (2146:2146:2146))
        (PORT d[2] (1362:1362:1362) (1566:1566:1566))
        (PORT d[3] (1214:1214:1214) (1394:1394:1394))
        (PORT d[4] (1944:1944:1944) (2217:2217:2217))
        (PORT d[5] (1801:1801:1801) (2110:2110:2110))
        (PORT d[6] (2545:2545:2545) (2975:2975:2975))
        (PORT d[7] (2006:2006:2006) (2301:2301:2301))
        (PORT d[8] (1933:1933:1933) (2217:2217:2217))
        (PORT d[9] (1839:1839:1839) (2097:2097:2097))
        (PORT d[10] (1663:1663:1663) (1961:1961:1961))
        (PORT d[11] (1388:1388:1388) (1648:1648:1648))
        (PORT d[12] (1803:1803:1803) (2050:2050:2050))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2091:2091:2091))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1672:1672:1672))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2550:2550:2550))
        (PORT d[1] (3019:3019:3019) (3428:3428:3428))
        (PORT d[2] (1748:1748:1748) (2049:2049:2049))
        (PORT d[3] (2072:2072:2072) (2400:2400:2400))
        (PORT d[4] (2188:2188:2188) (2480:2480:2480))
        (PORT d[5] (2078:2078:2078) (2421:2421:2421))
        (PORT d[6] (1870:1870:1870) (2149:2149:2149))
        (PORT d[7] (2372:2372:2372) (2738:2738:2738))
        (PORT d[8] (3272:3272:3272) (3777:3777:3777))
        (PORT d[9] (2333:2333:2333) (2677:2677:2677))
        (PORT d[10] (2898:2898:2898) (3356:3356:3356))
        (PORT d[11] (2927:2927:2927) (3367:3367:3367))
        (PORT d[12] (1837:1837:1837) (2117:2117:2117))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1991:1991:1991))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2132:2132:2132) (2492:2492:2492))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2590:2590:2590) (3036:3036:3036))
        (PORT d[1] (2424:2424:2424) (2726:2726:2726))
        (PORT d[2] (2003:2003:2003) (2318:2318:2318))
        (PORT d[3] (2195:2195:2195) (2485:2485:2485))
        (PORT d[4] (3577:3577:3577) (4096:4096:4096))
        (PORT d[5] (1561:1561:1561) (1820:1820:1820))
        (PORT d[6] (1200:1200:1200) (1423:1423:1423))
        (PORT d[7] (2417:2417:2417) (2754:2754:2754))
        (PORT d[8] (3761:3761:3761) (4370:4370:4370))
        (PORT d[9] (2694:2694:2694) (3122:3122:3122))
        (PORT d[10] (1897:1897:1897) (2230:2230:2230))
        (PORT d[11] (2503:2503:2503) (2931:2931:2931))
        (PORT d[12] (2162:2162:2162) (2528:2528:2528))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1749:1749:1749))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (733:733:733) (859:859:859))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1909:1909:1909))
        (PORT d[1] (2497:2497:2497) (2815:2815:2815))
        (PORT d[2] (2482:2482:2482) (2897:2897:2897))
        (PORT d[3] (1126:1126:1126) (1286:1286:1286))
        (PORT d[4] (988:988:988) (1131:1131:1131))
        (PORT d[5] (1155:1155:1155) (1373:1373:1373))
        (PORT d[6] (2626:2626:2626) (3041:3041:3041))
        (PORT d[7] (1122:1122:1122) (1260:1260:1260))
        (PORT d[8] (1792:1792:1792) (2041:2041:2041))
        (PORT d[9] (991:991:991) (1121:1121:1121))
        (PORT d[10] (2254:2254:2254) (2623:2623:2623))
        (PORT d[11] (3180:3180:3180) (3700:3700:3700))
        (PORT d[12] (1397:1397:1397) (1573:1573:1573))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1228:1228:1228))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (2000:2000:2000))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2377:2377:2377))
        (PORT d[1] (2075:2075:2075) (2355:2355:2355))
        (PORT d[2] (1190:1190:1190) (1370:1370:1370))
        (PORT d[3] (1195:1195:1195) (1370:1370:1370))
        (PORT d[4] (1999:1999:1999) (2305:2305:2305))
        (PORT d[5] (1967:1967:1967) (2299:2299:2299))
        (PORT d[6] (2694:2694:2694) (3139:3139:3139))
        (PORT d[7] (2174:2174:2174) (2490:2490:2490))
        (PORT d[8] (1941:1941:1941) (2227:2227:2227))
        (PORT d[9] (2003:2003:2003) (2280:2280:2280))
        (PORT d[10] (1809:1809:1809) (2118:2118:2118))
        (PORT d[11] (1409:1409:1409) (1676:1676:1676))
        (PORT d[12] (1788:1788:1788) (2026:2026:2026))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1489:1489:1489))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1116:1116:1116) (1298:1298:1298))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2843:2843:2843))
        (PORT d[1] (3128:3128:3128) (3566:3566:3566))
        (PORT d[2] (2366:2366:2366) (2772:2772:2772))
        (PORT d[3] (1787:1787:1787) (2041:2041:2041))
        (PORT d[4] (2923:2923:2923) (3341:3341:3341))
        (PORT d[5] (1335:1335:1335) (1562:1562:1562))
        (PORT d[6] (1691:1691:1691) (1959:1959:1959))
        (PORT d[7] (2617:2617:2617) (3050:3050:3050))
        (PORT d[8] (2195:2195:2195) (2531:2531:2531))
        (PORT d[9] (2130:2130:2130) (2429:2429:2429))
        (PORT d[10] (2418:2418:2418) (2799:2799:2799))
        (PORT d[11] (2207:2207:2207) (2572:2572:2572))
        (PORT d[12] (2242:2242:2242) (2566:2566:2566))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1729:1729:1729))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (2468:2468:2468))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2825:2825:2825))
        (PORT d[1] (3263:3263:3263) (3739:3739:3739))
        (PORT d[2] (2246:2246:2246) (2611:2611:2611))
        (PORT d[3] (3017:3017:3017) (3464:3464:3464))
        (PORT d[4] (2397:2397:2397) (2725:2725:2725))
        (PORT d[5] (1889:1889:1889) (2205:2205:2205))
        (PORT d[6] (1607:1607:1607) (1897:1897:1897))
        (PORT d[7] (2741:2741:2741) (3169:3169:3169))
        (PORT d[8] (2312:2312:2312) (2661:2661:2661))
        (PORT d[9] (1804:1804:1804) (2106:2106:2106))
        (PORT d[10] (1913:1913:1913) (2244:2244:2244))
        (PORT d[11] (1641:1641:1641) (1946:1946:1946))
        (PORT d[12] (1780:1780:1780) (2084:2084:2084))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1916:1916:1916))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1433:1433:1433))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2935:2935:2935))
        (PORT d[1] (2858:2858:2858) (3261:3261:3261))
        (PORT d[2] (2444:2444:2444) (2865:2865:2865))
        (PORT d[3] (2053:2053:2053) (2366:2366:2366))
        (PORT d[4] (2623:2623:2623) (3001:3001:3001))
        (PORT d[5] (1349:1349:1349) (1593:1593:1593))
        (PORT d[6] (2347:2347:2347) (2724:2724:2724))
        (PORT d[7] (2560:2560:2560) (2991:2991:2991))
        (PORT d[8] (1835:1835:1835) (2128:2128:2128))
        (PORT d[9] (2730:2730:2730) (3120:3120:3120))
        (PORT d[10] (2000:2000:2000) (2334:2334:2334))
        (PORT d[11] (2279:2279:2279) (2661:2661:2661))
        (PORT d[12] (2600:2600:2600) (3012:3012:3012))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2073:2073:2073))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2850:2850:2850))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2391:2391:2391))
        (PORT d[1] (3643:3643:3643) (4165:4165:4165))
        (PORT d[2] (2465:2465:2465) (2879:2879:2879))
        (PORT d[3] (3435:3435:3435) (3957:3957:3957))
        (PORT d[4] (2970:2970:2970) (3431:3431:3431))
        (PORT d[5] (2507:2507:2507) (2929:2929:2929))
        (PORT d[6] (1990:1990:1990) (2356:2356:2356))
        (PORT d[7] (2434:2434:2434) (2814:2814:2814))
        (PORT d[8] (2422:2422:2422) (2800:2800:2800))
        (PORT d[9] (1785:1785:1785) (2090:2090:2090))
        (PORT d[10] (2330:2330:2330) (2708:2708:2708))
        (PORT d[11] (1378:1378:1378) (1631:1631:1631))
        (PORT d[12] (1914:1914:1914) (2229:2229:2229))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1562:1562:1562))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1340:1340:1340) (1573:1573:1573))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2602:2602:2602))
        (PORT d[1] (2495:2495:2495) (2863:2863:2863))
        (PORT d[2] (2902:2902:2902) (3379:3379:3379))
        (PORT d[3] (2807:2807:2807) (3236:3236:3236))
        (PORT d[4] (3314:3314:3314) (3761:3761:3761))
        (PORT d[5] (1573:1573:1573) (1841:1841:1841))
        (PORT d[6] (2783:2783:2783) (3231:3231:3231))
        (PORT d[7] (2593:2593:2593) (3039:3039:3039))
        (PORT d[8] (1837:1837:1837) (2119:2119:2119))
        (PORT d[9] (2859:2859:2859) (3272:3272:3272))
        (PORT d[10] (1532:1532:1532) (1781:1781:1781))
        (PORT d[11] (2814:2814:2814) (3288:3288:3288))
        (PORT d[12] (2482:2482:2482) (2891:2891:2891))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (3078:3078:3078))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2381:2381:2381) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2625:2625:2625))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1925:1925:1925))
        (PORT d[1] (2896:2896:2896) (3318:3318:3318))
        (PORT d[2] (2566:2566:2566) (3001:3001:3001))
        (PORT d[3] (3858:3858:3858) (4451:4451:4451))
        (PORT d[4] (3557:3557:3557) (4096:4096:4096))
        (PORT d[5] (3023:3023:3023) (3504:3504:3504))
        (PORT d[6] (2216:2216:2216) (2612:2612:2612))
        (PORT d[7] (2906:2906:2906) (3335:3335:3335))
        (PORT d[8] (2700:2700:2700) (3110:3110:3110))
        (PORT d[9] (2224:2224:2224) (2593:2593:2593))
        (PORT d[10] (2426:2426:2426) (2819:2819:2819))
        (PORT d[11] (1948:1948:1948) (2306:2306:2306))
        (PORT d[12] (3255:3255:3255) (3813:3813:3813))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1888:1888:1888))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1273:1273:1273))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1714:1714:1714))
        (PORT d[1] (2022:2022:2022) (2273:2273:2273))
        (PORT d[2] (2324:2324:2324) (2721:2721:2721))
        (PORT d[3] (1984:1984:1984) (2281:2281:2281))
        (PORT d[4] (1343:1343:1343) (1544:1544:1544))
        (PORT d[5] (1710:1710:1710) (1994:1994:1994))
        (PORT d[6] (2260:2260:2260) (2621:2621:2621))
        (PORT d[7] (2544:2544:2544) (2951:2951:2951))
        (PORT d[8] (1599:1599:1599) (1816:1816:1816))
        (PORT d[9] (2479:2479:2479) (2829:2829:2829))
        (PORT d[10] (2751:2751:2751) (3187:3187:3187))
        (PORT d[11] (2810:2810:2810) (3275:3275:3275))
        (PORT d[12] (1749:1749:1749) (1978:1978:1978))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1793:1793:1793))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2692:2692:2692))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2519:2519:2519))
        (PORT d[1] (1718:1718:1718) (1942:1942:1942))
        (PORT d[2] (1537:1537:1537) (1762:1762:1762))
        (PORT d[3] (1406:1406:1406) (1614:1614:1614))
        (PORT d[4] (1428:1428:1428) (1626:1626:1626))
        (PORT d[5] (1657:1657:1657) (1934:1934:1934))
        (PORT d[6] (2361:2361:2361) (2761:2761:2761))
        (PORT d[7] (1833:1833:1833) (2103:2103:2103))
        (PORT d[8] (1753:1753:1753) (2010:2010:2010))
        (PORT d[9] (1638:1638:1638) (1867:1867:1867))
        (PORT d[10] (1728:1728:1728) (2033:2033:2033))
        (PORT d[11] (1831:1831:1831) (2164:2164:2164))
        (PORT d[12] (1570:1570:1570) (1800:1800:1800))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1331:1331:1331))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1408:1408:1408))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2311:2311:2311))
        (PORT d[1] (2998:2998:2998) (3426:3426:3426))
        (PORT d[2] (2021:2021:2021) (2368:2368:2368))
        (PORT d[3] (2041:2041:2041) (2339:2339:2339))
        (PORT d[4] (2743:2743:2743) (3126:3126:3126))
        (PORT d[5] (1534:1534:1534) (1793:1793:1793))
        (PORT d[6] (1928:1928:1928) (2222:2222:2222))
        (PORT d[7] (2425:2425:2425) (2819:2819:2819))
        (PORT d[8] (3250:3250:3250) (3739:3739:3739))
        (PORT d[9] (2638:2638:2638) (3022:3022:3022))
        (PORT d[10] (2491:2491:2491) (2885:2885:2885))
        (PORT d[11] (1827:1827:1827) (2133:2133:2133))
        (PORT d[12] (2214:2214:2214) (2542:2542:2542))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3307:3307:3307))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2301:2301:2301) (2690:2690:2690))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3283:3283:3283))
        (PORT d[1] (3030:3030:3030) (3472:3472:3472))
        (PORT d[2] (2203:2203:2203) (2548:2548:2548))
        (PORT d[3] (2627:2627:2627) (3004:3004:3004))
        (PORT d[4] (2712:2712:2712) (3125:3125:3125))
        (PORT d[5] (2194:2194:2194) (2566:2566:2566))
        (PORT d[6] (1411:1411:1411) (1673:1673:1673))
        (PORT d[7] (2614:2614:2614) (2981:2981:2981))
        (PORT d[8] (3205:3205:3205) (3732:3732:3732))
        (PORT d[9] (1797:1797:1797) (2105:2105:2105))
        (PORT d[10] (2346:2346:2346) (2755:2755:2755))
        (PORT d[11] (1603:1603:1603) (1906:1906:1906))
        (PORT d[12] (2132:2132:2132) (2497:2497:2497))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2368:2368:2368))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1308:1308:1308))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2847:2847:2847))
        (PORT d[1] (3136:3136:3136) (3574:3574:3574))
        (PORT d[2] (2543:2543:2543) (2974:2974:2974))
        (PORT d[3] (1647:1647:1647) (1887:1887:1887))
        (PORT d[4] (2792:2792:2792) (3207:3207:3207))
        (PORT d[5] (1368:1368:1368) (1611:1611:1611))
        (PORT d[6] (1685:1685:1685) (1949:1949:1949))
        (PORT d[7] (2974:2974:2974) (3455:3455:3455))
        (PORT d[8] (2375:2375:2375) (2735:2735:2735))
        (PORT d[9] (2137:2137:2137) (2437:2437:2437))
        (PORT d[10] (2186:2186:2186) (2488:2488:2488))
        (PORT d[11] (2213:2213:2213) (2577:2577:2577))
        (PORT d[12] (2254:2254:2254) (2578:2578:2578))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2191:2191:2191))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2582:2582:2582))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2825:2825:2825))
        (PORT d[1] (3252:3252:3252) (3727:3727:3727))
        (PORT d[2] (2214:2214:2214) (2580:2580:2580))
        (PORT d[3] (3007:3007:3007) (3450:3450:3450))
        (PORT d[4] (2119:2119:2119) (2416:2416:2416))
        (PORT d[5] (1878:1878:1878) (2192:2192:2192))
        (PORT d[6] (1772:1772:1772) (2107:2107:2107))
        (PORT d[7] (2747:2747:2747) (3178:3178:3178))
        (PORT d[8] (2449:2449:2449) (2813:2813:2813))
        (PORT d[9] (1796:1796:1796) (2092:2092:2092))
        (PORT d[10] (1901:1901:1901) (2231:2231:2231))
        (PORT d[11] (1774:1774:1774) (2103:2103:2103))
        (PORT d[12] (1912:1912:1912) (2232:2232:2232))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2575:2575:2575))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1310:1310:1310))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2478:2478:2478) (2875:2875:2875))
        (PORT d[1] (3324:3324:3324) (3790:3790:3790))
        (PORT d[2] (2554:2554:2554) (2983:2983:2983))
        (PORT d[3] (1801:1801:1801) (2060:2060:2060))
        (PORT d[4] (2956:2956:2956) (3395:3395:3395))
        (PORT d[5] (1530:1530:1530) (1792:1792:1792))
        (PORT d[6] (1696:1696:1696) (1965:1965:1965))
        (PORT d[7] (2400:2400:2400) (2783:2783:2783))
        (PORT d[8] (2224:2224:2224) (2564:2564:2564))
        (PORT d[9] (2107:2107:2107) (2405:2405:2405))
        (PORT d[10] (2156:2156:2156) (2452:2452:2452))
        (PORT d[11] (2229:2229:2229) (2600:2600:2600))
        (PORT d[12] (2429:2429:2429) (2774:2774:2774))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1825:1825:1825))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2285:2285:2285) (2665:2665:2665))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (3026:3026:3026))
        (PORT d[1] (3267:3267:3267) (3750:3750:3750))
        (PORT d[2] (2258:2258:2258) (2629:2629:2629))
        (PORT d[3] (3187:3187:3187) (3651:3651:3651))
        (PORT d[4] (2101:2101:2101) (2394:2394:2394))
        (PORT d[5] (1880:1880:1880) (2196:2196:2196))
        (PORT d[6] (1795:1795:1795) (2114:2114:2114))
        (PORT d[7] (2754:2754:2754) (3183:3183:3183))
        (PORT d[8] (2310:2310:2310) (2658:2658:2658))
        (PORT d[9] (2006:2006:2006) (2342:2342:2342))
        (PORT d[10] (1918:1918:1918) (2251:2251:2251))
        (PORT d[11] (1792:1792:1792) (2126:2126:2126))
        (PORT d[12] (1653:1653:1653) (1918:1918:1918))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1892:1892:1892))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (1141:1141:1141))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (3082:3082:3082))
        (PORT d[1] (3333:3333:3333) (3800:3800:3800))
        (PORT d[2] (2563:2563:2563) (3003:3003:3003))
        (PORT d[3] (1935:1935:1935) (2206:2206:2206))
        (PORT d[4] (2943:2943:2943) (3376:3376:3376))
        (PORT d[5] (1550:1550:1550) (1817:1817:1817))
        (PORT d[6] (1878:1878:1878) (2174:2174:2174))
        (PORT d[7] (3127:3127:3127) (3625:3625:3625))
        (PORT d[8] (2382:2382:2382) (2739:2739:2739))
        (PORT d[9] (2115:2115:2115) (2414:2414:2414))
        (PORT d[10] (2014:2014:2014) (2298:2298:2298))
        (PORT d[11] (2247:2247:2247) (2623:2623:2623))
        (PORT d[12] (2417:2417:2417) (2762:2762:2762))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1720:1720:1720))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2652:2652:2652))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (3041:3041:3041))
        (PORT d[1] (3270:3270:3270) (3751:3751:3751))
        (PORT d[2] (2255:2255:2255) (2622:2622:2622))
        (PORT d[3] (3205:3205:3205) (3674:3674:3674))
        (PORT d[4] (2088:2088:2088) (2379:2379:2379))
        (PORT d[5] (1894:1894:1894) (2213:2213:2213))
        (PORT d[6] (1967:1967:1967) (2311:2311:2311))
        (PORT d[7] (2151:2151:2151) (2459:2459:2459))
        (PORT d[8] (2143:2143:2143) (2467:2467:2467))
        (PORT d[9] (2025:2025:2025) (2366:2366:2366))
        (PORT d[10] (1884:1884:1884) (2208:2208:2208))
        (PORT d[11] (1766:1766:1766) (2099:2099:2099))
        (PORT d[12] (1947:1947:1947) (2285:2285:2285))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2045:2045:2045))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1415:1415:1415))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2307:2307:2307))
        (PORT d[1] (2982:2982:2982) (3405:3405:3405))
        (PORT d[2] (2002:2002:2002) (2344:2344:2344))
        (PORT d[3] (2050:2050:2050) (2356:2356:2356))
        (PORT d[4] (2706:2706:2706) (3076:3076:3076))
        (PORT d[5] (1394:1394:1394) (1636:1636:1636))
        (PORT d[6] (1743:1743:1743) (2006:2006:2006))
        (PORT d[7] (2283:2283:2283) (2662:2662:2662))
        (PORT d[8] (3086:3086:3086) (3558:3558:3558))
        (PORT d[9] (2624:2624:2624) (3005:3005:3005))
        (PORT d[10] (2295:2295:2295) (2657:2657:2657))
        (PORT d[11] (1945:1945:1945) (2255:2255:2255))
        (PORT d[12] (2204:2204:2204) (2530:2530:2530))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1894:1894:1894) (2119:2119:2119))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2692:2692:2692))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2628:2628:2628) (3090:3090:3090))
        (PORT d[1] (3205:3205:3205) (3668:3668:3668))
        (PORT d[2] (2177:2177:2177) (2507:2507:2507))
        (PORT d[3] (2474:2474:2474) (2839:2839:2839))
        (PORT d[4] (2553:2553:2553) (2935:2935:2935))
        (PORT d[5] (1827:1827:1827) (2141:2141:2141))
        (PORT d[6] (1405:1405:1405) (1668:1668:1668))
        (PORT d[7] (3051:3051:3051) (3526:3526:3526))
        (PORT d[8] (3214:3214:3214) (3739:3739:3739))
        (PORT d[9] (1669:1669:1669) (1957:1957:1957))
        (PORT d[10] (2523:2523:2523) (2957:2957:2957))
        (PORT d[11] (1588:1588:1588) (1879:1879:1879))
        (PORT d[12] (2149:2149:2149) (2518:2518:2518))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2225:2225:2225))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1343:1343:1343))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2858:2858:2858))
        (PORT d[1] (3319:3319:3319) (3786:3786:3786))
        (PORT d[2] (2556:2556:2556) (2990:2990:2990))
        (PORT d[3] (1939:1939:1939) (2213:2213:2213))
        (PORT d[4] (2931:2931:2931) (3363:3363:3363))
        (PORT d[5] (1344:1344:1344) (1578:1578:1578))
        (PORT d[6] (1857:1857:1857) (2135:2135:2135))
        (PORT d[7] (2246:2246:2246) (2619:2619:2619))
        (PORT d[8] (2376:2376:2376) (2733:2733:2733))
        (PORT d[9] (2147:2147:2147) (2451:2451:2451))
        (PORT d[10] (2167:2167:2167) (2464:2464:2464))
        (PORT d[11] (2048:2048:2048) (2395:2395:2395))
        (PORT d[12] (2427:2427:2427) (2775:2775:2775))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2033:2033:2033))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2460:2460:2460))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2848:2848:2848))
        (PORT d[1] (3240:3240:3240) (3723:3723:3723))
        (PORT d[2] (2255:2255:2255) (2626:2626:2626))
        (PORT d[3] (3175:3175:3175) (3638:3638:3638))
        (PORT d[4] (2118:2118:2118) (2415:2415:2415))
        (PORT d[5] (1735:1735:1735) (2030:2030:2030))
        (PORT d[6] (1776:1776:1776) (2088:2088:2088))
        (PORT d[7] (2748:2748:2748) (3177:3177:3177))
        (PORT d[8] (2460:2460:2460) (2823:2823:2823))
        (PORT d[9] (1977:1977:1977) (2304:2304:2304))
        (PORT d[10] (2069:2069:2069) (2417:2417:2417))
        (PORT d[11] (1781:1781:1781) (2111:2111:2111))
        (PORT d[12] (1834:1834:1834) (2146:2146:2146))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (1994:1994:1994))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1433:1433:1433))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2603:2603:2603))
        (PORT d[1] (2486:2486:2486) (2853:2853:2853))
        (PORT d[2] (2763:2763:2763) (3232:3232:3232))
        (PORT d[3] (2647:2647:2647) (3058:3058:3058))
        (PORT d[4] (3185:3185:3185) (3617:3617:3617))
        (PORT d[5] (1579:1579:1579) (1854:1854:1854))
        (PORT d[6] (2781:2781:2781) (3241:3241:3241))
        (PORT d[7] (2875:2875:2875) (3354:3354:3354))
        (PORT d[8] (2008:2008:2008) (2306:2306:2306))
        (PORT d[9] (2690:2690:2690) (3080:3080:3080))
        (PORT d[10] (1521:1521:1521) (1763:1763:1763))
        (PORT d[11] (2286:2286:2286) (2669:2669:2669))
        (PORT d[12] (2415:2415:2415) (2817:2817:2817))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (3198:3198:3198))
        (PORT clk (1358:1358:1358) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2428:2428:2428))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2478:2478:2478))
        (PORT d[1] (2580:2580:2580) (2967:2967:2967))
        (PORT d[2] (2573:2573:2573) (3010:3010:3010))
        (PORT d[3] (3675:3675:3675) (4241:4241:4241))
        (PORT d[4] (3392:3392:3392) (3913:3913:3913))
        (PORT d[5] (2574:2574:2574) (3000:3000:3000))
        (PORT d[6] (2038:2038:2038) (2408:2408:2408))
        (PORT d[7] (2750:2750:2750) (3147:3147:3147))
        (PORT d[8] (2543:2543:2543) (2937:2937:2937))
        (PORT d[9] (2215:2215:2215) (2583:2583:2583))
        (PORT d[10] (2404:2404:2404) (2790:2790:2790))
        (PORT d[11] (1913:1913:1913) (2261:2261:2261))
        (PORT d[12] (2802:2802:2802) (3286:3286:3286))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2538:2538:2538))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1117:1117:1117))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (3279:3279:3279))
        (PORT d[1] (3681:3681:3681) (4194:4194:4194))
        (PORT d[2] (2934:2934:2934) (3424:3424:3424))
        (PORT d[3] (1818:1818:1818) (2084:2084:2084))
        (PORT d[4] (1510:1510:1510) (1727:1727:1727))
        (PORT d[5] (1721:1721:1721) (2014:2014:2014))
        (PORT d[6] (2056:2056:2056) (2384:2384:2384))
        (PORT d[7] (2236:2236:2236) (2611:2611:2611))
        (PORT d[8] (1600:1600:1600) (1815:1815:1815))
        (PORT d[9] (2293:2293:2293) (2618:2618:2618))
        (PORT d[10] (1815:1815:1815) (2067:2067:2067))
        (PORT d[11] (2738:2738:2738) (3182:3182:3182))
        (PORT d[12] (2609:2609:2609) (2975:2975:2975))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1670:1670:1670))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2238:2238:2238))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2314:2314:2314))
        (PORT d[1] (1694:1694:1694) (1919:1919:1919))
        (PORT d[2] (2631:2631:2631) (3057:3057:3057))
        (PORT d[3] (2896:2896:2896) (3329:3329:3329))
        (PORT d[4] (1738:1738:1738) (1981:1981:1981))
        (PORT d[5] (1605:1605:1605) (1888:1888:1888))
        (PORT d[6] (2175:2175:2175) (2552:2552:2552))
        (PORT d[7] (1813:1813:1813) (2076:2076:2076))
        (PORT d[8] (2615:2615:2615) (3004:3004:3004))
        (PORT d[9] (2339:2339:2339) (2716:2716:2716))
        (PORT d[10] (2066:2066:2066) (2410:2410:2410))
        (PORT d[11] (1220:1220:1220) (1455:1455:1455))
        (PORT d[12] (1727:1727:1727) (1972:1972:1972))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1567:1567:1567))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2542:2542:2542))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1364:1364:1364))
        (PORT d[1] (1051:1051:1051) (1213:1213:1213))
        (PORT d[2] (2268:2268:2268) (2665:2665:2665))
        (PORT d[3] (3314:3314:3314) (3850:3850:3850))
        (PORT d[4] (4950:4950:4950) (5682:5682:5682))
        (PORT d[5] (2217:2217:2217) (2605:2605:2605))
        (PORT d[6] (3923:3923:3923) (4532:4532:4532))
        (PORT d[7] (2581:2581:2581) (2983:2983:2983))
        (PORT d[8] (2835:2835:2835) (3299:3299:3299))
        (PORT d[9] (2385:2385:2385) (2721:2721:2721))
        (PORT d[10] (1173:1173:1173) (1340:1340:1340))
        (PORT d[11] (3612:3612:3612) (4208:4208:4208))
        (PORT d[12] (2032:2032:2032) (2368:2368:2368))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1424:1424:1424))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (2090:2090:2090))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (2133:2133:2133))
        (PORT d[1] (1129:1129:1129) (1321:1321:1321))
        (PORT d[2] (2978:2978:2978) (3466:3466:3466))
        (PORT d[3] (1504:1504:1504) (1740:1740:1740))
        (PORT d[4] (3304:3304:3304) (3839:3839:3839))
        (PORT d[5] (1281:1281:1281) (1488:1488:1488))
        (PORT d[6] (2272:2272:2272) (2659:2659:2659))
        (PORT d[7] (3104:3104:3104) (3582:3582:3582))
        (PORT d[8] (2781:2781:2781) (3235:3235:3235))
        (PORT d[9] (2891:2891:2891) (3392:3392:3392))
        (PORT d[10] (3248:3248:3248) (3795:3795:3795))
        (PORT d[11] (2319:2319:2319) (2750:2750:2750))
        (PORT d[12] (2403:2403:2403) (2827:2827:2827))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1327:1327:1327) (1469:1469:1469))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1989:1989:1989))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2288:2288:2288))
        (PORT d[1] (2829:2829:2829) (3254:3254:3254))
        (PORT d[2] (2860:2860:2860) (3362:3362:3362))
        (PORT d[3] (2798:2798:2798) (3246:3246:3246))
        (PORT d[4] (3890:3890:3890) (4445:4445:4445))
        (PORT d[5] (2494:2494:2494) (2890:2890:2890))
        (PORT d[6] (3039:3039:3039) (3547:3547:3547))
        (PORT d[7] (2967:2967:2967) (3475:3475:3475))
        (PORT d[8] (2039:2039:2039) (2365:2365:2365))
        (PORT d[9] (2919:2919:2919) (3349:3349:3349))
        (PORT d[10] (1453:1453:1453) (1684:1684:1684))
        (PORT d[11] (2505:2505:2505) (2931:2931:2931))
        (PORT d[12] (2526:2526:2526) (2961:2961:2961))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1454:1454:1454) (1637:1637:1637))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2312:2312:2312))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2395:2395:2395))
        (PORT d[1] (3485:3485:3485) (3995:3995:3995))
        (PORT d[2] (2329:2329:2329) (2725:2725:2725))
        (PORT d[3] (4047:4047:4047) (4678:4678:4678))
        (PORT d[4] (3012:3012:3012) (3495:3495:3495))
        (PORT d[5] (1981:1981:1981) (2288:2288:2288))
        (PORT d[6] (2583:2583:2583) (3046:3046:3046))
        (PORT d[7] (3268:3268:3268) (3795:3795:3795))
        (PORT d[8] (2901:2901:2901) (3351:3351:3351))
        (PORT d[9] (2297:2297:2297) (2699:2699:2699))
        (PORT d[10] (2646:2646:2646) (3088:3088:3088))
        (PORT d[11] (1973:1973:1973) (2325:2325:2325))
        (PORT d[12] (2890:2890:2890) (3398:3398:3398))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1757:1757:1757))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2381:2381:2381))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1559:1559:1559))
        (PORT d[1] (1205:1205:1205) (1372:1372:1372))
        (PORT d[2] (2245:2245:2245) (2637:2637:2637))
        (PORT d[3] (3151:3151:3151) (3665:3665:3665))
        (PORT d[4] (4926:4926:4926) (5660:5660:5660))
        (PORT d[5] (2041:2041:2041) (2404:2404:2404))
        (PORT d[6] (3818:3818:3818) (4415:4415:4415))
        (PORT d[7] (2414:2414:2414) (2796:2796:2796))
        (PORT d[8] (2846:2846:2846) (3314:3314:3314))
        (PORT d[9] (3170:3170:3170) (3661:3661:3661))
        (PORT d[10] (2074:2074:2074) (2406:2406:2406))
        (PORT d[11] (3435:3435:3435) (4004:4004:4004))
        (PORT d[12] (1850:1850:1850) (2163:2163:2163))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1649:1649:1649))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2093:2093:2093))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (2155:2155:2155))
        (PORT d[1] (3647:3647:3647) (4170:4170:4170))
        (PORT d[2] (2986:2986:2986) (3478:3478:3478))
        (PORT d[3] (3496:3496:3496) (4028:4028:4028))
        (PORT d[4] (3103:3103:3103) (3602:3602:3602))
        (PORT d[5] (1301:1301:1301) (1511:1511:1511))
        (PORT d[6] (2263:2263:2263) (2649:2649:2649))
        (PORT d[7] (3294:3294:3294) (3802:3802:3802))
        (PORT d[8] (2773:2773:2773) (3230:3230:3230))
        (PORT d[9] (2895:2895:2895) (3401:3401:3401))
        (PORT d[10] (3229:3229:3229) (3774:3774:3774))
        (PORT d[11] (2511:2511:2511) (2975:2975:2975))
        (PORT d[12] (3866:3866:3866) (4560:4560:4560))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1344:1344:1344))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2417:2417:2417))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1551:1551:1551))
        (PORT d[1] (1051:1051:1051) (1212:1212:1212))
        (PORT d[2] (2076:2076:2076) (2443:2443:2443))
        (PORT d[3] (3154:3154:3154) (3670:3670:3670))
        (PORT d[4] (4756:4756:4756) (5466:5466:5466))
        (PORT d[5] (2028:2028:2028) (2384:2384:2384))
        (PORT d[6] (3819:3819:3819) (4420:4420:4420))
        (PORT d[7] (2413:2413:2413) (2795:2795:2795))
        (PORT d[8] (2852:2852:2852) (3325:3325:3325))
        (PORT d[9] (2550:2550:2550) (2908:2908:2908))
        (PORT d[10] (1333:1333:1333) (1517:1517:1517))
        (PORT d[11] (3438:3438:3438) (4009:4009:4009))
        (PORT d[12] (1858:1858:1858) (2169:2169:2169))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2515:2515:2515))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2338:2338:2338) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2094:2094:2094))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (2166:2166:2166))
        (PORT d[1] (3658:3658:3658) (4185:4185:4185))
        (PORT d[2] (2989:2989:2989) (3483:3483:3483))
        (PORT d[3] (3484:3484:3484) (4012:4012:4012))
        (PORT d[4] (3113:3113:3113) (3617:3617:3617))
        (PORT d[5] (1288:1288:1288) (1492:1492:1492))
        (PORT d[6] (2249:2249:2249) (2633:2633:2633))
        (PORT d[7] (3305:3305:3305) (3817:3817:3817))
        (PORT d[8] (2975:2975:2975) (3461:3461:3461))
        (PORT d[9] (2896:2896:2896) (3401:3401:3401))
        (PORT d[10] (1812:1812:1812) (2113:2113:2113))
        (PORT d[11] (3121:3121:3121) (3690:3690:3690))
        (PORT d[12] (3865:3865:3865) (4559:4559:4559))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2853:2853:2853))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1920:1920:1920))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2305:2305:2305))
        (PORT d[1] (2997:2997:2997) (3436:3436:3436))
        (PORT d[2] (2877:2877:2877) (3384:3384:3384))
        (PORT d[3] (2962:2962:2962) (3427:3427:3427))
        (PORT d[4] (4070:4070:4070) (4650:4650:4650))
        (PORT d[5] (2320:2320:2320) (2692:2692:2692))
        (PORT d[6] (3002:3002:3002) (3490:3490:3490))
        (PORT d[7] (2813:2813:2813) (3294:3294:3294))
        (PORT d[8] (2199:2199:2199) (2552:2552:2552))
        (PORT d[9] (2928:2928:2928) (3359:3359:3359))
        (PORT d[10] (1416:1416:1416) (1648:1648:1648))
        (PORT d[11] (2608:2608:2608) (3053:3053:3053))
        (PORT d[12] (2480:2480:2480) (2904:2904:2904))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2325:2325:2325))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2335:2335:2335))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2159:2159:2159))
        (PORT d[1] (3536:3536:3536) (4063:4063:4063))
        (PORT d[2] (2456:2456:2456) (2867:2867:2867))
        (PORT d[3] (4098:4098:4098) (4745:4745:4745))
        (PORT d[4] (3021:3021:3021) (3506:3506:3506))
        (PORT d[5] (2162:2162:2162) (2495:2495:2495))
        (PORT d[6] (2592:2592:2592) (3052:3052:3052))
        (PORT d[7] (3512:3512:3512) (4078:4078:4078))
        (PORT d[8] (2923:2923:2923) (3381:3381:3381))
        (PORT d[9] (2492:2492:2492) (2932:2932:2932))
        (PORT d[10] (2499:2499:2499) (2923:2923:2923))
        (PORT d[11] (2132:2132:2132) (2508:2508:2508))
        (PORT d[12] (2911:2911:2911) (3421:3421:3421))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2034:2034:2034))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1980:1980:1980) (2308:2308:2308))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1794:1794:1794))
        (PORT d[1] (3205:3205:3205) (3685:3685:3685))
        (PORT d[2] (1836:1836:1836) (2161:2161:2161))
        (PORT d[3] (3694:3694:3694) (4289:4289:4289))
        (PORT d[4] (3956:3956:3956) (4525:4525:4525))
        (PORT d[5] (1552:1552:1552) (1768:1768:1768))
        (PORT d[6] (3962:3962:3962) (4630:4630:4630))
        (PORT d[7] (4179:4179:4179) (4866:4866:4866))
        (PORT d[8] (2104:2104:2104) (2421:2421:2421))
        (PORT d[9] (3764:3764:3764) (4355:4355:4355))
        (PORT d[10] (1939:1939:1939) (2226:2226:2226))
        (PORT d[11] (3436:3436:3436) (4010:4010:4010))
        (PORT d[12] (2405:2405:2405) (2797:2797:2797))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1530:1530:1530))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (2047:2047:2047))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2585:2585:2585))
        (PORT d[1] (3449:3449:3449) (3949:3949:3949))
        (PORT d[2] (2669:2669:2669) (3109:3109:3109))
        (PORT d[3] (3548:3548:3548) (4089:4089:4089))
        (PORT d[4] (2728:2728:2728) (3168:3168:3168))
        (PORT d[5] (1590:1590:1590) (1837:1837:1837))
        (PORT d[6] (2457:2457:2457) (2878:2878:2878))
        (PORT d[7] (3318:3318:3318) (3832:3832:3832))
        (PORT d[8] (2617:2617:2617) (3036:3036:3036))
        (PORT d[9] (2921:2921:2921) (3397:3397:3397))
        (PORT d[10] (3219:3219:3219) (3752:3752:3752))
        (PORT d[11] (2261:2261:2261) (2670:2670:2670))
        (PORT d[12] (3484:3484:3484) (4114:4114:4114))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1453:1453:1453))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2334:2334:2334) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2312:2312:2312))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1992:1992:1992))
        (PORT d[1] (3192:3192:3192) (3670:3670:3670))
        (PORT d[2] (1876:1876:1876) (2210:2210:2210))
        (PORT d[3] (3693:3693:3693) (4288:4288:4288))
        (PORT d[4] (4509:4509:4509) (5163:5163:5163))
        (PORT d[5] (1546:1546:1546) (1748:1748:1748))
        (PORT d[6] (3948:3948:3948) (4609:4609:4609))
        (PORT d[7] (4185:4185:4185) (4876:4876:4876))
        (PORT d[8] (2960:2960:2960) (3402:3402:3402))
        (PORT d[9] (3763:3763:3763) (4350:4350:4350))
        (PORT d[10] (1581:1581:1581) (1814:1814:1814))
        (PORT d[11] (3276:3276:3276) (3830:3830:3830))
        (PORT d[12] (2380:2380:2380) (2764:2764:2764))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1494:1494:1494))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2039:2039:2039))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2590:2590:2590))
        (PORT d[1] (3435:3435:3435) (3932:3932:3932))
        (PORT d[2] (2291:2291:2291) (2664:2664:2664))
        (PORT d[3] (3547:3547:3547) (4088:4088:4088))
        (PORT d[4] (2884:2884:2884) (3345:3345:3345))
        (PORT d[5] (1754:1754:1754) (2025:2025:2025))
        (PORT d[6] (2450:2450:2450) (2871:2871:2871))
        (PORT d[7] (3306:3306:3306) (3814:3814:3814))
        (PORT d[8] (2638:2638:2638) (3064:3064:3064))
        (PORT d[9] (2928:2928:2928) (3410:3410:3410))
        (PORT d[10] (3206:3206:3206) (3734:3734:3734))
        (PORT d[11] (2590:2590:2590) (3044:3044:3044))
        (PORT d[12] (3494:3494:3494) (4125:4125:4125))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1351:1351:1351))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2562:2562:2562))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1522:1522:1522))
        (PORT d[1] (960:960:960) (1095:1095:1095))
        (PORT d[2] (2460:2460:2460) (2892:2892:2892))
        (PORT d[3] (3335:3335:3335) (3874:3874:3874))
        (PORT d[4] (5112:5112:5112) (5873:5873:5873))
        (PORT d[5] (2225:2225:2225) (2614:2614:2614))
        (PORT d[6] (3988:3988:3988) (4605:4605:4605))
        (PORT d[7] (2602:2602:2602) (3010:3010:3010))
        (PORT d[8] (3030:3030:3030) (3522:3522:3522))
        (PORT d[9] (2377:2377:2377) (2712:2712:2712))
        (PORT d[10] (997:997:997) (1143:1143:1143))
        (PORT d[11] (3617:3617:3617) (4212:4212:4212))
        (PORT d[12] (2029:2029:2029) (2365:2365:2365))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1437:1437:1437))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2064:2064:2064))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2170:2170:2170))
        (PORT d[1] (937:937:937) (1090:1090:1090))
        (PORT d[2] (3173:3173:3173) (3693:3693:3693))
        (PORT d[3] (3671:3671:3671) (4224:4224:4224))
        (PORT d[4] (3463:3463:3463) (4018:4018:4018))
        (PORT d[5] (1250:1250:1250) (1452:1452:1452))
        (PORT d[6] (2448:2448:2448) (2858:2858:2858))
        (PORT d[7] (3105:3105:3105) (3585:3585:3585))
        (PORT d[8] (2590:2590:2590) (3010:3010:3010))
        (PORT d[9] (3079:3079:3079) (3615:3615:3615))
        (PORT d[10] (3398:3398:3398) (3962:3962:3962))
        (PORT d[11] (1198:1198:1198) (1382:1382:1382))
        (PORT d[12] (2401:2401:2401) (2821:2821:2821))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2025:2025:2025))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2485:2485:2485))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1972:1972:1972))
        (PORT d[1] (3623:3623:3623) (4162:4162:4162))
        (PORT d[2] (2048:2048:2048) (2368:2368:2368))
        (PORT d[3] (2977:2977:2977) (3449:3449:3449))
        (PORT d[4] (3505:3505:3505) (4017:4017:4017))
        (PORT d[5] (2160:2160:2160) (2503:2503:2503))
        (PORT d[6] (3406:3406:3406) (3952:3952:3952))
        (PORT d[7] (1711:1711:1711) (1965:1965:1965))
        (PORT d[8] (2752:2752:2752) (3218:3218:3218))
        (PORT d[9] (3007:3007:3007) (3476:3476:3476))
        (PORT d[10] (2160:2160:2160) (2528:2528:2528))
        (PORT d[11] (1947:1947:1947) (2264:2264:2264))
        (PORT d[12] (1884:1884:1884) (2158:2158:2158))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1591:1591:1591))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2180:2180:2180) (2527:2527:2527))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (3279:3279:3279))
        (PORT d[1] (3299:3299:3299) (3756:3756:3756))
        (PORT d[2] (1989:1989:1989) (2305:2305:2305))
        (PORT d[3] (2689:2689:2689) (3085:3085:3085))
        (PORT d[4] (3190:3190:3190) (3686:3686:3686))
        (PORT d[5] (1801:1801:1801) (2106:2106:2106))
        (PORT d[6] (1734:1734:1734) (2039:2039:2039))
        (PORT d[7] (2885:2885:2885) (3321:3321:3321))
        (PORT d[8] (2739:2739:2739) (3170:3170:3170))
        (PORT d[9] (2839:2839:2839) (3277:3277:3277))
        (PORT d[10] (2089:2089:2089) (2444:2444:2444))
        (PORT d[11] (3220:3220:3220) (3795:3795:3795))
        (PORT d[12] (3442:3442:3442) (3974:3974:3974))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2276:2276:2276))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2149:2149:2149))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1997:1997:1997))
        (PORT d[1] (3031:3031:3031) (3486:3486:3486))
        (PORT d[2] (1876:1876:1876) (2206:2206:2206))
        (PORT d[3] (3668:3668:3668) (4257:4257:4257))
        (PORT d[4] (4518:4518:4518) (5176:5176:5176))
        (PORT d[5] (1559:1559:1559) (1767:1767:1767))
        (PORT d[6] (3661:3661:3661) (4280:4280:4280))
        (PORT d[7] (4022:4022:4022) (4688:4688:4688))
        (PORT d[8] (2949:2949:2949) (3387:3387:3387))
        (PORT d[9] (3752:3752:3752) (4338:4338:4338))
        (PORT d[10] (1943:1943:1943) (2233:2233:2233))
        (PORT d[11] (3270:3270:3270) (3822:3822:3822))
        (PORT d[12] (2221:2221:2221) (2587:2587:2587))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2582:2582:2582))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (2040:2040:2040))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2570:2570:2570))
        (PORT d[1] (3287:3287:3287) (3763:3763:3763))
        (PORT d[2] (2675:2675:2675) (3122:3122:3122))
        (PORT d[3] (3541:3541:3541) (4081:4081:4081))
        (PORT d[4] (2903:2903:2903) (3358:3358:3358))
        (PORT d[5] (1762:1762:1762) (2033:2033:2033))
        (PORT d[6] (2566:2566:2566) (3002:3002:3002))
        (PORT d[7] (3712:3712:3712) (4310:4310:4310))
        (PORT d[8] (2784:2784:2784) (3233:3233:3233))
        (PORT d[9] (2928:2928:2928) (3412:3412:3412))
        (PORT d[10] (2836:2836:2836) (3320:3320:3320))
        (PORT d[11] (2400:2400:2400) (2829:2829:2829))
        (PORT d[12] (3036:3036:3036) (3563:3563:3563))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2366:2366:2366))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (831:831:831) (969:969:969))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1364:1364:1364))
        (PORT d[1] (677:677:677) (781:781:781))
        (PORT d[2] (2649:2649:2649) (3109:3109:3109))
        (PORT d[3] (3516:3516:3516) (4080:4080:4080))
        (PORT d[4] (5292:5292:5292) (6076:6076:6076))
        (PORT d[5] (2394:2394:2394) (2803:2803:2803))
        (PORT d[6] (3403:3403:3403) (3958:3958:3958))
        (PORT d[7] (2784:2784:2784) (3221:3221:3221))
        (PORT d[8] (3224:3224:3224) (3750:3750:3750))
        (PORT d[9] (2204:2204:2204) (2515:2515:2515))
        (PORT d[10] (979:979:979) (1123:1123:1123))
        (PORT d[11] (3797:3797:3797) (4418:4418:4418))
        (PORT d[12] (2215:2215:2215) (2574:2574:2574))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1300:1300:1300))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2084:2084:2084))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2175:2175:2175))
        (PORT d[1] (1088:1088:1088) (1263:1263:1263))
        (PORT d[2] (3365:3365:3365) (3915:3915:3915))
        (PORT d[3] (1321:1321:1321) (1535:1535:1535))
        (PORT d[4] (2495:2495:2495) (2895:2895:2895))
        (PORT d[5] (912:912:912) (1063:1063:1063))
        (PORT d[6] (785:785:785) (917:917:917))
        (PORT d[7] (2925:2925:2925) (3382:3382:3382))
        (PORT d[8] (2600:2600:2600) (3017:3017:3017))
        (PORT d[9] (3255:3255:3255) (3817:3817:3817))
        (PORT d[10] (3589:3589:3589) (4181:4181:4181))
        (PORT d[11] (1034:1034:1034) (1200:1200:1200))
        (PORT d[12] (2397:2397:2397) (2817:2817:2817))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1324:1324:1324))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2561:2561:2561))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1355:1355:1355))
        (PORT d[1] (868:868:868) (1003:1003:1003))
        (PORT d[2] (2268:2268:2268) (2663:2663:2663))
        (PORT d[3] (3337:3337:3337) (3879:3879:3879))
        (PORT d[4] (4934:4934:4934) (5668:5668:5668))
        (PORT d[5] (2211:2211:2211) (2594:2594:2594))
        (PORT d[6] (3220:3220:3220) (3745:3745:3745))
        (PORT d[7] (2601:2601:2601) (3009:3009:3009))
        (PORT d[8] (3035:3035:3035) (3533:3533:3533))
        (PORT d[9] (2385:2385:2385) (2720:2720:2720))
        (PORT d[10] (1167:1167:1167) (1333:1333:1333))
        (PORT d[11] (3619:3619:3619) (4217:4217:4217))
        (PORT d[12] (2018:2018:2018) (2350:2350:2350))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1558:1558:1558))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1987:1987:1987))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2185:2185:2185))
        (PORT d[1] (1126:1126:1126) (1329:1329:1329))
        (PORT d[2] (3175:3175:3175) (3697:3697:3697))
        (PORT d[3] (3659:3659:3659) (4209:4209:4209))
        (PORT d[4] (3284:3284:3284) (3811:3811:3811))
        (PORT d[5] (1103:1103:1103) (1282:1282:1282))
        (PORT d[6] (2438:2438:2438) (2849:2849:2849))
        (PORT d[7] (3116:3116:3116) (3601:3601:3601))
        (PORT d[8] (2792:2792:2792) (3249:3249:3249))
        (PORT d[9] (3072:3072:3072) (3604:3604:3604))
        (PORT d[10] (1647:1647:1647) (1927:1927:1927))
        (PORT d[11] (2331:2331:2331) (2768:2768:2768))
        (PORT d[12] (2420:2420:2420) (2846:2846:2846))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1584:1584:1584))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1623:1623:1623) (1912:1912:1912))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2983:2983:2983))
        (PORT d[1] (2862:2862:2862) (3286:3286:3286))
        (PORT d[2] (2692:2692:2692) (3165:3165:3165))
        (PORT d[3] (2492:2492:2492) (2894:2894:2894))
        (PORT d[4] (3536:3536:3536) (4021:4021:4021))
        (PORT d[5] (1956:1956:1956) (2283:2283:2283))
        (PORT d[6] (2805:2805:2805) (3271:3271:3271))
        (PORT d[7] (2769:2769:2769) (3240:3240:3240))
        (PORT d[8] (2212:2212:2212) (2553:2553:2553))
        (PORT d[9] (3049:3049:3049) (3486:3486:3486))
        (PORT d[10] (1532:1532:1532) (1775:1775:1775))
        (PORT d[11] (2485:2485:2485) (2905:2905:2905))
        (PORT d[12] (2280:2280:2280) (2671:2671:2671))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2192:2192:2192))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2513:2513:2513))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (2134:2134:2134))
        (PORT d[1] (3130:3130:3130) (3597:3597:3597))
        (PORT d[2] (2559:2559:2559) (2990:2990:2990))
        (PORT d[3] (3897:3897:3897) (4513:4513:4513))
        (PORT d[4] (3580:3580:3580) (4147:4147:4147))
        (PORT d[5] (3051:3051:3051) (3541:3541:3541))
        (PORT d[6] (2410:2410:2410) (2826:2826:2826))
        (PORT d[7] (3091:3091:3091) (3537:3537:3537))
        (PORT d[8] (2888:2888:2888) (3322:3322:3322))
        (PORT d[9] (2562:2562:2562) (2970:2970:2970))
        (PORT d[10] (2766:2766:2766) (3203:3203:3203))
        (PORT d[11] (2300:2300:2300) (2701:2701:2701))
        (PORT d[12] (2521:2521:2521) (2971:2971:2971))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2206:2206:2206))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1439:1439:1439))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2131:2131:2131))
        (PORT d[1] (2886:2886:2886) (3269:3269:3269))
        (PORT d[2] (1020:1020:1020) (1168:1168:1168))
        (PORT d[3] (760:760:760) (864:864:864))
        (PORT d[4] (674:674:674) (777:777:777))
        (PORT d[5] (990:990:990) (1183:1183:1183))
        (PORT d[6] (884:884:884) (998:998:998))
        (PORT d[7] (1146:1146:1146) (1299:1299:1299))
        (PORT d[8] (2413:2413:2413) (2735:2735:2735))
        (PORT d[9] (1475:1475:1475) (1674:1674:1674))
        (PORT d[10] (2585:2585:2585) (3000:3000:3000))
        (PORT d[11] (1017:1017:1017) (1166:1166:1166))
        (PORT d[12] (1398:1398:1398) (1573:1573:1573))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (815:815:815) (872:872:872))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2184:2184:2184) (2531:2531:2531))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (2173:2173:2173))
        (PORT d[1] (814:814:814) (932:932:932))
        (PORT d[2] (826:826:826) (955:955:955))
        (PORT d[3] (839:839:839) (965:965:965))
        (PORT d[4] (1996:1996:1996) (2294:2294:2294))
        (PORT d[5] (2150:2150:2150) (2505:2505:2505))
        (PORT d[6] (1088:1088:1088) (1285:1285:1285))
        (PORT d[7] (2378:2378:2378) (2720:2720:2720))
        (PORT d[8] (2291:2291:2291) (2624:2624:2624))
        (PORT d[9] (2521:2521:2521) (2884:2884:2884))
        (PORT d[10] (2011:2011:2011) (2352:2352:2352))
        (PORT d[11] (1785:1785:1785) (2111:2111:2111))
        (PORT d[12] (2179:2179:2179) (2480:2480:2480))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1145:1145:1145))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1229:1229:1229))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1932:1932:1932))
        (PORT d[1] (2230:2230:2230) (2528:2528:2528))
        (PORT d[2] (3343:3343:3343) (3890:3890:3890))
        (PORT d[3] (2883:2883:2883) (3317:3317:3317))
        (PORT d[4] (2139:2139:2139) (2453:2453:2453))
        (PORT d[5] (732:732:732) (866:866:866))
        (PORT d[6] (2391:2391:2391) (2774:2774:2774))
        (PORT d[7] (3358:3358:3358) (3899:3899:3899))
        (PORT d[8] (1658:1658:1658) (1880:1880:1880))
        (PORT d[9] (1286:1286:1286) (1463:1463:1463))
        (PORT d[10] (1723:1723:1723) (1982:1982:1982))
        (PORT d[11] (2024:2024:2024) (2362:2362:2362))
        (PORT d[12] (1158:1158:1158) (1323:1323:1323))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1413:1413:1413))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (984:984:984))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1608:1608:1608))
        (PORT d[1] (4180:4180:4180) (4786:4786:4786))
        (PORT d[2] (1110:1110:1110) (1293:1293:1293))
        (PORT d[3] (945:945:945) (1097:1097:1097))
        (PORT d[4] (2240:2240:2240) (2597:2597:2597))
        (PORT d[5] (873:873:873) (1017:1017:1017))
        (PORT d[6] (2754:2754:2754) (3232:3232:3232))
        (PORT d[7] (780:780:780) (919:919:919))
        (PORT d[8] (1077:1077:1077) (1257:1257:1257))
        (PORT d[9] (1439:1439:1439) (1676:1676:1676))
        (PORT d[10] (1194:1194:1194) (1381:1381:1381))
        (PORT d[11] (2080:2080:2080) (2436:2436:2436))
        (PORT d[12] (1076:1076:1076) (1246:1246:1246))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1233:1233:1233))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (2068:2068:2068))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2213:2213:2213) (2527:2527:2527))
        (PORT d[1] (3240:3240:3240) (3724:3724:3724))
        (PORT d[2] (2693:2693:2693) (3168:3168:3168))
        (PORT d[3] (2684:2684:2684) (3109:3109:3109))
        (PORT d[4] (3731:3731:3731) (4245:4245:4245))
        (PORT d[5] (2121:2121:2121) (2467:2467:2467))
        (PORT d[6] (2975:2975:2975) (3466:3466:3466))
        (PORT d[7] (2897:2897:2897) (3384:3384:3384))
        (PORT d[8] (2514:2514:2514) (2906:2906:2906))
        (PORT d[9] (3295:3295:3295) (3780:3780:3780))
        (PORT d[10] (1490:1490:1490) (1719:1719:1719))
        (PORT d[11] (2533:2533:2533) (2969:2969:2969))
        (PORT d[12] (2480:2480:2480) (2903:2903:2903))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1300:1300:1300))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2341:2341:2341))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2013:2013:2013) (2341:2341:2341))
        (PORT d[1] (3469:3469:3469) (3977:3977:3977))
        (PORT d[2] (2560:2560:2560) (2995:2995:2995))
        (PORT d[3] (4088:4088:4088) (4733:4733:4733))
        (PORT d[4] (3362:3362:3362) (3889:3889:3889))
        (PORT d[5] (3108:3108:3108) (3598:3598:3598))
        (PORT d[6] (2587:2587:2587) (3026:3026:3026))
        (PORT d[7] (3278:3278:3278) (3748:3748:3748))
        (PORT d[8] (3283:3283:3283) (3790:3790:3790))
        (PORT d[9] (2496:2496:2496) (2933:2933:2933))
        (PORT d[10] (2847:2847:2847) (3316:3316:3316))
        (PORT d[11] (2496:2496:2496) (2927:2927:2927))
        (PORT d[12] (3289:3289:3289) (3857:3857:3857))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2046:2046:2046))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1892:1892:1892))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1882:1882:1882))
        (PORT d[1] (2327:2327:2327) (2623:2623:2623))
        (PORT d[2] (2509:2509:2509) (2937:2937:2937))
        (PORT d[3] (2182:2182:2182) (2500:2500:2500))
        (PORT d[4] (1166:1166:1166) (1341:1341:1341))
        (PORT d[5] (983:983:983) (1176:1176:1176))
        (PORT d[6] (2453:2453:2453) (2847:2847:2847))
        (PORT d[7] (2710:2710:2710) (3136:3136:3136))
        (PORT d[8] (2670:2670:2670) (3058:3058:3058))
        (PORT d[9] (2658:2658:2658) (3035:3035:3035))
        (PORT d[10] (2427:2427:2427) (2825:2825:2825))
        (PORT d[11] (2775:2775:2775) (3221:3221:3221))
        (PORT d[12] (1900:1900:1900) (2144:2144:2144))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1338:1338:1338))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2122:2122:2122))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2584:2584:2584))
        (PORT d[1] (2052:2052:2052) (2327:2327:2327))
        (PORT d[2] (1371:1371:1371) (1576:1576:1576))
        (PORT d[3] (1383:1383:1383) (1587:1587:1587))
        (PORT d[4] (1239:1239:1239) (1412:1412:1412))
        (PORT d[5] (1794:1794:1794) (2102:2102:2102))
        (PORT d[6] (2687:2687:2687) (3134:3134:3134))
        (PORT d[7] (2032:2032:2032) (2337:2337:2337))
        (PORT d[8] (1928:1928:1928) (2211:2211:2211))
        (PORT d[9] (1833:1833:1833) (2090:2090:2090))
        (PORT d[10] (1690:1690:1690) (1985:1985:1985))
        (PORT d[11] (1219:1219:1219) (1457:1457:1457))
        (PORT d[12] (1766:1766:1766) (2001:2001:2001))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1353:1353:1353))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2079:2079:2079))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1716:1716:1716))
        (PORT d[1] (2483:2483:2483) (2799:2799:2799))
        (PORT d[2] (2645:2645:2645) (3084:3084:3084))
        (PORT d[3] (1126:1126:1126) (1281:1281:1281))
        (PORT d[4] (1143:1143:1143) (1307:1307:1307))
        (PORT d[5] (1018:1018:1018) (1210:1210:1210))
        (PORT d[6] (2601:2601:2601) (3010:3010:3010))
        (PORT d[7] (2106:2106:2106) (2454:2454:2454))
        (PORT d[8] (1793:1793:1793) (2040:2040:2040))
        (PORT d[9] (2665:2665:2665) (3042:3042:3042))
        (PORT d[10] (2580:2580:2580) (2997:2997:2997))
        (PORT d[11] (3002:3002:3002) (3497:3497:3497))
        (PORT d[12] (1395:1395:1395) (1568:1568:1568))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (1914:1914:1914))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2300:2300:2300))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1259:1259:1259))
        (PORT d[1] (2075:2075:2075) (2356:2356:2356))
        (PORT d[2] (1190:1190:1190) (1369:1369:1369))
        (PORT d[3] (1224:1224:1224) (1409:1409:1409))
        (PORT d[4] (1935:1935:1935) (2204:2204:2204))
        (PORT d[5] (1956:1956:1956) (2287:2287:2287))
        (PORT d[6] (1275:1275:1275) (1501:1501:1501))
        (PORT d[7] (2029:2029:2029) (2332:2332:2332))
        (PORT d[8] (1954:1954:1954) (2245:2245:2245))
        (PORT d[9] (1989:1989:1989) (2264:2264:2264))
        (PORT d[10] (1798:1798:1798) (2111:2111:2111))
        (PORT d[11] (1408:1408:1408) (1675:1675:1675))
        (PORT d[12] (1800:1800:1800) (2045:2045:2045))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2116:2116:2116))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1479:1479:1479))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2482:2482:2482))
        (PORT d[1] (2598:2598:2598) (2978:2978:2978))
        (PORT d[2] (2636:2636:2636) (3088:3088:3088))
        (PORT d[3] (2992:2992:2992) (3451:3451:3451))
        (PORT d[4] (2630:2630:2630) (3005:3005:3005))
        (PORT d[5] (1939:1939:1939) (2277:2277:2277))
        (PORT d[6] (3085:3085:3085) (3561:3561:3561))
        (PORT d[7] (3071:3071:3071) (3563:3563:3563))
        (PORT d[8] (1976:1976:1976) (2274:2274:2274))
        (PORT d[9] (2655:2655:2655) (3037:3037:3037))
        (PORT d[10] (2185:2185:2185) (2508:2508:2508))
        (PORT d[11] (3199:3199:3199) (3723:3723:3723))
        (PORT d[12] (2433:2433:2433) (2823:2823:2823))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1472:1472:1472))
        (PORT clk (1348:1348:1348) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1908:1908:1908))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (2036:2036:2036))
        (PORT d[1] (2075:2075:2075) (2373:2373:2373))
        (PORT d[2] (2971:2971:2971) (3440:3440:3440))
        (PORT d[3] (1332:1332:1332) (1533:1533:1533))
        (PORT d[4] (3571:3571:3571) (4124:4124:4124))
        (PORT d[5] (1297:1297:1297) (1502:1502:1502))
        (PORT d[6] (2008:2008:2008) (2368:2368:2368))
        (PORT d[7] (2057:2057:2057) (2381:2381:2381))
        (PORT d[8] (3369:3369:3369) (3894:3894:3894))
        (PORT d[9] (1844:1844:1844) (2167:2167:2167))
        (PORT d[10] (1836:1836:1836) (2154:2154:2154))
        (PORT d[11] (2410:2410:2410) (2804:2804:2804))
        (PORT d[12] (2430:2430:2430) (2831:2831:2831))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1773:1773:1773))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2104:2104:2104))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1683:1683:1683) (1913:1913:1913))
        (PORT d[1] (2495:2495:2495) (2811:2811:2811))
        (PORT d[2] (2684:2684:2684) (3131:3131:3131))
        (PORT d[3] (2359:2359:2359) (2701:2701:2701))
        (PORT d[4] (1287:1287:1287) (1474:1474:1474))
        (PORT d[5] (1193:1193:1193) (1413:1413:1413))
        (PORT d[6] (2648:2648:2648) (3071:3071:3071))
        (PORT d[7] (1133:1133:1133) (1277:1277:1277))
        (PORT d[8] (1945:1945:1945) (2208:2208:2208))
        (PORT d[9] (1274:1274:1274) (1442:1442:1442))
        (PORT d[10] (2563:2563:2563) (2977:2977:2977))
        (PORT d[11] (3325:3325:3325) (3856:3856:3856))
        (PORT d[12] (1387:1387:1387) (1560:1560:1560))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1362:1362:1362))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2318:2318:2318))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (923:923:923) (1055:1055:1055))
        (PORT d[1] (2238:2238:2238) (2538:2538:2538))
        (PORT d[2] (1171:1171:1171) (1346:1346:1346))
        (PORT d[3] (1191:1191:1191) (1368:1368:1368))
        (PORT d[4] (1213:1213:1213) (1379:1379:1379))
        (PORT d[5] (1970:1970:1970) (2304:2304:2304))
        (PORT d[6] (2712:2712:2712) (3161:3161:3161))
        (PORT d[7] (2181:2181:2181) (2500:2500:2500))
        (PORT d[8] (2094:2094:2094) (2396:2396:2396))
        (PORT d[9] (2024:2024:2024) (2308:2308:2308))
        (PORT d[10] (1816:1816:1816) (2121:2121:2121))
        (PORT d[11] (1577:1577:1577) (1869:1869:1869))
        (PORT d[12] (1955:1955:1955) (2217:2217:2217))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1495:1495:1495))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1696:1696:1696))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (3148:3148:3148))
        (PORT d[1] (2909:2909:2909) (3315:3315:3315))
        (PORT d[2] (2429:2429:2429) (2846:2846:2846))
        (PORT d[3] (2239:2239:2239) (2579:2579:2579))
        (PORT d[4] (2448:2448:2448) (2801:2801:2801))
        (PORT d[5] (1217:1217:1217) (1447:1447:1447))
        (PORT d[6] (2701:2701:2701) (3127:3127:3127))
        (PORT d[7] (2535:2535:2535) (2964:2964:2964))
        (PORT d[8] (2155:2155:2155) (2486:2486:2486))
        (PORT d[9] (2967:2967:2967) (3402:3402:3402))
        (PORT d[10] (1973:1973:1973) (2299:2299:2299))
        (PORT d[11] (2480:2480:2480) (2899:2899:2899))
        (PORT d[12] (2274:2274:2274) (2647:2647:2647))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2074:2074:2074))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2307:2307:2307))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1882:1882:1882))
        (PORT d[1] (2092:2092:2092) (2398:2398:2398))
        (PORT d[2] (2667:2667:2667) (3100:3100:3100))
        (PORT d[3] (3616:3616:3616) (4160:4160:4160))
        (PORT d[4] (2996:2996:2996) (3467:3467:3467))
        (PORT d[5] (2618:2618:2618) (3047:3047:3047))
        (PORT d[6] (1834:1834:1834) (2164:2164:2164))
        (PORT d[7] (2616:2616:2616) (3021:3021:3021))
        (PORT d[8] (2799:2799:2799) (3239:3239:3239))
        (PORT d[9] (1862:1862:1862) (2177:2177:2177))
        (PORT d[10] (2046:2046:2046) (2385:2385:2385))
        (PORT d[11] (1207:1207:1207) (1437:1437:1437))
        (PORT d[12] (2136:2136:2136) (2488:2488:2488))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1940:1940:1940) (2169:2169:2169))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1863:1863:1863))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (3147:3147:3147))
        (PORT d[1] (3041:3041:3041) (3468:3468:3468))
        (PORT d[2] (2751:2751:2751) (3213:3213:3213))
        (PORT d[3] (2232:2232:2232) (2578:2578:2578))
        (PORT d[4] (2472:2472:2472) (2836:2836:2836))
        (PORT d[5] (1388:1388:1388) (1643:1643:1643))
        (PORT d[6] (2565:2565:2565) (2978:2978:2978))
        (PORT d[7] (2585:2585:2585) (3025:3025:3025))
        (PORT d[8] (1939:1939:1939) (2242:2242:2242))
        (PORT d[9] (3102:3102:3102) (3551:3551:3551))
        (PORT d[10] (1958:1958:1958) (2282:2282:2282))
        (PORT d[11] (2607:2607:2607) (3043:3043:3043))
        (PORT d[12] (2284:2284:2284) (2666:2666:2666))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2003:2003:2003) (2284:2284:2284))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2146:2146:2146))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2084:2084:2084))
        (PORT d[1] (2109:2109:2109) (2421:2421:2421))
        (PORT d[2] (2664:2664:2664) (3098:3098:3098))
        (PORT d[3] (3615:3615:3615) (4159:4159:4159))
        (PORT d[4] (2996:2996:2996) (3466:3466:3466))
        (PORT d[5] (2452:2452:2452) (2861:2861:2861))
        (PORT d[6] (2223:2223:2223) (2612:2612:2612))
        (PORT d[7] (2027:2027:2027) (2335:2335:2335))
        (PORT d[8] (2635:2635:2635) (3052:3052:3052))
        (PORT d[9] (1855:1855:1855) (2169:2169:2169))
        (PORT d[10] (2227:2227:2227) (2587:2587:2587))
        (PORT d[11] (1710:1710:1710) (2009:2009:2009))
        (PORT d[12] (2136:2136:2136) (2487:2487:2487))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1612:1612:1612))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1906:1906:1906))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2415:2415:2415) (2768:2768:2768))
        (PORT d[1] (2472:2472:2472) (2843:2843:2843))
        (PORT d[2] (2624:2624:2624) (3070:3070:3070))
        (PORT d[3] (2619:2619:2619) (3024:3024:3024))
        (PORT d[4] (3143:3143:3143) (3570:3570:3570))
        (PORT d[5] (1384:1384:1384) (1630:1630:1630))
        (PORT d[6] (2666:2666:2666) (3099:3099:3099))
        (PORT d[7] (2622:2622:2622) (3062:3062:3062))
        (PORT d[8] (1758:1758:1758) (2029:2029:2029))
        (PORT d[9] (2503:2503:2503) (2864:2864:2864))
        (PORT d[10] (1539:1539:1539) (1782:1782:1782))
        (PORT d[11] (2628:2628:2628) (3076:3076:3076))
        (PORT d[12] (2433:2433:2433) (2841:2841:2841))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2878:2878:2878))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2576:2576:2576))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2298:2298:2298))
        (PORT d[1] (2383:2383:2383) (2738:2738:2738))
        (PORT d[2] (2736:2736:2736) (3189:3189:3189))
        (PORT d[3] (3662:3662:3662) (4231:4231:4231))
        (PORT d[4] (3397:3397:3397) (3921:3921:3921))
        (PORT d[5] (2404:2404:2404) (2809:2809:2809))
        (PORT d[6] (2040:2040:2040) (2413:2413:2413))
        (PORT d[7] (2585:2585:2585) (2962:2962:2962))
        (PORT d[8] (2507:2507:2507) (2889:2889:2889))
        (PORT d[9] (2042:2042:2042) (2388:2388:2388))
        (PORT d[10] (2244:2244:2244) (2613:2613:2613))
        (PORT d[11] (1770:1770:1770) (2104:2104:2104))
        (PORT d[12] (2903:2903:2903) (3409:3409:3409))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2134:2134:2134))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2774:2774:2774))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2580:2580:2580))
        (PORT d[1] (3024:3024:3024) (3437:3437:3437))
        (PORT d[2] (1758:1758:1758) (2055:2055:2055))
        (PORT d[3] (2270:2270:2270) (2633:2633:2633))
        (PORT d[4] (2369:2369:2369) (2683:2683:2683))
        (PORT d[5] (1173:1173:1173) (1392:1392:1392))
        (PORT d[6] (2020:2020:2020) (2319:2319:2319))
        (PORT d[7] (2370:2370:2370) (2734:2734:2734))
        (PORT d[8] (3226:3226:3226) (3714:3714:3714))
        (PORT d[9] (2509:2509:2509) (2879:2879:2879))
        (PORT d[10] (2281:2281:2281) (2646:2646:2646))
        (PORT d[11] (2938:2938:2938) (3382:3382:3382))
        (PORT d[12] (2321:2321:2321) (2646:2646:2646))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1870:1870:1870))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (3358:3358:3358))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (3029:3029:3029))
        (PORT d[1] (2435:2435:2435) (2738:2738:2738))
        (PORT d[2] (2020:2020:2020) (2338:2338:2338))
        (PORT d[3] (2201:2201:2201) (2494:2494:2494))
        (PORT d[4] (3605:3605:3605) (4133:4133:4133))
        (PORT d[5] (1573:1573:1573) (1838:1838:1838))
        (PORT d[6] (1378:1378:1378) (1628:1628:1628))
        (PORT d[7] (2577:2577:2577) (2931:2931:2931))
        (PORT d[8] (3916:3916:3916) (4546:4546:4546))
        (PORT d[9] (2843:2843:2843) (3287:3287:3287))
        (PORT d[10] (1905:1905:1905) (2238:2238:2238))
        (PORT d[11] (2520:2520:2520) (2952:2952:2952))
        (PORT d[12] (2592:2592:2592) (3008:3008:3008))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1883:1883:1883) (2056:2056:2056))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (2024:2024:2024))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2317:2317:2317))
        (PORT d[1] (2548:2548:2548) (2892:2892:2892))
        (PORT d[2] (1788:1788:1788) (2090:2090:2090))
        (PORT d[3] (2358:2358:2358) (2713:2713:2713))
        (PORT d[4] (2198:2198:2198) (2487:2487:2487))
        (PORT d[5] (1872:1872:1872) (2175:2175:2175))
        (PORT d[6] (1579:1579:1579) (1825:1825:1825))
        (PORT d[7] (2681:2681:2681) (3127:3127:3127))
        (PORT d[8] (2716:2716:2716) (3129:3129:3129))
        (PORT d[9] (3031:3031:3031) (3476:3476:3476))
        (PORT d[10] (2479:2479:2479) (2878:2878:2878))
        (PORT d[11] (2568:2568:2568) (2966:2966:2966))
        (PORT d[12] (1990:1990:1990) (2305:2305:2305))
        (PORT clk (1293:1293:1293) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (4060:4060:4060))
        (PORT clk (1293:1293:1293) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2308:2308:2308) (2332:2332:2332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2798:2798:2798))
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3278:3278:3278))
        (PORT d[1] (3573:3573:3573) (4092:4092:4092))
        (PORT d[2] (2561:2561:2561) (2957:2957:2957))
        (PORT d[3] (2256:2256:2256) (2578:2578:2578))
        (PORT d[4] (3208:3208:3208) (3677:3677:3677))
        (PORT d[5] (2372:2372:2372) (2766:2766:2766))
        (PORT d[6] (1760:1760:1760) (2065:2065:2065))
        (PORT d[7] (2238:2238:2238) (2550:2550:2550))
        (PORT d[8] (3391:3391:3391) (3949:3949:3949))
        (PORT d[9] (2167:2167:2167) (2528:2528:2528))
        (PORT d[10] (3170:3170:3170) (3684:3684:3684))
        (PORT d[11] (1952:1952:1952) (2301:2301:2301))
        (PORT d[12] (1789:1789:1789) (2120:2120:2120))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (3033:3033:3033))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2309:2309:2309) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2390:2390:2390))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2170:2170:2170))
        (PORT d[1] (2562:2562:2562) (2912:2912:2912))
        (PORT d[2] (1813:1813:1813) (2124:2124:2124))
        (PORT d[3] (2695:2695:2695) (3091:3091:3091))
        (PORT d[4] (2009:2009:2009) (2274:2274:2274))
        (PORT d[5] (1871:1871:1871) (2188:2188:2188))
        (PORT d[6] (1693:1693:1693) (1947:1947:1947))
        (PORT d[7] (2017:2017:2017) (2327:2327:2327))
        (PORT d[8] (3054:3054:3054) (3520:3520:3520))
        (PORT d[9] (3211:3211:3211) (3678:3678:3678))
        (PORT d[10] (2702:2702:2702) (3134:3134:3134))
        (PORT d[11] (2778:2778:2778) (3208:3208:3208))
        (PORT d[12] (1979:1979:1979) (2264:2264:2264))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1888:1888:1888))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2728:2728:2728) (3166:3166:3166))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2661:2661:2661))
        (PORT d[1] (2246:2246:2246) (2523:2523:2523))
        (PORT d[2] (2727:2727:2727) (3138:3138:3138))
        (PORT d[3] (2151:2151:2151) (2439:2439:2439))
        (PORT d[4] (3392:3392:3392) (3883:3883:3883))
        (PORT d[5] (1769:1769:1769) (2068:2068:2068))
        (PORT d[6] (1167:1167:1167) (1380:1380:1380))
        (PORT d[7] (2496:2496:2496) (2840:2840:2840))
        (PORT d[8] (3063:3063:3063) (3530:3530:3530))
        (PORT d[9] (2489:2489:2489) (2883:2883:2883))
        (PORT d[10] (3367:3367:3367) (3913:3913:3913))
        (PORT d[11] (2134:2134:2134) (2508:2508:2508))
        (PORT d[12] (1967:1967:1967) (2308:2308:2308))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2159:2159:2159))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1891:1891:1891))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (3270:3270:3270))
        (PORT d[1] (3513:3513:3513) (3998:3998:3998))
        (PORT d[2] (2906:2906:2906) (3388:3388:3388))
        (PORT d[3] (1817:1817:1817) (2083:2083:2083))
        (PORT d[4] (1505:1505:1505) (1718:1718:1718))
        (PORT d[5] (1533:1533:1533) (1796:1796:1796))
        (PORT d[6] (2047:2047:2047) (2374:2374:2374))
        (PORT d[7] (2385:2385:2385) (2780:2780:2780))
        (PORT d[8] (2191:2191:2191) (2526:2526:2526))
        (PORT d[9] (2268:2268:2268) (2586:2586:2586))
        (PORT d[10] (1836:1836:1836) (2096:2096:2096))
        (PORT d[11] (2414:2414:2414) (2812:2812:2812))
        (PORT d[12] (2604:2604:2604) (2969:2969:2969))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2207:2207:2207))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2529:2529:2529))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2329:2329:2329))
        (PORT d[1] (1700:1700:1700) (1925:1925:1925))
        (PORT d[2] (2462:2462:2462) (2866:2866:2866))
        (PORT d[3] (2733:2733:2733) (3146:3146:3146))
        (PORT d[4] (1754:1754:1754) (2001:2001:2001))
        (PORT d[5] (2093:2093:2093) (2445:2445:2445))
        (PORT d[6] (2174:2174:2174) (2551:2551:2551))
        (PORT d[7] (1820:1820:1820) (2083:2083:2083))
        (PORT d[8] (1707:1707:1707) (1940:1940:1940))
        (PORT d[9] (2194:2194:2194) (2556:2556:2556))
        (PORT d[10] (2053:2053:2053) (2398:2398:2398))
        (PORT d[11] (1639:1639:1639) (1947:1947:1947))
        (PORT d[12] (1907:1907:1907) (2238:2238:2238))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1490:1490:1490))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1708:1708:1708))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3062:3062:3062))
        (PORT d[1] (3517:3517:3517) (4012:4012:4012))
        (PORT d[2] (2741:2741:2741) (3207:3207:3207))
        (PORT d[3] (1643:1643:1643) (1887:1887:1887))
        (PORT d[4] (3129:3129:3129) (3591:3591:3591))
        (PORT d[5] (1202:1202:1202) (1425:1425:1425))
        (PORT d[6] (1887:1887:1887) (2194:2194:2194))
        (PORT d[7] (2396:2396:2396) (2787:2787:2787))
        (PORT d[8] (1999:1999:1999) (2311:2311:2311))
        (PORT d[9] (2115:2115:2115) (2417:2417:2417))
        (PORT d[10] (2012:2012:2012) (2297:2297:2297))
        (PORT d[11] (2144:2144:2144) (2506:2506:2506))
        (PORT d[12] (1913:1913:1913) (2152:2152:2152))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1721:1721:1721))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2335:2335:2335))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2118:2118:2118))
        (PORT d[1] (3289:3289:3289) (3776:3776:3776))
        (PORT d[2] (2448:2448:2448) (2850:2850:2850))
        (PORT d[3] (2709:2709:2709) (3120:3120:3120))
        (PORT d[4] (1936:1936:1936) (2209:2209:2209))
        (PORT d[5] (1914:1914:1914) (2236:2236:2236))
        (PORT d[6] (1987:1987:1987) (2334:2334:2334))
        (PORT d[7] (2001:2001:2001) (2292:2292:2292))
        (PORT d[8] (2415:2415:2415) (2772:2772:2772))
        (PORT d[9] (2189:2189:2189) (2552:2552:2552))
        (PORT d[10] (1903:1903:1903) (2236:2236:2236))
        (PORT d[11] (1635:1635:1635) (1944:1944:1944))
        (PORT d[12] (1930:1930:1930) (2266:2266:2266))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2060:2060:2060))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1898:1898:1898))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3268:3268:3268))
        (PORT d[1] (3530:3530:3530) (4018:4018:4018))
        (PORT d[2] (2882:2882:2882) (3356:3356:3356))
        (PORT d[3] (1792:1792:1792) (2059:2059:2059))
        (PORT d[4] (3114:3114:3114) (3568:3568:3568))
        (PORT d[5] (1552:1552:1552) (1825:1825:1825))
        (PORT d[6] (2022:2022:2022) (2344:2344:2344))
        (PORT d[7] (2395:2395:2395) (2791:2791:2791))
        (PORT d[8] (2197:2197:2197) (2538:2538:2538))
        (PORT d[9] (2105:2105:2105) (2405:2405:2405))
        (PORT d[10] (1834:1834:1834) (2091:2091:2091))
        (PORT d[11] (2427:2427:2427) (2830:2830:2830))
        (PORT d[12] (2593:2593:2593) (2957:2957:2957))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1481:1481:1481))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2325:2325:2325))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2301:2301:2301))
        (PORT d[1] (3441:3441:3441) (3942:3942:3942))
        (PORT d[2] (2450:2450:2450) (2849:2849:2849))
        (PORT d[3] (2743:2743:2743) (3161:3161:3161))
        (PORT d[4] (1906:1906:1906) (2172:2172:2172))
        (PORT d[5] (2082:2082:2082) (2431:2431:2431))
        (PORT d[6] (2154:2154:2154) (2523:2523:2523))
        (PORT d[7] (1984:1984:1984) (2273:2273:2273))
        (PORT d[8] (2447:2447:2447) (2815:2815:2815))
        (PORT d[9] (2183:2183:2183) (2541:2541:2541))
        (PORT d[10] (1893:1893:1893) (2218:2218:2218))
        (PORT d[11] (1627:1627:1627) (1935:1935:1935))
        (PORT d[12] (1777:1777:1777) (2094:2094:2094))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1568:1568:1568))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2183:2183:2183))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2298:2298:2298))
        (PORT d[1] (2544:2544:2544) (2890:2890:2890))
        (PORT d[2] (1935:1935:1935) (2256:2256:2256))
        (PORT d[3] (2514:2514:2514) (2884:2884:2884))
        (PORT d[4] (2196:2196:2196) (2487:2487:2487))
        (PORT d[5] (1524:1524:1524) (1789:1789:1789))
        (PORT d[6] (1578:1578:1578) (1825:1825:1825))
        (PORT d[7] (2663:2663:2663) (3101:3101:3101))
        (PORT d[8] (2853:2853:2853) (3285:3285:3285))
        (PORT d[9] (3025:3025:3025) (3465:3465:3465))
        (PORT d[10] (2489:2489:2489) (2882:2882:2882))
        (PORT d[11] (2586:2586:2586) (2988:2988:2988))
        (PORT d[12] (2753:2753:2753) (3160:3160:3160))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1890:1890:1890))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2559:2559:2559) (2977:2977:2977))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3292:3292:3292))
        (PORT d[1] (3563:3563:3563) (4079:4079:4079))
        (PORT d[2] (2547:2547:2547) (2929:2929:2929))
        (PORT d[3] (2123:2123:2123) (2425:2425:2425))
        (PORT d[4] (3219:3219:3219) (3691:3691:3691))
        (PORT d[5] (2550:2550:2550) (2972:2972:2972))
        (PORT d[6] (1761:1761:1761) (2066:2066:2066))
        (PORT d[7] (2389:2389:2389) (2720:2720:2720))
        (PORT d[8] (3379:3379:3379) (3933:3933:3933))
        (PORT d[9] (2167:2167:2167) (2528:2528:2528))
        (PORT d[10] (3189:3189:3189) (3707:3707:3707))
        (PORT d[11] (1953:1953:1953) (2302:2302:2302))
        (PORT d[12] (1934:1934:1934) (2269:2269:2269))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1857:1857:1857))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1864:1864:1864))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2474:2474:2474))
        (PORT d[1] (3339:3339:3339) (3808:3808:3808))
        (PORT d[2] (1962:1962:1962) (2299:2299:2299))
        (PORT d[3] (2328:2328:2328) (2670:2670:2670))
        (PORT d[4] (2380:2380:2380) (2695:2695:2695))
        (PORT d[5] (1367:1367:1367) (1613:1613:1613))
        (PORT d[6] (1757:1757:1757) (2025:2025:2025))
        (PORT d[7] (2497:2497:2497) (2915:2915:2915))
        (PORT d[8] (3434:3434:3434) (3948:3948:3948))
        (PORT d[9] (2838:2838:2838) (3251:3251:3251))
        (PORT d[10] (2511:2511:2511) (2907:2907:2907))
        (PORT d[11] (2396:2396:2396) (2768:2768:2768))
        (PORT d[12] (2603:2603:2603) (2997:2997:2997))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2213:2213:2213))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2356:2356:2356) (2738:2738:2738))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2620:2620:2620) (3088:3088:3088))
        (PORT d[1] (3381:3381:3381) (3877:3877:3877))
        (PORT d[2] (2380:2380:2380) (2752:2752:2752))
        (PORT d[3] (2280:2280:2280) (2605:2605:2605))
        (PORT d[4] (2379:2379:2379) (2744:2744:2744))
        (PORT d[5] (2207:2207:2207) (2578:2578:2578))
        (PORT d[6] (1583:1583:1583) (1868:1868:1868))
        (PORT d[7] (2416:2416:2416) (2751:2751:2751))
        (PORT d[8] (3215:3215:3215) (3748:3748:3748))
        (PORT d[9] (1991:1991:1991) (2327:2327:2327))
        (PORT d[10] (2987:2987:2987) (3474:3474:3474))
        (PORT d[11] (1781:1781:1781) (2111:2111:2111))
        (PORT d[12] (1788:1788:1788) (2103:2103:2103))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (2013:2013:2013))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1683:1683:1683))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2125:2125:2125))
        (PORT d[1] (3339:3339:3339) (3808:3808:3808))
        (PORT d[2] (1975:1975:1975) (2309:2309:2309))
        (PORT d[3] (2169:2169:2169) (2495:2495:2495))
        (PORT d[4] (2371:2371:2371) (2682:2682:2682))
        (PORT d[5] (1372:1372:1372) (1612:1612:1612))
        (PORT d[6] (1737:1737:1737) (2003:2003:2003))
        (PORT d[7] (2493:2493:2493) (2908:2908:2908))
        (PORT d[8] (3427:3427:3427) (3940:3940:3940))
        (PORT d[9] (2843:2843:2843) (3262:3262:3262))
        (PORT d[10] (2515:2515:2515) (2913:2913:2913))
        (PORT d[11] (2380:2380:2380) (2751:2751:2751))
        (PORT d[12] (2381:2381:2381) (2733:2733:2733))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2302:2302:2302))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2577:2577:2577))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2871:2871:2871))
        (PORT d[1] (3241:3241:3241) (3719:3719:3719))
        (PORT d[2] (2392:2392:2392) (2768:2768:2768))
        (PORT d[3] (2448:2448:2448) (2800:2800:2800))
        (PORT d[4] (2892:2892:2892) (3327:3327:3327))
        (PORT d[5] (2207:2207:2207) (2578:2578:2578))
        (PORT d[6] (1408:1408:1408) (1671:1671:1671))
        (PORT d[7] (2423:2423:2423) (2760:2760:2760))
        (PORT d[8] (3207:3207:3207) (3738:3738:3738))
        (PORT d[9] (1990:1990:1990) (2326:2326:2326))
        (PORT d[10] (2820:2820:2820) (3287:3287:3287))
        (PORT d[11] (1792:1792:1792) (2125:2125:2125))
        (PORT d[12] (2122:2122:2122) (2484:2484:2484))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (2194:2194:2194))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1193:1193:1193) (1380:1380:1380))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1152:1152:1152))
        (PORT d[1] (859:859:859) (990:990:990))
        (PORT d[2] (3715:3715:3715) (4315:4315:4315))
        (PORT d[3] (808:808:808) (914:914:914))
        (PORT d[4] (2500:2500:2500) (2866:2866:2866))
        (PORT d[5] (881:881:881) (1031:1031:1031))
        (PORT d[6] (2905:2905:2905) (3349:3349:3349))
        (PORT d[7] (747:747:747) (846:846:846))
        (PORT d[8] (2124:2124:2124) (2446:2446:2446))
        (PORT d[9] (1649:1649:1649) (1877:1877:1877))
        (PORT d[10] (683:683:683) (795:795:795))
        (PORT d[11] (2483:2483:2483) (2882:2882:2882))
        (PORT d[12] (631:631:631) (719:719:719))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (862:862:862))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1827:1827:1827))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1909:1909:1909))
        (PORT d[1] (593:593:593) (709:709:709))
        (PORT d[2] (774:774:774) (917:917:917))
        (PORT d[3] (781:781:781) (916:916:916))
        (PORT d[4] (865:865:865) (1014:1014:1014))
        (PORT d[5] (545:545:545) (648:648:648))
        (PORT d[6] (433:433:433) (521:521:521))
        (PORT d[7] (434:434:434) (533:533:533))
        (PORT d[8] (708:708:708) (840:840:840))
        (PORT d[9] (1069:1069:1069) (1254:1254:1254))
        (PORT d[10] (505:505:505) (597:597:597))
        (PORT d[11] (532:532:532) (632:632:632))
        (PORT d[12] (1276:1276:1276) (1473:1473:1473))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1273:1273:1273))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2472:2472:2472) (2883:2883:2883))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2230:2230:2230) (2529:2529:2529))
        (PORT d[1] (2627:2627:2627) (3016:3016:3016))
        (PORT d[2] (3015:3015:3015) (3519:3519:3519))
        (PORT d[3] (3382:3382:3382) (3900:3900:3900))
        (PORT d[4] (3052:3052:3052) (3511:3511:3511))
        (PORT d[5] (2273:2273:2273) (2651:2651:2651))
        (PORT d[6] (3887:3887:3887) (4548:4548:4548))
        (PORT d[7] (2740:2740:2740) (3202:3202:3202))
        (PORT d[8] (2065:2065:2065) (2375:2375:2375))
        (PORT d[9] (2500:2500:2500) (2870:2870:2870))
        (PORT d[10] (2564:2564:2564) (2940:2940:2940))
        (PORT d[11] (2620:2620:2620) (3044:3044:3044))
        (PORT d[12] (2109:2109:2109) (2471:2471:2471))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1263:1263:1263))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2169:2169:2169))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2107:2107:2107) (2438:2438:2438))
        (PORT d[1] (1068:1068:1068) (1235:1235:1235))
        (PORT d[2] (2465:2465:2465) (2859:2859:2859))
        (PORT d[3] (1534:1534:1534) (1764:1764:1764))
        (PORT d[4] (3206:3206:3206) (3710:3710:3710))
        (PORT d[5] (927:927:927) (1084:1084:1084))
        (PORT d[6] (3388:3388:3388) (3947:3947:3947))
        (PORT d[7] (2418:2418:2418) (2791:2791:2791))
        (PORT d[8] (3210:3210:3210) (3722:3722:3722))
        (PORT d[9] (2037:2037:2037) (2387:2387:2387))
        (PORT d[10] (2374:2374:2374) (2775:2775:2775))
        (PORT d[11] (2495:2495:2495) (2950:2950:2950))
        (PORT d[12] (2783:2783:2783) (3235:3235:3235))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1590:1590:1590) (1779:1779:1779))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3084:3084:3084) (3605:3605:3605))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2773:2773:2773))
        (PORT d[1] (3383:3383:3383) (3847:3847:3847))
        (PORT d[2] (1953:1953:1953) (2275:2275:2275))
        (PORT d[3] (2421:2421:2421) (2793:2793:2793))
        (PORT d[4] (2553:2553:2553) (2893:2893:2893))
        (PORT d[5] (1164:1164:1164) (1386:1386:1386))
        (PORT d[6] (2234:2234:2234) (2568:2568:2568))
        (PORT d[7] (2759:2759:2759) (3190:3190:3190))
        (PORT d[8] (3637:3637:3637) (4191:4191:4191))
        (PORT d[9] (2726:2726:2726) (3132:3132:3132))
        (PORT d[10] (2465:2465:2465) (2855:2855:2855))
        (PORT d[11] (2263:2263:2263) (2614:2614:2614))
        (PORT d[12] (1516:1516:1516) (1756:1756:1756))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1245:1245:1245))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2304:2304:2304))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2588:2588:2588) (3046:3046:3046))
        (PORT d[1] (2909:2909:2909) (3272:3272:3272))
        (PORT d[2] (2207:2207:2207) (2547:2547:2547))
        (PORT d[3] (1446:1446:1446) (1627:1627:1627))
        (PORT d[4] (3767:3767:3767) (4309:4309:4309))
        (PORT d[5] (1330:1330:1330) (1543:1543:1543))
        (PORT d[6] (1113:1113:1113) (1312:1312:1312))
        (PORT d[7] (2773:2773:2773) (3155:3155:3155))
        (PORT d[8] (3472:3472:3472) (4010:4010:4010))
        (PORT d[9] (3021:3021:3021) (3487:3487:3487))
        (PORT d[10] (2237:2237:2237) (2611:2611:2611))
        (PORT d[11] (2963:2963:2963) (3483:3483:3483))
        (PORT d[12] (2346:2346:2346) (2731:2731:2731))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1603:1603:1603))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3545:3545:3545))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1141:1141:1141))
        (PORT d[1] (857:857:857) (986:986:986))
        (PORT d[2] (3722:3722:3722) (4327:4327:4327))
        (PORT d[3] (3064:3064:3064) (3526:3526:3526))
        (PORT d[4] (2492:2492:2492) (2857:2857:2857))
        (PORT d[5] (1069:1069:1069) (1251:1251:1251))
        (PORT d[6] (2405:2405:2405) (2798:2798:2798))
        (PORT d[7] (3740:3740:3740) (4346:4346:4346))
        (PORT d[8] (1958:1958:1958) (2262:2262:2262))
        (PORT d[9] (1641:1641:1641) (1868:1868:1868))
        (PORT d[10] (678:678:678) (784:784:784))
        (PORT d[11] (2489:2489:2489) (2887:2887:2887))
        (PORT d[12] (815:815:815) (931:931:931))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (862:862:862))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1626:1626:1626))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1847:1847:1847))
        (PORT d[1] (613:613:613) (729:729:729))
        (PORT d[2] (921:921:921) (1080:1080:1080))
        (PORT d[3] (610:610:610) (726:726:726))
        (PORT d[4] (1067:1067:1067) (1249:1249:1249))
        (PORT d[5] (1050:1050:1050) (1219:1219:1219))
        (PORT d[6] (440:440:440) (527:527:527))
        (PORT d[7] (420:420:420) (507:507:507))
        (PORT d[8] (705:705:705) (831:831:831))
        (PORT d[9] (903:903:903) (1063:1063:1063))
        (PORT d[10] (871:871:871) (1015:1015:1015))
        (PORT d[11] (832:832:832) (974:974:974))
        (PORT d[12] (1282:1282:1282) (1484:1484:1484))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (852:852:852))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (3522:3522:3522))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (930:930:930))
        (PORT d[1] (2401:2401:2401) (2722:2722:2722))
        (PORT d[2] (3539:3539:3539) (4118:4118:4118))
        (PORT d[3] (3068:3068:3068) (3533:3533:3533))
        (PORT d[4] (2333:2333:2333) (2680:2680:2680))
        (PORT d[5] (859:859:859) (1004:1004:1004))
        (PORT d[6] (2571:2571:2571) (2990:2990:2990))
        (PORT d[7] (3544:3544:3544) (4115:4115:4115))
        (PORT d[8] (1938:1938:1938) (2235:2235:2235))
        (PORT d[9] (1456:1456:1456) (1658:1658:1658))
        (PORT d[10] (1916:1916:1916) (2203:2203:2203))
        (PORT d[11] (2321:2321:2321) (2702:2702:2702))
        (PORT d[12] (1001:1001:1001) (1151:1151:1151))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1777:1777:1777))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1573:1573:1573))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1790:1790:1790))
        (PORT d[1] (781:781:781) (921:921:921))
        (PORT d[2] (1095:1095:1095) (1279:1279:1279))
        (PORT d[3] (778:778:778) (916:916:916))
        (PORT d[4] (2445:2445:2445) (2827:2827:2827))
        (PORT d[5] (721:721:721) (845:845:845))
        (PORT d[6] (709:709:709) (826:826:826))
        (PORT d[7] (607:607:607) (727:727:727))
        (PORT d[8] (890:890:890) (1045:1045:1045))
        (PORT d[9] (880:880:880) (1034:1034:1034))
        (PORT d[10] (683:683:683) (799:799:799))
        (PORT d[11] (691:691:691) (812:812:812))
        (PORT d[12] (1110:1110:1110) (1291:1291:1291))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1024:1024:1024))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2419:2419:2419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3355:3355:3355))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2128:2128:2128))
        (PORT d[1] (2257:2257:2257) (2563:2563:2563))
        (PORT d[2] (3528:3528:3528) (4103:4103:4103))
        (PORT d[3] (3071:3071:3071) (3539:3539:3539))
        (PORT d[4] (2327:2327:2327) (2675:2675:2675))
        (PORT d[5] (1049:1049:1049) (1230:1230:1230))
        (PORT d[6] (2726:2726:2726) (3150:3150:3150))
        (PORT d[7] (3556:3556:3556) (4134:4134:4134))
        (PORT d[8] (1926:1926:1926) (2223:2223:2223))
        (PORT d[9] (1450:1450:1450) (1651:1651:1651))
        (PORT d[10] (1896:1896:1896) (2177:2177:2177))
        (PORT d[11] (2307:2307:2307) (2682:2682:2682))
        (PORT d[12] (1012:1012:1012) (1160:1160:1160))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1078:1078:1078))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1402:1402:1402))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1605:1605:1605) (1879:1879:1879))
        (PORT d[1] (784:784:784) (922:922:922))
        (PORT d[2] (1094:1094:1094) (1275:1275:1275))
        (PORT d[3] (777:777:777) (911:911:911))
        (PORT d[4] (1218:1218:1218) (1414:1414:1414))
        (PORT d[5] (2189:2189:2189) (2559:2559:2559))
        (PORT d[6] (2947:2947:2947) (3453:3453:3453))
        (PORT d[7] (598:598:598) (714:714:714))
        (PORT d[8] (901:901:901) (1059:1059:1059))
        (PORT d[9] (717:717:717) (846:846:846))
        (PORT d[10] (693:693:693) (814:814:814))
        (PORT d[11] (710:710:710) (841:841:841))
        (PORT d[12] (1238:1238:1238) (1430:1430:1430))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (842:842:842) (908:908:908))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2865:2865:2865))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2549:2549:2549))
        (PORT d[1] (2607:2607:2607) (2982:2982:2982))
        (PORT d[2] (3002:3002:3002) (3513:3513:3513))
        (PORT d[3] (3369:3369:3369) (3888:3888:3888))
        (PORT d[4] (3009:3009:3009) (3452:3452:3452))
        (PORT d[5] (2103:2103:2103) (2462:2462:2462))
        (PORT d[6] (3879:3879:3879) (4536:4536:4536))
        (PORT d[7] (2847:2847:2847) (3314:3314:3314))
        (PORT d[8] (2345:2345:2345) (2695:2695:2695))
        (PORT d[9] (2329:2329:2329) (2672:2672:2672))
        (PORT d[10] (2569:2569:2569) (2951:2951:2951))
        (PORT d[11] (2415:2415:2415) (2808:2808:2808))
        (PORT d[12] (1941:1941:1941) (2281:2281:2281))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1496:1496:1496))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1975:1975:1975))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2241:2241:2241))
        (PORT d[1] (1106:1106:1106) (1283:1283:1283))
        (PORT d[2] (2612:2612:2612) (3032:3032:3032))
        (PORT d[3] (1694:1694:1694) (1948:1948:1948))
        (PORT d[4] (3372:3372:3372) (3897:3897:3897))
        (PORT d[5] (915:915:915) (1063:1063:1063))
        (PORT d[6] (2177:2177:2177) (2556:2556:2556))
        (PORT d[7] (2389:2389:2389) (2752:2752:2752))
        (PORT d[8] (3233:3233:3233) (3755:3755:3755))
        (PORT d[9] (1852:1852:1852) (2177:2177:2177))
        (PORT d[10] (2212:2212:2212) (2589:2589:2589))
        (PORT d[11] (2601:2601:2601) (3020:3020:3020))
        (PORT d[12] (2417:2417:2417) (2849:2849:2849))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1693:1693:1693))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3524:3524:3524))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1112:1112:1112))
        (PORT d[1] (2425:2425:2425) (2751:2751:2751))
        (PORT d[2] (3698:3698:3698) (4298:4298:4298))
        (PORT d[3] (3080:3080:3080) (3549:3549:3549))
        (PORT d[4] (2349:2349:2349) (2700:2700:2700))
        (PORT d[5] (1081:1081:1081) (1269:1269:1269))
        (PORT d[6] (2386:2386:2386) (2774:2774:2774))
        (PORT d[7] (3698:3698:3698) (4291:4291:4291))
        (PORT d[8] (1845:1845:1845) (2093:2093:2093))
        (PORT d[9] (1628:1628:1628) (1855:1855:1855))
        (PORT d[10] (1904:1904:1904) (2185:2185:2185))
        (PORT d[11] (2482:2482:2482) (2879:2879:2879))
        (PORT d[12] (812:812:812) (925:925:925))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (827:827:827) (893:893:893))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1609:1609:1609))
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1588:1588:1588) (1860:1860:1860))
        (PORT d[1] (613:613:613) (730:730:730))
        (PORT d[2] (947:947:947) (1115:1115:1115))
        (PORT d[3] (609:609:609) (722:722:722))
        (PORT d[4] (2458:2458:2458) (2843:2843:2843))
        (PORT d[5] (870:870:870) (1018:1018:1018))
        (PORT d[6] (712:712:712) (833:833:833))
        (PORT d[7] (434:434:434) (527:527:527))
        (PORT d[8] (892:892:892) (1049:1049:1049))
        (PORT d[9] (882:882:882) (1034:1034:1034))
        (PORT d[10] (863:863:863) (1007:1007:1007))
        (PORT d[11] (538:538:538) (645:645:645))
        (PORT d[12] (1098:1098:1098) (1272:1272:1272))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2034:2034:2034))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3593:3593:3593))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2787:2787:2787))
        (PORT d[1] (3530:3530:3530) (4015:4015:4015))
        (PORT d[2] (1963:1963:1963) (2289:2289:2289))
        (PORT d[3] (2428:2428:2428) (2800:2800:2800))
        (PORT d[4] (2554:2554:2554) (2894:2894:2894))
        (PORT d[5] (1167:1167:1167) (1384:1384:1384))
        (PORT d[6] (2245:2245:2245) (2582:2582:2582))
        (PORT d[7] (2744:2744:2744) (3166:3166:3166))
        (PORT d[8] (3640:3640:3640) (4197:4197:4197))
        (PORT d[9] (2714:2714:2714) (3113:3113:3113))
        (PORT d[10] (2481:2481:2481) (2878:2878:2878))
        (PORT d[11] (2424:2424:2424) (2795:2795:2795))
        (PORT d[12] (1660:1660:1660) (1926:1926:1926))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1472:1472:1472))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2333:2333:2333))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (3033:3033:3033))
        (PORT d[1] (2794:2794:2794) (3145:3145:3145))
        (PORT d[2] (2219:2219:2219) (2563:2563:2563))
        (PORT d[3] (1313:1313:1313) (1477:1477:1477))
        (PORT d[4] (3194:3194:3194) (3689:3689:3689))
        (PORT d[5] (1234:1234:1234) (1446:1446:1446))
        (PORT d[6] (1072:1072:1072) (1262:1262:1262))
        (PORT d[7] (2780:2780:2780) (3163:3163:3163))
        (PORT d[8] (2538:2538:2538) (2942:2942:2942))
        (PORT d[9] (3035:3035:3035) (3503:3503:3503))
        (PORT d[10] (2069:2069:2069) (2427:2427:2427))
        (PORT d[11] (2813:2813:2813) (3317:3317:3317))
        (PORT d[12] (2508:2508:2508) (2915:2915:2915))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2683:2683:2683))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3543:3543:3543))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1165:1165:1165))
        (PORT d[1] (993:993:993) (1123:1123:1123))
        (PORT d[2] (3723:3723:3723) (4328:4328:4328))
        (PORT d[3] (703:703:703) (810:810:810))
        (PORT d[4] (2500:2500:2500) (2865:2865:2865))
        (PORT d[5] (701:701:701) (807:807:807))
        (PORT d[6] (2904:2904:2904) (3352:3352:3352))
        (PORT d[7] (3723:3723:3723) (4321:4321:4321))
        (PORT d[8] (2109:2109:2109) (2429:2429:2429))
        (PORT d[9] (1648:1648:1648) (1876:1876:1876))
        (PORT d[10] (677:677:677) (783:783:783))
        (PORT d[11] (2503:2503:2503) (2907:2907:2907))
        (PORT d[12] (806:806:806) (923:923:923))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1230:1230:1230))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1758:1758:1758))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1896:1896:1896))
        (PORT d[1] (596:596:596) (708:708:708))
        (PORT d[2] (764:764:764) (902:902:902))
        (PORT d[3] (756:756:756) (885:885:885))
        (PORT d[4] (2465:2465:2465) (2850:2850:2850))
        (PORT d[5] (875:875:875) (1019:1019:1019))
        (PORT d[6] (447:447:447) (539:539:539))
        (PORT d[7] (432:432:432) (526:526:526))
        (PORT d[8] (707:707:707) (838:838:838))
        (PORT d[9] (891:891:891) (1044:1044:1044))
        (PORT d[10] (871:871:871) (1016:1016:1016))
        (PORT d[11] (817:817:817) (961:961:961))
        (PORT d[12] (1289:1289:1289) (1492:1492:1492))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (504:504:504) (523:523:523))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2853:2853:2853))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2542:2542:2542))
        (PORT d[1] (2466:2466:2466) (2825:2825:2825))
        (PORT d[2] (3008:3008:3008) (3519:3519:3519))
        (PORT d[3] (3364:3364:3364) (3878:3878:3878))
        (PORT d[4] (3026:3026:3026) (3478:3478:3478))
        (PORT d[5] (2258:2258:2258) (2634:2634:2634))
        (PORT d[6] (3857:3857:3857) (4511:4511:4511))
        (PORT d[7] (2548:2548:2548) (2981:2981:2981))
        (PORT d[8] (2343:2343:2343) (2693:2693:2693))
        (PORT d[9] (2484:2484:2484) (2851:2851:2851))
        (PORT d[10] (2587:2587:2587) (2972:2972:2972))
        (PORT d[11] (2592:2592:2592) (3008:3008:3008))
        (PORT d[12] (1932:1932:1932) (2268:2268:2268))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1525:1525:1525))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1965:1965:1965))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2436:2436:2436))
        (PORT d[1] (1089:1089:1089) (1260:1260:1260))
        (PORT d[2] (2610:2610:2610) (3029:3029:3029))
        (PORT d[3] (1527:1527:1527) (1755:1755:1755))
        (PORT d[4] (3380:3380:3380) (3911:3911:3911))
        (PORT d[5] (925:925:925) (1079:1079:1079))
        (PORT d[6] (2204:2204:2204) (2586:2586:2586))
        (PORT d[7] (2417:2417:2417) (2790:2790:2790))
        (PORT d[8] (3229:3229:3229) (3746:3746:3746))
        (PORT d[9] (1864:1864:1864) (2188:2188:2188))
        (PORT d[10] (2212:2212:2212) (2590:2590:2590))
        (PORT d[11] (2477:2477:2477) (2925:2925:2925))
        (PORT d[12] (2783:2783:2783) (3234:3234:3234))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1533:1533:1533))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2877:2877:2877))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2976:2976:2976))
        (PORT d[1] (2625:2625:2625) (3011:3011:3011))
        (PORT d[2] (2681:2681:2681) (3151:3151:3151))
        (PORT d[3] (2677:2677:2677) (3096:3096:3096))
        (PORT d[4] (3527:3527:3527) (4009:4009:4009))
        (PORT d[5] (1948:1948:1948) (2268:2268:2268))
        (PORT d[6] (2805:2805:2805) (3281:3281:3281))
        (PORT d[7] (2935:2935:2935) (3423:3423:3423))
        (PORT d[8] (2218:2218:2218) (2558:2558:2558))
        (PORT d[9] (3258:3258:3258) (3733:3733:3733))
        (PORT d[10] (1535:1535:1535) (1782:1782:1782))
        (PORT d[11] (2569:2569:2569) (3004:3004:3004))
        (PORT d[12] (2271:2271:2271) (2658:2658:2658))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (3340:3340:3340))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (2064:2064:2064))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2326:2326:2326))
        (PORT d[1] (3134:3134:3134) (3600:3600:3600))
        (PORT d[2] (2555:2555:2555) (2984:2984:2984))
        (PORT d[3] (3898:3898:3898) (4514:4514:4514))
        (PORT d[4] (3562:3562:3562) (4125:4125:4125))
        (PORT d[5] (3196:3196:3196) (3699:3699:3699))
        (PORT d[6] (2418:2418:2418) (2835:2835:2835))
        (PORT d[7] (3111:3111:3111) (3563:3563:3563))
        (PORT d[8] (3469:3469:3469) (4004:4004:4004))
        (PORT d[9] (2477:2477:2477) (2921:2921:2921))
        (PORT d[10] (2784:2784:2784) (3229:3229:3229))
        (PORT d[11] (2305:2305:2305) (2707:2707:2707))
        (PORT d[12] (3429:3429:3429) (4001:4001:4001))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2118:2118:2118))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2691:2691:2691))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2772:2772:2772))
        (PORT d[1] (2678:2678:2678) (3076:3076:3076))
        (PORT d[2] (2645:2645:2645) (3106:3106:3106))
        (PORT d[3] (2976:2976:2976) (3427:3427:3427))
        (PORT d[4] (3351:3351:3351) (3808:3808:3808))
        (PORT d[5] (1754:1754:1754) (2045:2045:2045))
        (PORT d[6] (2824:2824:2824) (3289:3289:3289))
        (PORT d[7] (2767:2767:2767) (3234:3234:3234))
        (PORT d[8] (2034:2034:2034) (2349:2349:2349))
        (PORT d[9] (3067:3067:3067) (3516:3516:3516))
        (PORT d[10] (1515:1515:1515) (1756:1756:1756))
        (PORT d[11] (2975:2975:2975) (3468:3468:3468))
        (PORT d[12] (2126:2126:2126) (2495:2495:2495))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1867:1867:1867))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1609:1609:1609) (1879:1879:1879))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1943:1943:1943))
        (PORT d[1] (2941:2941:2941) (3377:3377:3377))
        (PORT d[2] (2559:2559:2559) (2997:2997:2997))
        (PORT d[3] (3714:3714:3714) (4306:4306:4306))
        (PORT d[4] (3765:3765:3765) (4359:4359:4359))
        (PORT d[5] (3018:3018:3018) (3500:3500:3500))
        (PORT d[6] (2231:2231:2231) (2624:2624:2624))
        (PORT d[7] (2932:2932:2932) (3360:3360:3360))
        (PORT d[8] (2698:2698:2698) (3107:3107:3107))
        (PORT d[9] (2494:2494:2494) (2930:2930:2930))
        (PORT d[10] (2611:2611:2611) (3033:3033:3033))
        (PORT d[11] (2131:2131:2131) (2512:2512:2512))
        (PORT d[12] (3254:3254:3254) (3806:3806:3806))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2138:2138:2138))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2843:2843:2843))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2456:2456:2456))
        (PORT d[1] (2420:2420:2420) (2767:2767:2767))
        (PORT d[2] (2629:2629:2629) (3088:3088:3088))
        (PORT d[3] (2984:2984:2984) (3442:3442:3442))
        (PORT d[4] (2621:2621:2621) (2994:2994:2994))
        (PORT d[5] (1922:1922:1922) (2256:2256:2256))
        (PORT d[6] (3325:3325:3325) (3828:3828:3828))
        (PORT d[7] (3058:3058:3058) (3548:3548:3548))
        (PORT d[8] (1610:1610:1610) (1854:1854:1854))
        (PORT d[9] (3502:3502:3502) (4011:4011:4011))
        (PORT d[10] (2184:2184:2184) (2507:2507:2507))
        (PORT d[11] (2067:2067:2067) (2416:2416:2416))
        (PORT d[12] (2066:2066:2066) (2418:2418:2418))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1895:1895:1895))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1568:1568:1568))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1747:1747:1747) (2036:2036:2036))
        (PORT d[1] (2068:2068:2068) (2360:2360:2360))
        (PORT d[2] (2979:2979:2979) (3450:3450:3450))
        (PORT d[3] (1327:1327:1327) (1529:1529:1529))
        (PORT d[4] (3726:3726:3726) (4305:4305:4305))
        (PORT d[5] (1287:1287:1287) (1490:1490:1490))
        (PORT d[6] (1849:1849:1849) (2189:2189:2189))
        (PORT d[7] (2056:2056:2056) (2380:2380:2380))
        (PORT d[8] (3339:3339:3339) (3849:3849:3849))
        (PORT d[9] (2408:2408:2408) (2793:2793:2793))
        (PORT d[10] (1835:1835:1835) (2153:2153:2153))
        (PORT d[11] (2402:2402:2402) (2791:2791:2791))
        (PORT d[12] (2429:2429:2429) (2831:2831:2831))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1375:1375:1375))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2647:2647:2647))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2290:2290:2290))
        (PORT d[1] (2225:2225:2225) (2552:2552:2552))
        (PORT d[2] (2444:2444:2444) (2868:2868:2868))
        (PORT d[3] (2798:2798:2798) (3230:3230:3230))
        (PORT d[4] (2439:2439:2439) (2784:2784:2784))
        (PORT d[5] (1731:1731:1731) (2036:2036:2036))
        (PORT d[6] (3180:3180:3180) (3666:3666:3666))
        (PORT d[7] (2354:2354:2354) (2757:2757:2757))
        (PORT d[8] (1546:1546:1546) (1791:1791:1791))
        (PORT d[9] (2331:2331:2331) (2650:2650:2650))
        (PORT d[10] (2012:2012:2012) (2308:2308:2308))
        (PORT d[11] (2065:2065:2065) (2411:2411:2411))
        (PORT d[12] (2248:2248:2248) (2616:2616:2616))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1922:1922:1922))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2347:2347:2347) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1627:1627:1627))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (2099:2099:2099))
        (PORT d[1] (1897:1897:1897) (2172:2172:2172))
        (PORT d[2] (3162:3162:3162) (3659:3659:3659))
        (PORT d[3] (4158:4158:4158) (4775:4775:4775))
        (PORT d[4] (3550:3550:3550) (4108:4108:4108))
        (PORT d[5] (2209:2209:2209) (2588:2588:2588))
        (PORT d[6] (1831:1831:1831) (2166:2166:2166))
        (PORT d[7] (1869:1869:1869) (2163:2163:2163))
        (PORT d[8] (3200:3200:3200) (3705:3705:3705))
        (PORT d[9] (2240:2240:2240) (2607:2607:2607))
        (PORT d[10] (1709:1709:1709) (2011:2011:2011))
        (PORT d[11] (2339:2339:2339) (2719:2719:2719))
        (PORT d[12] (2395:2395:2395) (2788:2788:2788))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1534:1534:1534))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2610:2610:2610))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (2083:2083:2083))
        (PORT d[1] (3414:3414:3414) (3894:3894:3894))
        (PORT d[2] (2243:2243:2243) (2646:2646:2646))
        (PORT d[3] (2581:2581:2581) (2976:2976:2976))
        (PORT d[4] (2096:2096:2096) (2400:2400:2400))
        (PORT d[5] (1546:1546:1546) (1822:1822:1822))
        (PORT d[6] (2998:2998:2998) (3461:3461:3461))
        (PORT d[7] (2545:2545:2545) (2973:2973:2973))
        (PORT d[8] (1415:1415:1415) (1633:1633:1633))
        (PORT d[9] (2163:2163:2163) (2466:2466:2466))
        (PORT d[10] (2318:2318:2318) (2702:2702:2702))
        (PORT d[11] (2665:2665:2665) (3112:3112:3112))
        (PORT d[12] (2458:2458:2458) (2860:2860:2860))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1278:1278:1278))
        (PORT clk (1308:1308:1308) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2349:2349:2349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (2041:2041:2041))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1602:1602:1602) (1878:1878:1878))
        (PORT d[1] (1757:1757:1757) (2015:2015:2015))
        (PORT d[2] (2868:2868:2868) (3329:3329:3329))
        (PORT d[3] (4000:4000:4000) (4601:4601:4601))
        (PORT d[4] (3361:3361:3361) (3891:3891:3891))
        (PORT d[5] (2035:2035:2035) (2390:2390:2390))
        (PORT d[6] (1663:1663:1663) (1979:1979:1979))
        (PORT d[7] (1719:1719:1719) (1989:1989:1989))
        (PORT d[8] (3016:3016:3016) (3497:3497:3497))
        (PORT d[9] (2056:2056:2056) (2399:2399:2399))
        (PORT d[10] (1826:1826:1826) (2142:2142:2142))
        (PORT d[11] (1901:1901:1901) (2224:2224:2224))
        (PORT d[12] (2057:2057:2057) (2400:2400:2400))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (1967:1967:1967))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3144:3144:3144))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1932:1932:1932))
        (PORT d[1] (2082:2082:2082) (2366:2366:2366))
        (PORT d[2] (3332:3332:3332) (3876:3876:3876))
        (PORT d[3] (2886:2886:2886) (3323:3323:3323))
        (PORT d[4] (2138:2138:2138) (2454:2454:2454))
        (PORT d[5] (912:912:912) (1069:1069:1069))
        (PORT d[6] (2577:2577:2577) (3001:3001:3001))
        (PORT d[7] (3370:3370:3370) (3917:3917:3917))
        (PORT d[8] (1599:1599:1599) (1853:1853:1853))
        (PORT d[9] (1279:1279:1279) (1455:1455:1455))
        (PORT d[10] (1695:1695:1695) (1945:1945:1945))
        (PORT d[11] (2026:2026:2026) (2368:2368:2368))
        (PORT d[12] (1994:1994:1994) (2339:2339:2339))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1763:1763:1763))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1179:1179:1179))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (1987:1987:1987))
        (PORT d[1] (4186:4186:4186) (4794:4794:4794))
        (PORT d[2] (1105:1105:1105) (1284:1284:1284))
        (PORT d[3] (1464:1464:1464) (1688:1688:1688))
        (PORT d[4] (2248:2248:2248) (2600:2600:2600))
        (PORT d[5] (2009:2009:2009) (2355:2355:2355))
        (PORT d[6] (2766:2766:2766) (3251:3251:3251))
        (PORT d[7] (793:793:793) (939:939:939))
        (PORT d[8] (1091:1091:1091) (1277:1277:1277))
        (PORT d[9] (880:880:880) (1027:1027:1027))
        (PORT d[10] (1203:1203:1203) (1393:1393:1393))
        (PORT d[11] (2072:2072:2072) (2424:2424:2424))
        (PORT d[12] (1097:1097:1097) (1271:1271:1271))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1453:1453:1453))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2836:2836:2836) (3314:3314:3314))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2385:2385:2385))
        (PORT d[1] (3029:3029:3029) (3444:3444:3444))
        (PORT d[2] (1999:1999:1999) (2335:2335:2335))
        (PORT d[3] (2076:2076:2076) (2407:2407:2407))
        (PORT d[4] (2195:2195:2195) (2485:2485:2485))
        (PORT d[5] (2072:2072:2072) (2415:2415:2415))
        (PORT d[6] (1859:1859:1859) (2135:2135:2135))
        (PORT d[7] (2164:2164:2164) (2495:2495:2495))
        (PORT d[8] (3268:3268:3268) (3770:3770:3770))
        (PORT d[9] (3386:3386:3386) (3874:3874:3874))
        (PORT d[10] (2269:2269:2269) (2629:2629:2629))
        (PORT d[11] (2950:2950:2950) (3403:3403:3403))
        (PORT d[12] (2149:2149:2149) (2454:2454:2454))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1593:1593:1593))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2131:2131:2131))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2602:2602:2602) (3054:3054:3054))
        (PORT d[1] (2570:2570:2570) (2897:2897:2897))
        (PORT d[2] (1853:1853:1853) (2149:2149:2149))
        (PORT d[3] (1649:1649:1649) (1861:1861:1861))
        (PORT d[4] (3570:3570:3570) (4086:4086:4086))
        (PORT d[5] (1743:1743:1743) (2046:2046:2046))
        (PORT d[6] (1212:1212:1212) (1442:1442:1442))
        (PORT d[7] (2407:2407:2407) (2740:2740:2740))
        (PORT d[8] (2899:2899:2899) (3351:3351:3351))
        (PORT d[9] (2675:2675:2675) (3094:3094:3094))
        (PORT d[10] (1894:1894:1894) (2227:2227:2227))
        (PORT d[11] (2490:2490:2490) (2918:2918:2918))
        (PORT d[12] (2147:2147:2147) (2510:2510:2510))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1825:1825:1825))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2909:2909:2909) (3409:3409:3409))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2258:2258:2258) (2592:2592:2592))
        (PORT d[1] (3379:3379:3379) (3835:3835:3835))
        (PORT d[2] (1779:1779:1779) (2080:2080:2080))
        (PORT d[3] (2267:2267:2267) (2626:2626:2626))
        (PORT d[4] (2377:2377:2377) (2693:2693:2693))
        (PORT d[5] (1162:1162:1162) (1377:1377:1377))
        (PORT d[6] (2052:2052:2052) (2358:2358:2358))
        (PORT d[7] (2521:2521:2521) (2907:2907:2907))
        (PORT d[8] (3447:3447:3447) (3977:3977:3977))
        (PORT d[9] (2543:2543:2543) (2923:2923:2923))
        (PORT d[10] (2303:2303:2303) (2672:2672:2672))
        (PORT d[11] (2081:2081:2081) (2405:2405:2405))
        (PORT d[12] (1661:1661:1661) (1919:1919:1919))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1992:1992:1992))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2090:2090:2090))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2842:2842:2842))
        (PORT d[1] (2736:2736:2736) (3081:3081:3081))
        (PORT d[2] (2039:2039:2039) (2361:2361:2361))
        (PORT d[3] (2307:2307:2307) (2628:2628:2628))
        (PORT d[4] (3358:3358:3358) (3873:3873:3873))
        (PORT d[5] (1383:1383:1383) (1618:1618:1618))
        (PORT d[6] (1385:1385:1385) (1636:1636:1636))
        (PORT d[7] (2596:2596:2596) (2955:2955:2955))
        (PORT d[8] (2732:2732:2732) (3162:3162:3162))
        (PORT d[9] (2849:2849:2849) (3292:3292:3292))
        (PORT d[10] (2059:2059:2059) (2407:2407:2407))
        (PORT d[11] (2996:2996:2996) (3524:3524:3524))
        (PORT d[12] (2335:2335:2335) (2720:2720:2720))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1930:1930:1930))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2467:2467:2467))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2757:2757:2757))
        (PORT d[1] (2660:2660:2660) (3039:3039:3039))
        (PORT d[2] (2769:2769:2769) (3238:3238:3238))
        (PORT d[3] (2804:2804:2804) (3234:3234:3234))
        (PORT d[4] (3163:3163:3163) (3593:3593:3593))
        (PORT d[5] (1567:1567:1567) (1844:1844:1844))
        (PORT d[6] (2783:2783:2783) (3233:3233:3233))
        (PORT d[7] (2866:2866:2866) (3342:3342:3342))
        (PORT d[8] (1833:1833:1833) (2117:2117:2117))
        (PORT d[9] (2688:2688:2688) (3076:3076:3076))
        (PORT d[10] (1525:1525:1525) (1768:1768:1768))
        (PORT d[11] (2803:2803:2803) (3273:3273:3273))
        (PORT d[12] (2419:2419:2419) (2833:2833:2833))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1788:1788:1788))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2377:2377:2377) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1798:1798:1798))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2484:2484:2484))
        (PORT d[1] (2570:2570:2570) (2952:2952:2952))
        (PORT d[2] (2555:2555:2555) (2987:2987:2987))
        (PORT d[3] (3707:3707:3707) (4285:4285:4285))
        (PORT d[4] (3568:3568:3568) (4111:4111:4111))
        (PORT d[5] (2581:2581:2581) (3008:3008:3008))
        (PORT d[6] (2050:2050:2050) (2421:2421:2421))
        (PORT d[7] (2750:2750:2750) (3155:3155:3155))
        (PORT d[8] (2521:2521:2521) (2904:2904:2904))
        (PORT d[9] (2223:2223:2223) (2592:2592:2592))
        (PORT d[10] (2425:2425:2425) (2818:2818:2818))
        (PORT d[11] (1942:1942:1942) (2299:2299:2299))
        (PORT d[12] (3078:3078:3078) (3608:3608:3608))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2002:2002:2002))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2764:2764:2764) (3214:3214:3214))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2934:2934:2934))
        (PORT d[1] (2564:2564:2564) (2928:2928:2928))
        (PORT d[2] (2451:2451:2451) (2873:2873:2873))
        (PORT d[3] (2066:2066:2066) (2386:2386:2386))
        (PORT d[4] (2634:2634:2634) (3015:3015:3015))
        (PORT d[5] (1357:1357:1357) (1595:1595:1595))
        (PORT d[6] (2188:2188:2188) (2546:2546:2546))
        (PORT d[7] (2564:2564:2564) (2993:2993:2993))
        (PORT d[8] (1810:1810:1810) (2088:2088:2088))
        (PORT d[9] (2575:2575:2575) (2942:2942:2942))
        (PORT d[10] (2157:2157:2157) (2512:2512:2512))
        (PORT d[11] (2290:2290:2290) (2675:2675:2675))
        (PORT d[12] (2427:2427:2427) (2817:2817:2817))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1981:1981:1981))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2047:2047:2047))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (2111:2111:2111))
        (PORT d[1] (3627:3627:3627) (4151:4151:4151))
        (PORT d[2] (2478:2478:2478) (2886:2886:2886))
        (PORT d[3] (3251:3251:3251) (3735:3735:3735))
        (PORT d[4] (2678:2678:2678) (3103:3103:3103))
        (PORT d[5] (2142:2142:2142) (2514:2514:2514))
        (PORT d[6] (1863:1863:1863) (2205:2205:2205))
        (PORT d[7] (2255:2255:2255) (2611:2611:2611))
        (PORT d[8] (2414:2414:2414) (2791:2791:2791))
        (PORT d[9] (1764:1764:1764) (2056:2056:2056))
        (PORT d[10] (1907:1907:1907) (2233:2233:2233))
        (PORT d[11] (1553:1553:1553) (1821:1821:1821))
        (PORT d[12] (1764:1764:1764) (2062:2062:2062))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2521:2521:2521))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2357:2357:2357) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2818:2818:2818) (3277:3277:3277))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2494:2494:2494) (2896:2896:2896))
        (PORT d[1] (2852:2852:2852) (3264:3264:3264))
        (PORT d[2] (2571:2571:2571) (3010:3010:3010))
        (PORT d[3] (2040:2040:2040) (2350:2350:2350))
        (PORT d[4] (2807:2807:2807) (3220:3220:3220))
        (PORT d[5] (1553:1553:1553) (1826:1826:1826))
        (PORT d[6] (2198:2198:2198) (2556:2556:2556))
        (PORT d[7] (3066:3066:3066) (3555:3555:3555))
        (PORT d[8] (2018:2018:2018) (2339:2339:2339))
        (PORT d[9] (2532:2532:2532) (2911:2911:2911))
        (PORT d[10] (2291:2291:2291) (2638:2638:2638))
        (PORT d[11] (2573:2573:2573) (2994:2994:2994))
        (PORT d[12] (2494:2494:2494) (2852:2852:2852))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (2047:2047:2047))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (2276:2276:2276))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2360:2360:2360))
        (PORT d[1] (3422:3422:3422) (3921:3921:3921))
        (PORT d[2] (2435:2435:2435) (2847:2847:2847))
        (PORT d[3] (1812:1812:1812) (2085:2085:2085))
        (PORT d[4] (2610:2610:2610) (3013:3013:3013))
        (PORT d[5] (2064:2064:2064) (2431:2431:2431))
        (PORT d[6] (1808:1808:1808) (2145:2145:2145))
        (PORT d[7] (1657:1657:1657) (1911:1911:1911))
        (PORT d[8] (2397:2397:2397) (2779:2779:2779))
        (PORT d[9] (1734:1734:1734) (2013:2013:2013))
        (PORT d[10] (2441:2441:2441) (2857:2857:2857))
        (PORT d[11] (1792:1792:1792) (2121:2121:2121))
        (PORT d[12] (1919:1919:1919) (2236:2236:2236))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1508:1508:1508))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2812:2812:2812) (3281:3281:3281))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1752:1752:1752))
        (PORT d[1] (3279:3279:3279) (3773:3773:3773))
        (PORT d[2] (3152:3152:3152) (3671:3671:3671))
        (PORT d[3] (2023:2023:2023) (2326:2326:2326))
        (PORT d[4] (1794:1794:1794) (2065:2065:2065))
        (PORT d[5] (1089:1089:1089) (1269:1269:1269))
        (PORT d[6] (2197:2197:2197) (2554:2554:2554))
        (PORT d[7] (3183:3183:3183) (3706:3706:3706))
        (PORT d[8] (1165:1165:1165) (1331:1331:1331))
        (PORT d[9] (2688:2688:2688) (3081:3081:3081))
        (PORT d[10] (1503:1503:1503) (1725:1725:1725))
        (PORT d[11] (1861:1861:1861) (2170:2170:2170))
        (PORT d[12] (3053:3053:3053) (3493:3493:3493))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1575:1575:1575))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1344:1344:1344))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2903:2903:2903))
        (PORT d[1] (3999:3999:3999) (4580:4580:4580))
        (PORT d[2] (1600:1600:1600) (1844:1844:1844))
        (PORT d[3] (1266:1266:1266) (1454:1454:1454))
        (PORT d[4] (2809:2809:2809) (3247:3247:3247))
        (PORT d[5] (1820:1820:1820) (2140:2140:2140))
        (PORT d[6] (2548:2548:2548) (2992:2992:2992))
        (PORT d[7] (1147:1147:1147) (1343:1343:1343))
        (PORT d[8] (3326:3326:3326) (3853:3853:3853))
        (PORT d[9] (1066:1066:1066) (1244:1244:1244))
        (PORT d[10] (1158:1158:1158) (1338:1338:1338))
        (PORT d[11] (909:909:909) (1082:1082:1082))
        (PORT d[12] (2091:2091:2091) (2434:2434:2434))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1521:1521:1521))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (3319:3319:3319))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1488:1488:1488))
        (PORT d[1] (2306:2306:2306) (2589:2589:2589))
        (PORT d[2] (2468:2468:2468) (2886:2886:2886))
        (PORT d[3] (2158:2158:2158) (2477:2477:2477))
        (PORT d[4] (1324:1324:1324) (1514:1514:1514))
        (PORT d[5] (1711:1711:1711) (1994:1994:1994))
        (PORT d[6] (2243:2243:2243) (2601:2601:2601))
        (PORT d[7] (2545:2545:2545) (2952:2952:2952))
        (PORT d[8] (1608:1608:1608) (1826:1826:1826))
        (PORT d[9] (2493:2493:2493) (2850:2850:2850))
        (PORT d[10] (2750:2750:2750) (3186:3186:3186))
        (PORT d[11] (2768:2768:2768) (3214:3214:3214))
        (PORT d[12] (1743:1743:1743) (1966:1966:1966))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1792:1792:1792))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1628:1628:1628))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (2392:2392:2392))
        (PORT d[1] (1711:1711:1711) (1929:1929:1929))
        (PORT d[2] (1539:1539:1539) (1766:1766:1766))
        (PORT d[3] (1416:1416:1416) (1628:1628:1628))
        (PORT d[4] (1775:1775:1775) (2030:2030:2030))
        (PORT d[5] (1667:1667:1667) (1946:1946:1946))
        (PORT d[6] (2717:2717:2717) (3171:3171:3171))
        (PORT d[7] (1841:1841:1841) (2112:2112:2112))
        (PORT d[8] (1752:1752:1752) (2008:2008:2008))
        (PORT d[9] (1657:1657:1657) (1892:1892:1892))
        (PORT d[10] (1737:1737:1737) (2045:2045:2045))
        (PORT d[11] (1211:1211:1211) (1448:1448:1448))
        (PORT d[12] (1557:1557:1557) (1785:1785:1785))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1332:1332:1332))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2367:2367:2367) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (3454:3454:3454))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (3067:3067:3067))
        (PORT d[1] (2710:2710:2710) (3125:3125:3125))
        (PORT d[2] (2583:2583:2583) (3023:3023:3023))
        (PORT d[3] (1879:1879:1879) (2171:2171:2171))
        (PORT d[4] (2980:2980:2980) (3415:3415:3415))
        (PORT d[5] (1573:1573:1573) (1854:1854:1854))
        (PORT d[6] (2182:2182:2182) (2536:2536:2536))
        (PORT d[7] (3081:3081:3081) (3573:3573:3573))
        (PORT d[8] (2176:2176:2176) (2517:2517:2517))
        (PORT d[9] (2369:2369:2369) (2729:2729:2729))
        (PORT d[10] (2298:2298:2298) (2647:2647:2647))
        (PORT d[11] (2604:2604:2604) (3042:3042:3042))
        (PORT d[12] (2518:2518:2518) (2887:2887:2887))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2989:2989:2989))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2261:2261:2261))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2331:2331:2331))
        (PORT d[1] (3276:3276:3276) (3756:3756:3756))
        (PORT d[2] (2767:2767:2767) (3214:3214:3214))
        (PORT d[3] (1826:1826:1826) (2104:2104:2104))
        (PORT d[4] (2943:2943:2943) (3390:3390:3390))
        (PORT d[5] (2197:2197:2197) (2574:2574:2574))
        (PORT d[6] (1978:1978:1978) (2342:2342:2342))
        (PORT d[7] (1661:1661:1661) (1917:1917:1917))
        (PORT d[8] (2384:2384:2384) (2760:2760:2760))
        (PORT d[9] (1748:1748:1748) (2030:2030:2030))
        (PORT d[10] (2452:2452:2452) (2872:2872:2872))
        (PORT d[11] (1257:1257:1257) (1479:1479:1479))
        (PORT d[12] (1943:1943:1943) (2266:2266:2266))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1897:1897:1897))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3303:3303:3303))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2881:2881:2881))
        (PORT d[1] (2708:2708:2708) (3114:3114:3114))
        (PORT d[2] (2403:2403:2403) (2820:2820:2820))
        (PORT d[3] (1897:1897:1897) (2193:2193:2193))
        (PORT d[4] (2952:2952:2952) (3373:3373:3373))
        (PORT d[5] (1552:1552:1552) (1831:1831:1831))
        (PORT d[6] (2094:2094:2094) (2424:2424:2424))
        (PORT d[7] (2921:2921:2921) (3390:3390:3390))
        (PORT d[8] (2004:2004:2004) (2319:2319:2319))
        (PORT d[9] (2539:2539:2539) (2918:2918:2918))
        (PORT d[10] (2277:2277:2277) (2623:2623:2623))
        (PORT d[11] (2435:2435:2435) (2851:2851:2851))
        (PORT d[12] (2348:2348:2348) (2698:2698:2698))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2226:2226:2226))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2067:2067:2067))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2528:2528:2528))
        (PORT d[1] (3570:3570:3570) (4076:4076:4076))
        (PORT d[2] (2586:2586:2586) (3008:3008:3008))
        (PORT d[3] (1801:1801:1801) (2066:2066:2066))
        (PORT d[4] (2621:2621:2621) (3031:3031:3031))
        (PORT d[5] (2042:2042:2042) (2402:2402:2402))
        (PORT d[6] (1820:1820:1820) (2163:2163:2163))
        (PORT d[7] (2470:2470:2470) (2875:2875:2875))
        (PORT d[8] (2445:2445:2445) (2807:2807:2807))
        (PORT d[9] (1582:1582:1582) (1840:1840:1840))
        (PORT d[10] (2417:2417:2417) (2827:2827:2827))
        (PORT d[11] (1794:1794:1794) (2127:2127:2127))
        (PORT d[12] (1748:1748:1748) (2045:2045:2045))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2622:2622:2622))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (3465:3465:3465))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2493:2493:2493) (2893:2893:2893))
        (PORT d[1] (2719:2719:2719) (3132:3132:3132))
        (PORT d[2] (2591:2591:2591) (3032:3032:3032))
        (PORT d[3] (2031:2031:2031) (2346:2346:2346))
        (PORT d[4] (2992:2992:2992) (3429:3429:3429))
        (PORT d[5] (1561:1561:1561) (1836:1836:1836))
        (PORT d[6] (2183:2183:2183) (2542:2542:2542))
        (PORT d[7] (3088:3088:3088) (3581:3581:3581))
        (PORT d[8] (2164:2164:2164) (2499:2499:2499))
        (PORT d[9] (2355:2355:2355) (2708:2708:2708))
        (PORT d[10] (2312:2312:2312) (2667:2667:2667))
        (PORT d[11] (2611:2611:2611) (3050:3050:3050))
        (PORT d[12] (2525:2525:2525) (2895:2895:2895))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1850:1850:1850))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2283:2283:2283))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2320:2320:2320))
        (PORT d[1] (3425:3425:3425) (3928:3928:3928))
        (PORT d[2] (2774:2774:2774) (3223:3223:3223))
        (PORT d[3] (1795:1795:1795) (2063:2063:2063))
        (PORT d[4] (2933:2933:2933) (3377:3377:3377))
        (PORT d[5] (2382:2382:2382) (2792:2792:2792))
        (PORT d[6] (1993:1993:1993) (2360:2360:2360))
        (PORT d[7] (2608:2608:2608) (3029:3029:3029))
        (PORT d[8] (2310:2310:2310) (2657:2657:2657))
        (PORT d[9] (1766:1766:1766) (2052:2052:2052))
        (PORT d[10] (2440:2440:2440) (2853:2853:2853))
        (PORT d[11] (1798:1798:1798) (2127:2127:2127))
        (PORT d[12] (1953:1953:1953) (2279:2279:2279))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1980:1980:1980))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2988:2988:2988) (3482:3482:3482))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (3088:3088:3088))
        (PORT d[1] (2733:2733:2733) (3148:3148:3148))
        (PORT d[2] (2592:2592:2592) (3032:3032:3032))
        (PORT d[3] (1860:1860:1860) (2159:2159:2159))
        (PORT d[4] (2999:2999:2999) (3436:3436:3436))
        (PORT d[5] (1731:1731:1731) (2032:2032:2032))
        (PORT d[6] (2177:2177:2177) (2542:2542:2542))
        (PORT d[7] (3075:3075:3075) (3562:3562:3562))
        (PORT d[8] (2172:2172:2172) (2505:2505:2505))
        (PORT d[9] (2360:2360:2360) (2720:2720:2720))
        (PORT d[10] (2473:2473:2473) (2849:2849:2849))
        (PORT d[11] (2625:2625:2625) (3070:3070:3070))
        (PORT d[12] (2526:2526:2526) (2896:2896:2896))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1780:1780:1780))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2284:2284:2284))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (2131:2131:2131))
        (PORT d[1] (3446:3446:3446) (3950:3950:3950))
        (PORT d[2] (2786:2786:2786) (3239:3239:3239))
        (PORT d[3] (1820:1820:1820) (2098:2098:2098))
        (PORT d[4] (2446:2446:2446) (2835:2835:2835))
        (PORT d[5] (2221:2221:2221) (2605:2605:2605))
        (PORT d[6] (2012:2012:2012) (2383:2383:2383))
        (PORT d[7] (2609:2609:2609) (3030:3030:3030))
        (PORT d[8] (2579:2579:2579) (2988:2988:2988))
        (PORT d[9] (1757:1757:1757) (2039:2039:2039))
        (PORT d[10] (2809:2809:2809) (3279:3279:3279))
        (PORT d[11] (1366:1366:1366) (1616:1616:1616))
        (PORT d[12] (1941:1941:1941) (2260:2260:2260))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1612:1612:1612))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3681:3681:3681))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (3283:3283:3283))
        (PORT d[1] (2923:2923:2923) (3366:3366:3366))
        (PORT d[2] (2779:2779:2779) (3246:3246:3246))
        (PORT d[3] (2041:2041:2041) (2364:2364:2364))
        (PORT d[4] (1816:1816:1816) (2090:2090:2090))
        (PORT d[5] (1439:1439:1439) (1710:1710:1710))
        (PORT d[6] (2552:2552:2552) (2971:2971:2971))
        (PORT d[7] (2822:2822:2822) (3292:3292:3292))
        (PORT d[8] (2537:2537:2537) (2927:2927:2927))
        (PORT d[9] (2602:2602:2602) (2991:2991:2991))
        (PORT d[10] (2814:2814:2814) (3235:3235:3235))
        (PORT d[11] (2791:2791:2791) (3253:3253:3253))
        (PORT d[12] (2870:2870:2870) (3287:3287:3287))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1935:1935:1935))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1708:1708:1708))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2665:2665:2665))
        (PORT d[1] (3610:3610:3610) (4133:4133:4133))
        (PORT d[2] (2948:2948:2948) (3416:3416:3416))
        (PORT d[3] (1459:1459:1459) (1686:1686:1686))
        (PORT d[4] (2603:2603:2603) (3012:3012:3012))
        (PORT d[5] (2391:2391:2391) (2795:2795:2795))
        (PORT d[6] (2183:2183:2183) (2579:2579:2579))
        (PORT d[7] (2780:2780:2780) (3221:3221:3221))
        (PORT d[8] (2770:2770:2770) (3208:3208:3208))
        (PORT d[9] (1448:1448:1448) (1677:1677:1677))
        (PORT d[10] (1376:1376:1376) (1590:1590:1590))
        (PORT d[11] (933:933:933) (1108:1108:1108))
        (PORT d[12] (1733:1733:1733) (2035:2035:2035))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1765:1765:1765))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3873:3873:3873))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1507:1507:1507))
        (PORT d[1] (3112:3112:3112) (3584:3584:3584))
        (PORT d[2] (2966:2966:2966) (3459:3459:3459))
        (PORT d[3] (2227:2227:2227) (2572:2572:2572))
        (PORT d[4] (1621:1621:1621) (1868:1868:1868))
        (PORT d[5] (1628:1628:1628) (1927:1927:1927))
        (PORT d[6] (2548:2548:2548) (2965:2965:2965))
        (PORT d[7] (3078:3078:3078) (3571:3571:3571))
        (PORT d[8] (2721:2721:2721) (3139:3139:3139))
        (PORT d[9] (2530:2530:2530) (2910:2910:2910))
        (PORT d[10] (1513:1513:1513) (1734:1734:1734))
        (PORT d[11] (3127:3127:3127) (3627:3627:3627))
        (PORT d[12] (2873:2873:2873) (3291:3291:3291))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1767:1767:1767))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1539:1539:1539))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2878:2878:2878))
        (PORT d[1] (3819:3819:3819) (4376:4376:4376))
        (PORT d[2] (3141:3141:3141) (3639:3639:3639))
        (PORT d[3] (1286:1286:1286) (1481:1481:1481))
        (PORT d[4] (2433:2433:2433) (2821:2821:2821))
        (PORT d[5] (1810:1810:1810) (2133:2133:2133))
        (PORT d[6] (2381:2381:2381) (2803:2803:2803))
        (PORT d[7] (1311:1311:1311) (1531:1531:1531))
        (PORT d[8] (1976:1976:1976) (2282:2282:2282))
        (PORT d[9] (1253:1253:1253) (1457:1457:1457))
        (PORT d[10] (1587:1587:1587) (1844:1844:1844))
        (PORT d[11] (1730:1730:1730) (2038:2038:2038))
        (PORT d[12] (1914:1914:1914) (2237:2237:2237))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1819:1819:1819))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2902:2902:2902) (3393:3393:3393))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2347:2347:2347))
        (PORT d[1] (3009:3009:3009) (3440:3440:3440))
        (PORT d[2] (2009:2009:2009) (2352:2352:2352))
        (PORT d[3] (2049:2049:2049) (2354:2354:2354))
        (PORT d[4] (2558:2558:2558) (2915:2915:2915))
        (PORT d[5] (1521:1521:1521) (1778:1778:1778))
        (PORT d[6] (1748:1748:1748) (2017:2017:2017))
        (PORT d[7] (2428:2428:2428) (2821:2821:2821))
        (PORT d[8] (3237:3237:3237) (3725:3725:3725))
        (PORT d[9] (2632:2632:2632) (3017:3017:3017))
        (PORT d[10] (2496:2496:2496) (2891:2891:2891))
        (PORT d[11] (1951:1951:1951) (2264:2264:2264))
        (PORT d[12] (2213:2213:2213) (2540:2540:2540))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2116:2116:2116))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2387:2387:2387))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2877:2877:2877))
        (PORT d[1] (3185:3185:3185) (3644:3644:3644))
        (PORT d[2] (2023:2023:2023) (2335:2335:2335))
        (PORT d[3] (2609:2609:2609) (2979:2979:2979))
        (PORT d[4] (2693:2693:2693) (3101:3101:3101))
        (PORT d[5] (2190:2190:2190) (2560:2560:2560))
        (PORT d[6] (1404:1404:1404) (1664:1664:1664))
        (PORT d[7] (2604:2604:2604) (2968:2968:2968))
        (PORT d[8] (3478:3478:3478) (4039:4039:4039))
        (PORT d[9] (1778:1778:1778) (2079:2079:2079))
        (PORT d[10] (2512:2512:2512) (2945:2945:2945))
        (PORT d[11] (1584:1584:1584) (1882:1882:1882))
        (PORT d[12] (1788:1788:1788) (2095:2095:2095))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2210:2210:2210))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (3040:3040:3040))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (3140:3140:3140))
        (PORT d[1] (2745:2745:2745) (3134:3134:3134))
        (PORT d[2] (2430:2430:2430) (2839:2839:2839))
        (PORT d[3] (1884:1884:1884) (2180:2180:2180))
        (PORT d[4] (2469:2469:2469) (2830:2830:2830))
        (PORT d[5] (1369:1369:1369) (1619:1619:1619))
        (PORT d[6] (2369:2369:2369) (2753:2753:2753))
        (PORT d[7] (2539:2539:2539) (2964:2964:2964))
        (PORT d[8] (2120:2120:2120) (2433:2433:2433))
        (PORT d[9] (2753:2753:2753) (3147:3147:3147))
        (PORT d[10] (1954:1954:1954) (2275:2275:2275))
        (PORT d[11] (2264:2264:2264) (2645:2645:2645))
        (PORT d[12] (2620:2620:2620) (3033:3033:3033))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2452:2452:2452))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2229:2229:2229))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1889:1889:1889))
        (PORT d[1] (3760:3760:3760) (4300:4300:4300))
        (PORT d[2] (2497:2497:2497) (2908:2908:2908))
        (PORT d[3] (3437:3437:3437) (3955:3955:3955))
        (PORT d[4] (2626:2626:2626) (3044:3044:3044))
        (PORT d[5] (2350:2350:2350) (2753:2753:2753))
        (PORT d[6] (2043:2043:2043) (2408:2408:2408))
        (PORT d[7] (2447:2447:2447) (2828:2828:2828))
        (PORT d[8] (2625:2625:2625) (3041:3041:3041))
        (PORT d[9] (1839:1839:1839) (2149:2149:2149))
        (PORT d[10] (2212:2212:2212) (2571:2571:2571))
        (PORT d[11] (1524:1524:1524) (1796:1796:1796))
        (PORT d[12] (2104:2104:2104) (2448:2448:2448))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2354:2354:2354))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2384:2384:2384))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2202:2202:2202))
        (PORT d[1] (3426:3426:3426) (3932:3932:3932))
        (PORT d[2] (1876:1876:1876) (2175:2175:2175))
        (PORT d[3] (2798:2798:2798) (3245:3245:3245))
        (PORT d[4] (3598:3598:3598) (4111:4111:4111))
        (PORT d[5] (1711:1711:1711) (2003:2003:2003))
        (PORT d[6] (3414:3414:3414) (3971:3971:3971))
        (PORT d[7] (2218:2218:2218) (2538:2538:2538))
        (PORT d[8] (2930:2930:2930) (3414:3414:3414))
        (PORT d[9] (2965:2965:2965) (3426:3426:3426))
        (PORT d[10] (2041:2041:2041) (2380:2380:2380))
        (PORT d[11] (1792:1792:1792) (2093:2093:2093))
        (PORT d[12] (1711:1711:1711) (1968:1968:1968))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1579:1579:1579))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2325:2325:2325) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2627:2627:2627))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (3061:3061:3061))
        (PORT d[1] (3132:3132:3132) (3567:3567:3567))
        (PORT d[2] (2004:2004:2004) (2323:2323:2323))
        (PORT d[3] (2874:2874:2874) (3300:3300:3300))
        (PORT d[4] (2826:2826:2826) (3271:3271:3271))
        (PORT d[5] (1990:1990:1990) (2319:2319:2319))
        (PORT d[6] (1539:1539:1539) (1808:1808:1808))
        (PORT d[7] (3052:3052:3052) (3505:3505:3505))
        (PORT d[8] (3122:3122:3122) (3620:3620:3620))
        (PORT d[9] (3053:3053:3053) (3526:3526:3526))
        (PORT d[10] (2139:2139:2139) (2510:2510:2510))
        (PORT d[11] (3048:3048:3048) (3600:3600:3600))
        (PORT d[12] (3244:3244:3244) (3744:3744:3744))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2118:2118:2118))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2326:2326:2326) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1476:1476:1476))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1134:1134:1134))
        (PORT d[1] (1326:1326:1326) (1498:1498:1498))
        (PORT d[2] (1942:1942:1942) (2271:2271:2271))
        (PORT d[3] (3604:3604:3604) (4175:4175:4175))
        (PORT d[4] (929:929:929) (1054:1054:1054))
        (PORT d[5] (2555:2555:2555) (2999:2999:2999))
        (PORT d[6] (800:800:800) (915:915:915))
        (PORT d[7] (3026:3026:3026) (3481:3481:3481))
        (PORT d[8] (3538:3538:3538) (4116:4116:4116))
        (PORT d[9] (3352:3352:3352) (3865:3865:3865))
        (PORT d[10] (1146:1146:1146) (1306:1306:1306))
        (PORT d[11] (1838:1838:1838) (2134:2134:2134))
        (PORT d[12] (975:975:975) (1105:1105:1105))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1366:1366:1366))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2912:2912:2912))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2644:2644:2644))
        (PORT d[1] (988:988:988) (1133:1133:1133))
        (PORT d[2] (1850:1850:1850) (2167:2167:2167))
        (PORT d[3] (1274:1274:1274) (1452:1452:1452))
        (PORT d[4] (2225:2225:2225) (2569:2569:2569))
        (PORT d[5] (2466:2466:2466) (2887:2887:2887))
        (PORT d[6] (2604:2604:2604) (3045:3045:3045))
        (PORT d[7] (2877:2877:2877) (3325:3325:3325))
        (PORT d[8] (3804:3804:3804) (4396:4396:4396))
        (PORT d[9] (2891:2891:2891) (3337:3337:3337))
        (PORT d[10] (2135:2135:2135) (2508:2508:2508))
        (PORT d[11] (2598:2598:2598) (3070:3070:3070))
        (PORT d[12] (2160:2160:2160) (2536:2536:2536))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1313:1313:1313))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2045:2045:2045) (2374:2374:2374))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2604:2604:2604))
        (PORT d[1] (3797:3797:3797) (4362:4362:4362))
        (PORT d[2] (2210:2210:2210) (2547:2547:2547))
        (PORT d[3] (3149:3149:3149) (3633:3633:3633))
        (PORT d[4] (3495:3495:3495) (4002:4002:4002))
        (PORT d[5] (2439:2439:2439) (2822:2822:2822))
        (PORT d[6] (3460:3460:3460) (4002:4002:4002))
        (PORT d[7] (1978:1978:1978) (2267:2267:2267))
        (PORT d[8] (2748:2748:2748) (3212:3212:3212))
        (PORT d[9] (3184:3184:3184) (3679:3679:3679))
        (PORT d[10] (2164:2164:2164) (2532:2532:2532))
        (PORT d[11] (2105:2105:2105) (2438:2438:2438))
        (PORT d[12] (1398:1398:1398) (1612:1612:1612))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1598:1598:1598))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2426:2426:2426))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (3264:3264:3264))
        (PORT d[1] (3632:3632:3632) (4133:4133:4133))
        (PORT d[2] (1972:1972:1972) (2284:2284:2284))
        (PORT d[3] (3016:3016:3016) (3454:3454:3454))
        (PORT d[4] (3181:3181:3181) (3670:3670:3670))
        (PORT d[5] (1793:1793:1793) (2097:2097:2097))
        (PORT d[6] (1854:1854:1854) (2159:2159:2159))
        (PORT d[7] (2887:2887:2887) (3325:3325:3325))
        (PORT d[8] (2897:2897:2897) (3351:3351:3351))
        (PORT d[9] (3410:3410:3410) (3932:3932:3932))
        (PORT d[10] (2224:2224:2224) (2597:2597:2597))
        (PORT d[11] (2154:2154:2154) (2536:2536:2536))
        (PORT d[12] (3640:3640:3640) (4210:4210:4210))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1193:1193:1193))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2278:2278:2278))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2535:2535:2535))
        (PORT d[1] (3427:3427:3427) (3933:3933:3933))
        (PORT d[2] (1854:1854:1854) (2145:2145:2145))
        (PORT d[3] (2763:2763:2763) (3199:3199:3199))
        (PORT d[4] (3451:3451:3451) (3959:3959:3959))
        (PORT d[5] (1701:1701:1701) (1991:1991:1991))
        (PORT d[6] (3082:3082:3082) (3589:3589:3589))
        (PORT d[7] (2054:2054:2054) (2356:2356:2356))
        (PORT d[8] (2730:2730:2730) (3193:3193:3193))
        (PORT d[9] (2962:2962:2962) (3417:3417:3417))
        (PORT d[10] (1948:1948:1948) (2277:2277:2277))
        (PORT d[11] (1772:1772:1772) (2064:2064:2064))
        (PORT d[12] (1592:1592:1592) (1841:1841:1841))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2582:2582:2582))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2332:2332:2332) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2269:2269:2269) (2614:2614:2614))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (3039:3039:3039))
        (PORT d[1] (3153:3153:3153) (3596:3596:3596))
        (PORT d[2] (1981:1981:1981) (2292:2292:2292))
        (PORT d[3] (2882:2882:2882) (3310:3310:3310))
        (PORT d[4] (2838:2838:2838) (3287:3287:3287))
        (PORT d[5] (1841:1841:1841) (2157:2157:2157))
        (PORT d[6] (1535:1535:1535) (1806:1806:1806))
        (PORT d[7] (3063:3063:3063) (3519:3519:3519))
        (PORT d[8] (3108:3108:3108) (3599:3599:3599))
        (PORT d[9] (3053:3053:3053) (3525:3525:3525))
        (PORT d[10] (2434:2434:2434) (2842:2842:2842))
        (PORT d[11] (3034:3034:3034) (3579:3579:3579))
        (PORT d[12] (3253:3253:3253) (3756:3756:3756))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1689:1689:1689) (1877:1877:1877))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2357:2357:2357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2383:2383:2383))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1150:1150:1150))
        (PORT d[1] (1224:1224:1224) (1386:1386:1386))
        (PORT d[2] (1937:1937:1937) (2254:2254:2254))
        (PORT d[3] (3595:3595:3595) (4166:4166:4166))
        (PORT d[4] (805:805:805) (913:913:913))
        (PORT d[5] (2560:2560:2560) (3008:3008:3008))
        (PORT d[6] (816:816:816) (928:928:928))
        (PORT d[7] (3043:3043:3043) (3507:3507:3507))
        (PORT d[8] (3362:3362:3362) (3907:3907:3907))
        (PORT d[9] (3346:3346:3346) (3858:3858:3858))
        (PORT d[10] (2595:2595:2595) (3011:3011:3011))
        (PORT d[11] (1843:1843:1843) (2145:2145:2145))
        (PORT d[12] (1648:1648:1648) (1906:1906:1906))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1150:1150:1150))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2420:2420:2420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2724:2724:2724))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2630:2630:2630))
        (PORT d[1] (1158:1158:1158) (1324:1324:1324))
        (PORT d[2] (2352:2352:2352) (2722:2722:2722))
        (PORT d[3] (1453:1453:1453) (1656:1656:1656))
        (PORT d[4] (2387:2387:2387) (2757:2757:2757))
        (PORT d[5] (2455:2455:2455) (2873:2873:2873))
        (PORT d[6] (2435:2435:2435) (2857:2857:2857))
        (PORT d[7] (2885:2885:2885) (3334:3334:3334))
        (PORT d[8] (3806:3806:3806) (4401:4401:4401))
        (PORT d[9] (2884:2884:2884) (3328:3328:3328))
        (PORT d[10] (1951:1951:1951) (2293:2293:2293))
        (PORT d[11] (2575:2575:2575) (3044:3044:3044))
        (PORT d[12] (2289:2289:2289) (2680:2680:2680))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1209:1209:1209))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (2210:2210:2210))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2676:2676:2676))
        (PORT d[1] (3898:3898:3898) (4459:4459:4459))
        (PORT d[2] (2511:2511:2511) (2906:2906:2906))
        (PORT d[3] (2892:2892:2892) (3348:3348:3348))
        (PORT d[4] (4780:4780:4780) (5487:5487:5487))
        (PORT d[5] (1996:1996:1996) (2359:2359:2359))
        (PORT d[6] (3287:3287:3287) (3826:3826:3826))
        (PORT d[7] (2048:2048:2048) (2381:2381:2381))
        (PORT d[8] (3026:3026:3026) (3514:3514:3514))
        (PORT d[9] (2957:2957:2957) (3420:3420:3420))
        (PORT d[10] (2108:2108:2108) (2456:2456:2456))
        (PORT d[11] (2103:2103:2103) (2429:2429:2429))
        (PORT d[12] (1546:1546:1546) (1795:1795:1795))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1694:1694:1694))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2938:2938:2938))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2439:2439:2439))
        (PORT d[1] (3410:3410:3410) (3894:3894:3894))
        (PORT d[2] (2100:2100:2100) (2440:2440:2440))
        (PORT d[3] (3284:3284:3284) (3788:3788:3788))
        (PORT d[4] (2595:2595:2595) (2987:2987:2987))
        (PORT d[5] (2052:2052:2052) (2407:2407:2407))
        (PORT d[6] (2046:2046:2046) (2407:2407:2407))
        (PORT d[7] (3261:3261:3261) (3751:3751:3751))
        (PORT d[8] (3258:3258:3258) (3769:3769:3769))
        (PORT d[9] (3073:3073:3073) (3574:3574:3574))
        (PORT d[10] (2903:2903:2903) (3404:3404:3404))
        (PORT d[11] (2493:2493:2493) (2957:2957:2957))
        (PORT d[12] (3611:3611:3611) (4239:4239:4239))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2303:2303:2303))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2370:2370:2370))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2684:2684:2684))
        (PORT d[1] (3592:3592:3592) (4118:4118:4118))
        (PORT d[2] (2524:2524:2524) (2919:2919:2919))
        (PORT d[3] (2897:2897:2897) (3365:3365:3365))
        (PORT d[4] (4601:4601:4601) (5279:5279:5279))
        (PORT d[5] (2009:2009:2009) (2378:2378:2378))
        (PORT d[6] (3125:3125:3125) (3641:3641:3641))
        (PORT d[7] (2035:2035:2035) (2364:2364:2364))
        (PORT d[8] (3020:3020:3020) (3506:3506:3506))
        (PORT d[9] (3070:3070:3070) (3549:3549:3549))
        (PORT d[10] (2105:2105:2105) (2459:2459:2459))
        (PORT d[11] (1939:1939:1939) (2243:2243:2243))
        (PORT d[12] (1548:1548:1548) (1800:1800:1800))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2101:2101:2101))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2751:2751:2751))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2467:2467:2467))
        (PORT d[1] (1391:1391:1391) (1642:1642:1642))
        (PORT d[2] (2099:2099:2099) (2439:2439:2439))
        (PORT d[3] (3426:3426:3426) (3941:3941:3941))
        (PORT d[4] (2425:2425:2425) (2802:2802:2802))
        (PORT d[5] (1859:1859:1859) (2183:2183:2183))
        (PORT d[6] (1898:1898:1898) (2240:2240:2240))
        (PORT d[7] (3241:3241:3241) (3725:3725:3725))
        (PORT d[8] (3248:3248:3248) (3758:3758:3758))
        (PORT d[9] (3080:3080:3080) (3583:3583:3583))
        (PORT d[10] (2733:2733:2733) (3206:3206:3206))
        (PORT d[11] (2462:2462:2462) (2917:2917:2917))
        (PORT d[12] (3633:3633:3633) (4270:4270:4270))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1650:1650:1650))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2841:2841:2841))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1727:1727:1727))
        (PORT d[1] (3162:3162:3162) (3615:3615:3615))
        (PORT d[2] (1681:1681:1681) (1943:1943:1943))
        (PORT d[3] (2496:2496:2496) (2902:2902:2902))
        (PORT d[4] (2979:2979:2979) (3384:3384:3384))
        (PORT d[5] (1509:1509:1509) (1772:1772:1772))
        (PORT d[6] (2321:2321:2321) (2696:2696:2696))
        (PORT d[7] (1778:1778:1778) (2052:2052:2052))
        (PORT d[8] (2563:2563:2563) (2952:2952:2952))
        (PORT d[9] (2948:2948:2948) (3390:3390:3390))
        (PORT d[10] (2951:2951:2951) (3409:3409:3409))
        (PORT d[11] (1538:1538:1538) (1785:1785:1785))
        (PORT d[12] (1538:1538:1538) (1773:1773:1773))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1627:1627:1627))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2571:2571:2571))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2861:2861:2861))
        (PORT d[1] (2954:2954:2954) (3356:3356:3356))
        (PORT d[2] (1728:1728:1728) (1988:1988:1988))
        (PORT d[3] (2804:2804:2804) (3204:3204:3204))
        (PORT d[4] (2777:2777:2777) (3209:3209:3209))
        (PORT d[5] (1817:1817:1817) (2117:2117:2117))
        (PORT d[6] (1534:1534:1534) (1794:1794:1794))
        (PORT d[7] (2874:2874:2874) (3307:3307:3307))
        (PORT d[8] (2955:2955:2955) (3421:3421:3421))
        (PORT d[9] (2844:2844:2844) (3270:3270:3270))
        (PORT d[10] (2287:2287:2287) (2664:2664:2664))
        (PORT d[11] (1970:1970:1970) (2316:2316:2316))
        (PORT d[12] (2675:2675:2675) (3086:3086:3086))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1474:1474:1474))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2202:2202:2202))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2431:2431:2431) (2800:2800:2800))
        (PORT d[1] (3593:3593:3593) (4119:4119:4119))
        (PORT d[2] (2360:2360:2360) (2739:2739:2739))
        (PORT d[3] (2886:2886:2886) (3353:3353:3353))
        (PORT d[4] (4611:4611:4611) (5291:5291:5291))
        (PORT d[5] (1997:1997:1997) (2362:2362:2362))
        (PORT d[6] (3186:3186:3186) (3705:3705:3705))
        (PORT d[7] (2207:2207:2207) (2562:2562:2562))
        (PORT d[8] (3006:3006:3006) (3493:3493:3493))
        (PORT d[9] (3089:3089:3089) (3574:3574:3574))
        (PORT d[10] (1841:1841:1841) (2133:2133:2133))
        (PORT d[11] (1970:1970:1970) (2280:2280:2280))
        (PORT d[12] (1529:1529:1529) (1773:1773:1773))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1912:1912:1912))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2754:2754:2754))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2446:2446:2446))
        (PORT d[1] (3249:3249:3249) (3707:3707:3707))
        (PORT d[2] (2253:2253:2253) (2607:2607:2607))
        (PORT d[3] (3238:3238:3238) (3715:3715:3715))
        (PORT d[4] (2472:2472:2472) (2871:2871:2871))
        (PORT d[5] (1849:1849:1849) (2177:2177:2177))
        (PORT d[6] (1890:1890:1890) (2232:2232:2232))
        (PORT d[7] (3230:3230:3230) (3713:3713:3713))
        (PORT d[8] (3056:3056:3056) (3530:3530:3530))
        (PORT d[9] (2928:2928:2928) (3415:3415:3415))
        (PORT d[10] (2749:2749:2749) (3229:3229:3229))
        (PORT d[11] (2473:2473:2473) (2929:2929:2929))
        (PORT d[12] (3627:3627:3627) (4265:4265:4265))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (2079:2079:2079))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1958:1958:1958))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2224:2224:2224))
        (PORT d[1] (2874:2874:2874) (3307:3307:3307))
        (PORT d[2] (3656:3656:3656) (4282:4282:4282))
        (PORT d[3] (3493:3493:3493) (4057:4057:4057))
        (PORT d[4] (4339:4339:4339) (4974:4974:4974))
        (PORT d[5] (2072:2072:2072) (2447:2447:2447))
        (PORT d[6] (3669:3669:3669) (4290:4290:4290))
        (PORT d[7] (3579:3579:3579) (4191:4191:4191))
        (PORT d[8] (2790:2790:2790) (3210:3210:3210))
        (PORT d[9] (3576:3576:3576) (4138:4138:4138))
        (PORT d[10] (1766:1766:1766) (2037:2037:2037))
        (PORT d[11] (3084:3084:3084) (3609:3609:3609))
        (PORT d[12] (2039:2039:2039) (2377:2377:2377))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2225:2225:2225))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2319:2319:2319) (2344:2344:2344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2971:2971:2971))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (2386:2386:2386))
        (PORT d[1] (3466:3466:3466) (3966:3966:3966))
        (PORT d[2] (2490:2490:2490) (2898:2898:2898))
        (PORT d[3] (3367:3367:3367) (3886:3886:3886))
        (PORT d[4] (3087:3087:3087) (3576:3576:3576))
        (PORT d[5] (1947:1947:1947) (2244:2244:2244))
        (PORT d[6] (2016:2016:2016) (2377:2377:2377))
        (PORT d[7] (3325:3325:3325) (3841:3841:3841))
        (PORT d[8] (2836:2836:2836) (3291:3291:3291))
        (PORT d[9] (2752:2752:2752) (3213:3213:3213))
        (PORT d[10] (2728:2728:2728) (3205:3205:3205))
        (PORT d[11] (2582:2582:2582) (3035:3035:3035))
        (PORT d[12] (3500:3500:3500) (4135:4135:4135))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (2010:2010:2010))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2345:2345:2345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (3008:3008:3008))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2094:2094:2094) (2406:2406:2406))
        (PORT d[1] (3982:3982:3982) (4570:4570:4570))
        (PORT d[2] (1557:1557:1557) (1815:1815:1815))
        (PORT d[3] (3634:3634:3634) (4193:4193:4193))
        (PORT d[4] (3859:3859:3859) (4414:4414:4414))
        (PORT d[5] (2777:2777:2777) (3204:3204:3204))
        (PORT d[6] (2425:2425:2425) (2787:2787:2787))
        (PORT d[7] (2068:2068:2068) (2374:2374:2374))
        (PORT d[8] (3145:3145:3145) (3653:3653:3653))
        (PORT d[9] (3370:3370:3370) (3892:3892:3892))
        (PORT d[10] (2352:2352:2352) (2743:2743:2743))
        (PORT d[11] (1735:1735:1735) (2016:2016:2016))
        (PORT d[12] (1212:1212:1212) (1402:1402:1402))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2327:2327:2327))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2280:2280:2280))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3172:3172:3172) (3702:3702:3702))
        (PORT d[1] (3131:3131:3131) (3564:3564:3564))
        (PORT d[2] (1791:1791:1791) (2072:2072:2072))
        (PORT d[3] (3052:3052:3052) (3503:3503:3503))
        (PORT d[4] (2640:2640:2640) (3062:3062:3062))
        (PORT d[5] (1584:1584:1584) (1852:1852:1852))
        (PORT d[6] (1333:1333:1333) (1561:1561:1561))
        (PORT d[7] (2511:2511:2511) (2892:2892:2892))
        (PORT d[8] (2901:2901:2901) (3362:3362:3362))
        (PORT d[9] (2906:2906:2906) (3357:3357:3357))
        (PORT d[10] (2440:2440:2440) (2851:2851:2851))
        (PORT d[11] (2226:2226:2226) (2634:2634:2634))
        (PORT d[12] (3812:3812:3812) (4397:4397:4397))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2299:2299:2299))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2391:2391:2391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (2194:2194:2194))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2894:2894:2894))
        (PORT d[1] (4260:4260:4260) (4872:4872:4872))
        (PORT d[2] (2856:2856:2856) (3302:3302:3302))
        (PORT d[3] (3386:3386:3386) (3915:3915:3915))
        (PORT d[4] (5139:5139:5139) (5900:5900:5900))
        (PORT d[5] (2391:2391:2391) (2820:2820:2820))
        (PORT d[6] (3466:3466:3466) (4029:4029:4029))
        (PORT d[7] (2579:2579:2579) (2981:2981:2981))
        (PORT d[8] (3069:3069:3069) (3573:3573:3573))
        (PORT d[9] (3162:3162:3162) (3650:3650:3650))
        (PORT d[10] (2413:2413:2413) (2810:2810:2810))
        (PORT d[11] (2464:2464:2464) (2838:2838:2838))
        (PORT d[12] (1479:1479:1479) (1712:1712:1712))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1342:1342:1342))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2165:2165:2165) (2522:2522:2522))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2770:2770:2770))
        (PORT d[1] (3598:3598:3598) (4096:4096:4096))
        (PORT d[2] (2424:2424:2424) (2814:2814:2814))
        (PORT d[3] (3623:3623:3623) (4165:4165:4165))
        (PORT d[4] (2241:2241:2241) (2592:2592:2592))
        (PORT d[5] (2278:2278:2278) (2674:2674:2674))
        (PORT d[6] (2266:2266:2266) (2664:2664:2664))
        (PORT d[7] (3062:3062:3062) (3536:3536:3536))
        (PORT d[8] (3626:3626:3626) (4195:4195:4195))
        (PORT d[9] (3006:3006:3006) (3464:3464:3464))
        (PORT d[10] (1887:1887:1887) (2212:2212:2212))
        (PORT d[11] (2395:2395:2395) (2840:2840:2840))
        (PORT d[12] (3659:3659:3659) (4302:4302:4302))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1442:1442:1442))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2370:2370:2370) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1935:1935:1935))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1945:1945:1945))
        (PORT d[1] (3277:3277:3277) (3764:3764:3764))
        (PORT d[2] (3334:3334:3334) (3880:3880:3880))
        (PORT d[3] (2707:2707:2707) (3119:3119:3119))
        (PORT d[4] (1978:1978:1978) (2274:2274:2274))
        (PORT d[5] (1815:1815:1815) (2137:2137:2137))
        (PORT d[6] (2215:2215:2215) (2573:2573:2573))
        (PORT d[7] (3348:3348:3348) (3889:3889:3889))
        (PORT d[8] (1465:1465:1465) (1660:1660:1660))
        (PORT d[9] (1266:1266:1266) (1440:1440:1440))
        (PORT d[10] (1526:1526:1526) (1752:1752:1752))
        (PORT d[11] (1867:1867:1867) (2188:2188:2188))
        (PORT d[12] (1179:1179:1179) (1347:1347:1347))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1510:1510:1510))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1114:1114:1114))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1946:1946:1946))
        (PORT d[1] (4174:4174:4174) (4778:4778:4778))
        (PORT d[2] (1296:1296:1296) (1507:1507:1507))
        (PORT d[3] (1463:1463:1463) (1688:1688:1688))
        (PORT d[4] (2392:2392:2392) (2772:2772:2772))
        (PORT d[5] (2018:2018:2018) (2368:2368:2368))
        (PORT d[6] (2756:2756:2756) (3236:3236:3236))
        (PORT d[7] (962:962:962) (1132:1132:1132))
        (PORT d[8] (2241:2241:2241) (2591:2591:2591))
        (PORT d[9] (1244:1244:1244) (1447:1447:1447))
        (PORT d[10] (1354:1354:1354) (1565:1565:1565))
        (PORT d[11] (882:882:882) (1041:1041:1041))
        (PORT d[12] (1230:1230:1230) (1420:1420:1420))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1127:1127:1127))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1956:1956:1956))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2265:2265:2265))
        (PORT d[1] (2413:2413:2413) (2749:2749:2749))
        (PORT d[2] (2437:2437:2437) (2867:2867:2867))
        (PORT d[3] (2790:2790:2790) (3220:3220:3220))
        (PORT d[4] (2431:2431:2431) (2772:2772:2772))
        (PORT d[5] (1010:1010:1010) (1200:1200:1200))
        (PORT d[6] (3166:3166:3166) (3649:3649:3649))
        (PORT d[7] (2867:2867:2867) (3338:3338:3338))
        (PORT d[8] (1444:1444:1444) (1671:1671:1671))
        (PORT d[9] (3320:3320:3320) (3802:3802:3802))
        (PORT d[10] (2000:2000:2000) (2289:2289:2289))
        (PORT d[11] (2859:2859:2859) (3339:3339:3339))
        (PORT d[12] (2085:2085:2085) (2431:2431:2431))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1678:1678:1678) (1873:1873:1873))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1941:1941:1941))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1785:1785:1785) (2082:2082:2082))
        (PORT d[1] (1874:1874:1874) (2143:2143:2143))
        (PORT d[2] (3163:3163:3163) (3661:3661:3661))
        (PORT d[3] (3470:3470:3470) (4006:4006:4006))
        (PORT d[4] (3540:3540:3540) (4094:4094:4094))
        (PORT d[5] (1472:1472:1472) (1701:1701:1701))
        (PORT d[6] (1670:1670:1670) (1986:1986:1986))
        (PORT d[7] (1868:1868:1868) (2162:2162:2162))
        (PORT d[8] (3163:3163:3163) (3654:3654:3654))
        (PORT d[9] (2227:2227:2227) (2587:2587:2587))
        (PORT d[10] (1821:1821:1821) (2140:2140:2140))
        (PORT d[11] (2089:2089:2089) (2444:2444:2444))
        (PORT d[12] (2244:2244:2244) (2620:2620:2620))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1392:1392:1392))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (2015:2015:2015))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2197:2197:2197) (2505:2505:2505))
        (PORT d[1] (2432:2432:2432) (2789:2789:2789))
        (PORT d[2] (2622:2622:2622) (3081:3081:3081))
        (PORT d[3] (2980:2980:2980) (3441:3441:3441))
        (PORT d[4] (2460:2460:2460) (2818:2818:2818))
        (PORT d[5] (1741:1741:1741) (2047:2047:2047))
        (PORT d[6] (3089:3089:3089) (3571:3571:3571))
        (PORT d[7] (2490:2490:2490) (2908:2908:2908))
        (PORT d[8] (1706:1706:1706) (1973:1973:1973))
        (PORT d[9] (3524:3524:3524) (4043:4043:4043))
        (PORT d[10] (2151:2151:2151) (2462:2462:2462))
        (PORT d[11] (2075:2075:2075) (2429:2429:2429))
        (PORT d[12] (2062:2062:2062) (2404:2404:2404))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (2115:2115:2115))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (2116:2116:2116))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1831:1831:1831))
        (PORT d[1] (1906:1906:1906) (2184:2184:2184))
        (PORT d[2] (2981:2981:2981) (3453:3453:3453))
        (PORT d[3] (4331:4331:4331) (4971:4971:4971))
        (PORT d[4] (3714:3714:3714) (4289:4289:4289))
        (PORT d[5] (2223:2223:2223) (2605:2605:2605))
        (PORT d[6] (1837:1837:1837) (2177:2177:2177))
        (PORT d[7] (2040:2040:2040) (2358:2358:2358))
        (PORT d[8] (3182:3182:3182) (3677:3677:3677))
        (PORT d[9] (1857:1857:1857) (2183:2183:2183))
        (PORT d[10] (1981:1981:1981) (2328:2328:2328))
        (PORT d[11] (2246:2246:2246) (2618:2618:2618))
        (PORT d[12] (2408:2408:2408) (2802:2802:2802))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1510:1510:1510))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2356:2356:2356) (2383:2383:2383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1546:1546:1546) (1795:1795:1795))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2311:2311:2311))
        (PORT d[1] (2278:2278:2278) (2612:2612:2612))
        (PORT d[2] (2430:2430:2430) (2860:2860:2860))
        (PORT d[3] (2606:2606:2606) (3000:3000:3000))
        (PORT d[4] (2270:2270:2270) (2596:2596:2596))
        (PORT d[5] (1555:1555:1555) (1831:1831:1831))
        (PORT d[6] (2893:2893:2893) (3343:3343:3343))
        (PORT d[7] (2733:2733:2733) (3189:3189:3189))
        (PORT d[8] (1419:1419:1419) (1640:1640:1640))
        (PORT d[9] (3319:3319:3319) (3801:3801:3801))
        (PORT d[10] (2489:2489:2489) (2889:2889:2889))
        (PORT d[11] (2845:2845:2845) (3318:3318:3318))
        (PORT d[12] (2280:2280:2280) (2662:2662:2662))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1272:1272:1272))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1930:1930:1930))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2090:2090:2090))
        (PORT d[1] (1713:1713:1713) (1959:1959:1959))
        (PORT d[2] (3151:3151:3151) (3643:3643:3643))
        (PORT d[3] (3986:3986:3986) (4579:4579:4579))
        (PORT d[4] (3521:3521:3521) (4069:4069:4069))
        (PORT d[5] (2201:2201:2201) (2578:2578:2578))
        (PORT d[6] (1668:1668:1668) (1985:1985:1985))
        (PORT d[7] (1873:1873:1873) (2173:2173:2173))
        (PORT d[8] (3156:3156:3156) (3649:3649:3649))
        (PORT d[9] (2220:2220:2220) (2579:2579:2579))
        (PORT d[10] (1832:1832:1832) (2154:2154:2154))
        (PORT d[11] (2075:2075:2075) (2423:2423:2423))
        (PORT d[12] (2223:2223:2223) (2591:2591:2591))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1809:1809:1809))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2253:2253:2253))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2381:2381:2381))
        (PORT d[1] (3598:3598:3598) (4132:4132:4132))
        (PORT d[2] (2028:2028:2028) (2344:2344:2344))
        (PORT d[3] (2972:2972:2972) (3431:3431:3431))
        (PORT d[4] (3610:3610:3610) (4133:4133:4133))
        (PORT d[5] (1987:1987:1987) (2310:2310:2310))
        (PORT d[6] (3134:3134:3134) (3641:3641:3641))
        (PORT d[7] (2224:2224:2224) (2545:2545:2545))
        (PORT d[8] (2749:2749:2749) (3206:3206:3206))
        (PORT d[9] (2960:2960:2960) (3415:3415:3415))
        (PORT d[10] (2124:2124:2124) (2485:2485:2485))
        (PORT d[11] (1749:1749:1749) (2038:2038:2038))
        (PORT d[12] (1880:1880:1880) (2158:2158:2158))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1337:1337:1337))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2616:2616:2616))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (3046:3046:3046))
        (PORT d[1] (3319:3319:3319) (3784:3784:3784))
        (PORT d[2] (2001:2001:2001) (2306:2306:2306))
        (PORT d[3] (2871:2871:2871) (3292:3292:3292))
        (PORT d[4] (2999:2999:2999) (3468:3468:3468))
        (PORT d[5] (1997:1997:1997) (2332:2332:2332))
        (PORT d[6] (1703:1703:1703) (1996:1996:1996))
        (PORT d[7] (2832:2832:2832) (3252:3252:3252))
        (PORT d[8] (3288:3288:3288) (3807:3807:3807))
        (PORT d[9] (3213:3213:3213) (3703:3703:3703))
        (PORT d[10] (2276:2276:2276) (2667:2667:2667))
        (PORT d[11] (3196:3196:3196) (3763:3763:3763))
        (PORT d[12] (3416:3416:3416) (3944:3944:3944))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1557:1557:1557))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2852:2852:2852))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1832:1832:1832) (2091:2091:2091))
        (PORT d[1] (3370:3370:3370) (3852:3852:3852))
        (PORT d[2] (1540:1540:1540) (1794:1794:1794))
        (PORT d[3] (2973:2973:2973) (3434:3434:3434))
        (PORT d[4] (3220:3220:3220) (3653:3653:3653))
        (PORT d[5] (1554:1554:1554) (1816:1816:1816))
        (PORT d[6] (2488:2488:2488) (2878:2878:2878))
        (PORT d[7] (2091:2091:2091) (2401:2401:2401))
        (PORT d[8] (2709:2709:2709) (3112:3112:3112))
        (PORT d[9] (2765:2765:2765) (3176:3176:3176))
        (PORT d[10] (3107:3107:3107) (3582:3582:3582))
        (PORT d[11] (1730:1730:1730) (2001:2001:2001))
        (PORT d[12] (1422:1422:1422) (1645:1645:1645))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1622:1622:1622))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2613:2613:2613))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2839:2839:2839))
        (PORT d[1] (2942:2942:2942) (3346:3346:3346))
        (PORT d[2] (1899:1899:1899) (2179:2179:2179))
        (PORT d[3] (2818:2818:2818) (3221:3221:3221))
        (PORT d[4] (2748:2748:2748) (3172:3172:3172))
        (PORT d[5] (2206:2206:2206) (2567:2567:2567))
        (PORT d[6] (1351:1351:1351) (1594:1594:1594))
        (PORT d[7] (3085:3085:3085) (3541:3541:3541))
        (PORT d[8] (3280:3280:3280) (3792:3792:3792))
        (PORT d[9] (3146:3146:3146) (3611:3611:3611))
        (PORT d[10] (2619:2619:2619) (3035:3035:3035))
        (PORT d[11] (1802:1802:1802) (2132:2132:2132))
        (PORT d[12] (2834:2834:2834) (3264:3264:3264))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1792:1792:1792))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1656:1656:1656))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1767:1767:1767))
        (PORT d[1] (3842:3842:3842) (4375:4375:4375))
        (PORT d[2] (2054:2054:2054) (2418:2418:2418))
        (PORT d[3] (2977:2977:2977) (3468:3468:3468))
        (PORT d[4] (4741:4741:4741) (5446:5446:5446))
        (PORT d[5] (1856:1856:1856) (2195:2195:2195))
        (PORT d[6] (3639:3639:3639) (4214:4214:4214))
        (PORT d[7] (2201:2201:2201) (2546:2546:2546))
        (PORT d[8] (2666:2666:2666) (3094:3094:3094))
        (PORT d[9] (3173:3173:3173) (3668:3668:3668))
        (PORT d[10] (1880:1880:1880) (2185:2185:2185))
        (PORT d[11] (3254:3254:3254) (3797:3797:3797))
        (PORT d[12] (1662:1662:1662) (1943:1943:1943))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2113:2113:2113))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2521:2521:2521) (2927:2927:2927))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1844:1844:1844) (2166:2166:2166))
        (PORT d[1] (3478:3478:3478) (3983:3983:3983))
        (PORT d[2] (2825:2825:2825) (3284:3284:3284))
        (PORT d[3] (3305:3305:3305) (3809:3809:3809))
        (PORT d[4] (2918:2918:2918) (3390:3390:3390))
        (PORT d[5] (2640:2640:2640) (3095:3095:3095))
        (PORT d[6] (2072:2072:2072) (2427:2427:2427))
        (PORT d[7] (3473:3473:3473) (4003:4003:4003))
        (PORT d[8] (2785:2785:2785) (3239:3239:3239))
        (PORT d[9] (2707:2707:2707) (3186:3186:3186))
        (PORT d[10] (3046:3046:3046) (3565:3565:3565))
        (PORT d[11] (2933:2933:2933) (3472:3472:3472))
        (PORT d[12] (3682:3682:3682) (4349:4349:4349))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2447:2447:2447))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2331:2331:2331) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (945:945:945) (1096:1096:1096))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1371:1371:1371))
        (PORT d[1] (834:834:834) (948:948:948))
        (PORT d[2] (2656:2656:2656) (3116:3116:3116))
        (PORT d[3] (3512:3512:3512) (4074:4074:4074))
        (PORT d[4] (5304:5304:5304) (6093:6093:6093))
        (PORT d[5] (517:517:517) (602:602:602))
        (PORT d[6] (3562:3562:3562) (4131:4131:4131))
        (PORT d[7] (2785:2785:2785) (3222:3222:3222))
        (PORT d[8] (3219:3219:3219) (3739:3739:3739))
        (PORT d[9] (2197:2197:2197) (2507:2507:2507))
        (PORT d[10] (505:505:505) (584:584:584))
        (PORT d[11] (3790:3790:3790) (4406:4406:4406))
        (PORT d[12] (1068:1068:1068) (1216:1216:1216))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1856:1856:1856))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (3219:3219:3219))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1906:1906:1906))
        (PORT d[1] (767:767:767) (902:902:902))
        (PORT d[2] (3366:3366:3366) (3916:3916:3916))
        (PORT d[3] (1168:1168:1168) (1363:1363:1363))
        (PORT d[4] (2512:2512:2512) (2916:2916:2916))
        (PORT d[5] (924:924:924) (1082:1082:1082))
        (PORT d[6] (633:633:633) (750:750:750))
        (PORT d[7] (2915:2915:2915) (3367:3367:3367))
        (PORT d[8] (2776:2776:2776) (3224:3224:3224))
        (PORT d[9] (1604:1604:1604) (1861:1861:1861))
        (PORT d[10] (3587:3587:3587) (4175:4175:4175))
        (PORT d[11] (2444:2444:2444) (2901:2901:2901))
        (PORT d[12] (2375:2375:2375) (2793:2793:2793))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1824:1824:1824))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (756:756:756) (880:880:880))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1561:1561:1561))
        (PORT d[1] (958:958:958) (1089:1089:1089))
        (PORT d[2] (2845:2845:2845) (3337:3337:3337))
        (PORT d[3] (706:706:706) (813:813:813))
        (PORT d[4] (2667:2667:2667) (3062:3062:3062))
        (PORT d[5] (335:335:335) (389:389:389))
        (PORT d[6] (3080:3080:3080) (3546:3546:3546))
        (PORT d[7] (2965:2965:2965) (3426:3426:3426))
        (PORT d[8] (3410:3410:3410) (3959:3959:3959))
        (PORT d[9] (2015:2015:2015) (2301:2301:2301))
        (PORT d[10] (344:344:344) (401:401:401))
        (PORT d[11] (1119:1119:1119) (1283:1283:1283))
        (PORT d[12] (1234:1234:1234) (1404:1404:1404))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (924:924:924))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2399:2399:2399) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (3366:3366:3366))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1879:1879:1879))
        (PORT d[1] (588:588:588) (699:699:699))
        (PORT d[2] (2362:2362:2362) (2735:2735:2735))
        (PORT d[3] (982:982:982) (1150:1150:1150))
        (PORT d[4] (2699:2699:2699) (3125:3125:3125))
        (PORT d[5] (730:730:730) (861:861:861))
        (PORT d[6] (413:413:413) (493:493:493))
        (PORT d[7] (420:420:420) (505:505:505))
        (PORT d[8] (836:836:836) (979:979:979))
        (PORT d[9] (1267:1267:1267) (1477:1477:1477))
        (PORT d[10] (1236:1236:1236) (1439:1439:1439))
        (PORT d[11] (2618:2618:2618) (3096:3096:3096))
        (PORT d[12] (530:530:530) (619:619:619))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1064:1064:1064))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2400:2400:2400) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1079:1079:1079))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1530:1530:1530))
        (PORT d[1] (678:678:678) (783:783:783))
        (PORT d[2] (2656:2656:2656) (3115:3115:3115))
        (PORT d[3] (3534:3534:3534) (4103:4103:4103))
        (PORT d[4] (5293:5293:5293) (6076:6076:6076))
        (PORT d[5] (515:515:515) (596:596:596))
        (PORT d[6] (3598:3598:3598) (4180:4180:4180))
        (PORT d[7] (2949:2949:2949) (3406:3406:3406))
        (PORT d[8] (3220:3220:3220) (3740:3740:3740))
        (PORT d[9] (2185:2185:2185) (2493:2493:2493))
        (PORT d[10] (816:816:816) (937:937:937))
        (PORT d[11] (788:788:788) (910:910:910))
        (PORT d[12] (611:611:611) (695:695:695))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1756:1756:1756))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2421:2421:2421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (3248:3248:3248))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1871:1871:1871))
        (PORT d[1] (766:766:766) (902:902:902))
        (PORT d[2] (2230:2230:2230) (2589:2589:2589))
        (PORT d[3] (1168:1168:1168) (1362:1362:1362))
        (PORT d[4] (2678:2678:2678) (3101:3101:3101))
        (PORT d[5] (903:903:903) (1053:1053:1053))
        (PORT d[6] (633:633:633) (749:749:749))
        (PORT d[7] (2720:2720:2720) (3138:3138:3138))
        (PORT d[8] (2946:2946:2946) (3413:3413:3413))
        (PORT d[9] (1436:1436:1436) (1673:1673:1673))
        (PORT d[10] (1794:1794:1794) (2097:2097:2097))
        (PORT d[11] (2449:2449:2449) (2904:2904:2904))
        (PORT d[12] (2386:2386:2386) (2808:2808:2808))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1240:1240:1240))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2395:2395:2395) (2422:2422:2422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (741:741:741) (855:855:855))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1377:1377:1377))
        (PORT d[1] (817:817:817) (922:922:922))
        (PORT d[2] (3022:3022:3022) (3539:3539:3539))
        (PORT d[3] (525:525:525) (608:608:608))
        (PORT d[4] (927:927:927) (1060:1060:1060))
        (PORT d[5] (507:507:507) (587:587:587))
        (PORT d[6] (454:454:454) (525:525:525))
        (PORT d[7] (523:523:523) (598:598:598))
        (PORT d[8] (2307:2307:2307) (2658:2658:2658))
        (PORT d[9] (1837:1837:1837) (2095:2095:2095))
        (PORT d[10] (493:493:493) (568:568:568))
        (PORT d[11] (1126:1126:1126) (1290:1290:1290))
        (PORT d[12] (619:619:619) (710:710:710))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2021:2021:2021))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (669:669:669) (781:781:781))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1633:1633:1633) (1909:1909:1909))
        (PORT d[1] (1049:1049:1049) (1218:1218:1218))
        (PORT d[2] (568:568:568) (675:675:675))
        (PORT d[3] (963:963:963) (1127:1127:1127))
        (PORT d[4] (553:553:553) (655:655:655))
        (PORT d[5] (713:713:713) (841:841:841))
        (PORT d[6] (438:438:438) (529:529:529))
        (PORT d[7] (423:423:423) (510:510:510))
        (PORT d[8] (519:519:519) (616:616:616))
        (PORT d[9] (1085:1085:1085) (1268:1268:1268))
        (PORT d[10] (703:703:703) (824:824:824))
        (PORT d[11] (691:691:691) (816:816:816))
        (PORT d[12] (348:348:348) (410:410:410))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1764:1764:1764))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2794:2794:2794))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2790:2790:2790))
        (PORT d[1] (3712:3712:3712) (4219:4219:4219))
        (PORT d[2] (1167:1167:1167) (1362:1362:1362))
        (PORT d[3] (3997:3997:3997) (4603:4603:4603))
        (PORT d[4] (2745:2745:2745) (3115:3115:3115))
        (PORT d[5] (1356:1356:1356) (1601:1601:1601))
        (PORT d[6] (2796:2796:2796) (3211:3211:3211))
        (PORT d[7] (2601:2601:2601) (2975:2975:2975))
        (PORT d[8] (3493:3493:3493) (4064:4064:4064))
        (PORT d[9] (2912:2912:2912) (3342:3342:3342))
        (PORT d[10] (2497:2497:2497) (2894:2894:2894))
        (PORT d[11] (2442:2442:2442) (2817:2817:2817))
        (PORT d[12] (1694:1694:1694) (1942:1942:1942))
        (PORT clk (1368:1368:1368) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1634:1634:1634))
        (PORT clk (1368:1368:1368) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2139:2139:2139))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (4110:4110:4110))
        (PORT d[1] (3006:3006:3006) (3395:3395:3395))
        (PORT d[2] (1976:1976:1976) (2280:2280:2280))
        (PORT d[3] (1494:1494:1494) (1689:1689:1689))
        (PORT d[4] (2998:2998:2998) (3466:3466:3466))
        (PORT d[5] (1411:1411:1411) (1657:1657:1657))
        (PORT d[6] (990:990:990) (1175:1175:1175))
        (PORT d[7] (2957:2957:2957) (3362:3362:3362))
        (PORT d[8] (2557:2557:2557) (2961:2961:2961))
        (PORT d[9] (3208:3208:3208) (3698:3698:3698))
        (PORT d[10] (1933:1933:1933) (2274:2274:2274))
        (PORT d[11] (2611:2611:2611) (3086:3086:3086))
        (PORT d[12] (4189:4189:4189) (4826:4826:4826))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2633:2633:2633))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2793:2793:2793))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2762:2762:2762))
        (PORT d[1] (3229:3229:3229) (3674:3674:3674))
        (PORT d[2] (1790:1790:1790) (2095:2095:2095))
        (PORT d[3] (2246:2246:2246) (2597:2597:2597))
        (PORT d[4] (2368:2368:2368) (2685:2685:2685))
        (PORT d[5] (1290:1290:1290) (1528:1528:1528))
        (PORT d[6] (2053:2053:2053) (2359:2359:2359))
        (PORT d[7] (1223:1223:1223) (1402:1402:1402))
        (PORT d[8] (2532:2532:2532) (2908:2908:2908))
        (PORT d[9] (2531:2531:2531) (2904:2904:2904))
        (PORT d[10] (2304:2304:2304) (2673:2673:2673))
        (PORT d[11] (2257:2257:2257) (2612:2612:2612))
        (PORT d[12] (1655:1655:1655) (1911:1911:1911))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1696:1696:1696))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (2150:2150:2150))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2411:2411:2411) (2841:2841:2841))
        (PORT d[1] (2600:2600:2600) (2922:2922:2922))
        (PORT d[2] (2175:2175:2175) (2509:2509:2509))
        (PORT d[3] (1617:1617:1617) (1812:1812:1812))
        (PORT d[4] (3750:3750:3750) (4288:4288:4288))
        (PORT d[5] (1392:1392:1392) (1631:1631:1631))
        (PORT d[6] (1368:1368:1368) (1613:1613:1613))
        (PORT d[7] (2597:2597:2597) (2956:2956:2956))
        (PORT d[8] (2721:2721:2721) (3150:3150:3150))
        (PORT d[9] (2500:2500:2500) (2877:2877:2877))
        (PORT d[10] (2060:2060:2060) (2410:2410:2410))
        (PORT d[11] (2993:2993:2993) (3517:3517:3517))
        (PORT d[12] (2351:2351:2351) (2742:2742:2742))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1373:1373:1373))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2600:2600:2600))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2610:2610:2610))
        (PORT d[1] (2927:2927:2927) (3326:3326:3326))
        (PORT d[2] (1528:1528:1528) (1783:1783:1783))
        (PORT d[3] (2563:2563:2563) (2953:2953:2953))
        (PORT d[4] (2665:2665:2665) (3028:3028:3028))
        (PORT d[5] (1755:1755:1755) (2053:2053:2053))
        (PORT d[6] (1938:1938:1938) (2234:2234:2234))
        (PORT d[7] (2132:2132:2132) (2455:2455:2455))
        (PORT d[8] (2647:2647:2647) (3015:3015:3015))
        (PORT d[9] (2542:2542:2542) (2915:2915:2915))
        (PORT d[10] (2473:2473:2473) (2864:2864:2864))
        (PORT d[11] (1725:1725:1725) (1985:1985:1985))
        (PORT d[12] (2371:2371:2371) (2704:2704:2704))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1765:1765:1765))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2114:2114:2114))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (3144:3144:3144))
        (PORT d[1] (2755:2755:2755) (3125:3125:3125))
        (PORT d[2] (1648:1648:1648) (1883:1883:1883))
        (PORT d[3] (2784:2784:2784) (3190:3190:3190))
        (PORT d[4] (2797:2797:2797) (3231:3231:3231))
        (PORT d[5] (2125:2125:2125) (2454:2454:2454))
        (PORT d[6] (1530:1530:1530) (1797:1797:1797))
        (PORT d[7] (3094:3094:3094) (3546:3546:3546))
        (PORT d[8] (2814:2814:2814) (3265:3265:3265))
        (PORT d[9] (2544:2544:2544) (2897:2897:2897))
        (PORT d[10] (2053:2053:2053) (2389:2389:2389))
        (PORT d[11] (1911:1911:1911) (2232:2232:2232))
        (PORT d[12] (2709:2709:2709) (3084:3084:3084))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2151:2151:2151))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (2002:2002:2002))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2159:2159:2159))
        (PORT d[1] (2693:2693:2693) (3057:3057:3057))
        (PORT d[2] (1791:1791:1791) (2098:2098:2098))
        (PORT d[3] (2522:2522:2522) (2894:2894:2894))
        (PORT d[4] (1987:1987:1987) (2247:2247:2247))
        (PORT d[5] (2038:2038:2038) (2358:2358:2358))
        (PORT d[6] (1623:1623:1623) (1868:1868:1868))
        (PORT d[7] (2862:2862:2862) (3332:3332:3332))
        (PORT d[8] (2873:2873:2873) (3308:3308:3308))
        (PORT d[9] (3191:3191:3191) (3654:3654:3654))
        (PORT d[10] (2523:2523:2523) (2926:2926:2926))
        (PORT d[11] (2578:2578:2578) (2974:2974:2974))
        (PORT d[12] (2760:2760:2760) (3167:3167:3167))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1188:1188:1188))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2354:2354:2354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1881:1881:1881))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3290:3290:3290))
        (PORT d[1] (2077:2077:2077) (2329:2329:2329))
        (PORT d[2] (2743:2743:2743) (3163:3163:3163))
        (PORT d[3] (2046:2046:2046) (2327:2327:2327))
        (PORT d[4] (3247:3247:3247) (3728:3728:3728))
        (PORT d[5] (2554:2554:2554) (2971:2971:2971))
        (PORT d[6] (1186:1186:1186) (1402:1402:1402))
        (PORT d[7] (2232:2232:2232) (2545:2545:2545))
        (PORT d[8] (3560:3560:3560) (4142:4142:4142))
        (PORT d[9] (2332:2332:2332) (2713:2713:2713))
        (PORT d[10] (3362:3362:3362) (3909:3909:3909))
        (PORT d[11] (1198:1198:1198) (1426:1426:1426))
        (PORT d[12] (1796:1796:1796) (2110:2110:2110))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2527:2527:2527))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1852:1852:1852) (2144:2144:2144))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1878:1878:1878))
        (PORT d[1] (3693:3693:3693) (4198:4198:4198))
        (PORT d[2] (3038:3038:3038) (3526:3526:3526))
        (PORT d[3] (2012:2012:2012) (2309:2309:2309))
        (PORT d[4] (1351:1351:1351) (1553:1553:1553))
        (PORT d[5] (1550:1550:1550) (1818:1818:1818))
        (PORT d[6] (2272:2272:2272) (2640:2640:2640))
        (PORT d[7] (2111:2111:2111) (2459:2459:2459))
        (PORT d[8] (1585:1585:1585) (1800:1800:1800))
        (PORT d[9] (2484:2484:2484) (2839:2839:2839))
        (PORT d[10] (1936:1936:1936) (2196:2196:2196))
        (PORT d[11] (2785:2785:2785) (3242:3242:3242))
        (PORT d[12] (1724:1724:1724) (1944:1944:1944))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2095:2095:2095))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1476:1476:1476))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2533:2533:2533))
        (PORT d[1] (1640:1640:1640) (1846:1846:1846))
        (PORT d[2] (2634:2634:2634) (3059:3059:3059))
        (PORT d[3] (1561:1561:1561) (1788:1788:1788))
        (PORT d[4] (1701:1701:1701) (1934:1934:1934))
        (PORT d[5] (2268:2268:2268) (2641:2641:2641))
        (PORT d[6] (2360:2360:2360) (2760:2760:2760))
        (PORT d[7] (1828:1828:1828) (2099:2099:2099))
        (PORT d[8] (1728:1728:1728) (1979:1979:1979))
        (PORT d[9] (1619:1619:1619) (1847:1847:1847))
        (PORT d[10] (1869:1869:1869) (2188:2188:2188))
        (PORT d[11] (1206:1206:1206) (1449:1449:1449))
        (PORT d[12] (1564:1564:1564) (1788:1788:1788))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2446:2446:2446))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2241:2241:2241))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2235:2235:2235))
        (PORT d[1] (2901:2901:2901) (3299:3299:3299))
        (PORT d[2] (1544:1544:1544) (1790:1790:1790))
        (PORT d[3] (2405:2405:2405) (2779:2779:2779))
        (PORT d[4] (2494:2494:2494) (2829:2829:2829))
        (PORT d[5] (1405:1405:1405) (1664:1664:1664))
        (PORT d[6] (1850:1850:1850) (2129:2129:2129))
        (PORT d[7] (1982:1982:1982) (2292:2292:2292))
        (PORT d[8] (2285:2285:2285) (2605:2605:2605))
        (PORT d[9] (2914:2914:2914) (3342:3342:3342))
        (PORT d[10] (2807:2807:2807) (3250:3250:3250))
        (PORT d[11] (1713:1713:1713) (1971:1971:1971))
        (PORT d[12] (2184:2184:2184) (2490:2490:2490))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (2095:2095:2095))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2377:2377:2377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1974:1974:1974))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2930:2930:2930))
        (PORT d[1] (2785:2785:2785) (3159:3159:3159))
        (PORT d[2] (1797:1797:1797) (2053:2053:2053))
        (PORT d[3] (2979:2979:2979) (3404:3404:3404))
        (PORT d[4] (2601:2601:2601) (3009:3009:3009))
        (PORT d[5] (1811:1811:1811) (2106:2106:2106))
        (PORT d[6] (1547:1547:1547) (1823:1823:1823))
        (PORT d[7] (2934:2934:2934) (3374:3374:3374))
        (PORT d[8] (2810:2810:2810) (3270:3270:3270))
        (PORT d[9] (2356:2356:2356) (2684:2684:2684))
        (PORT d[10] (2266:2266:2266) (2638:2638:2638))
        (PORT d[11] (1564:1564:1564) (1839:1839:1839))
        (PORT d[12] (2353:2353:2353) (2676:2676:2676))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2211:2211:2211))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1989:1989:1989))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (2161:2161:2161))
        (PORT d[1] (2709:2709:2709) (3077:3077:3077))
        (PORT d[2] (1810:1810:1810) (2113:2113:2113))
        (PORT d[3] (2539:2539:2539) (2920:2920:2920))
        (PORT d[4] (2000:2000:2000) (2261:2261:2261))
        (PORT d[5] (1710:1710:1710) (2001:2001:2001))
        (PORT d[6] (1642:1642:1642) (1891:1891:1891))
        (PORT d[7] (2014:2014:2014) (2326:2326:2326))
        (PORT d[8] (3041:3041:3041) (3505:3505:3505))
        (PORT d[9] (3217:3217:3217) (3689:3689:3689))
        (PORT d[10] (2521:2521:2521) (2921:2921:2921))
        (PORT d[11] (2777:2777:2777) (3207:3207:3207))
        (PORT d[12] (1958:1958:1958) (2236:2236:2236))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2080:2080:2080))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1735:1735:1735))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2654:2654:2654))
        (PORT d[1] (2095:2095:2095) (2361:2361:2361))
        (PORT d[2] (2726:2726:2726) (3137:3137:3137))
        (PORT d[3] (1865:1865:1865) (2107:2107:2107))
        (PORT d[4] (3237:3237:3237) (3713:3713:3713))
        (PORT d[5] (1776:1776:1776) (2076:2076:2076))
        (PORT d[6] (1171:1171:1171) (1384:1384:1384))
        (PORT d[7] (2232:2232:2232) (2541:2541:2541))
        (PORT d[8] (3572:3572:3572) (4155:4155:4155))
        (PORT d[9] (2477:2477:2477) (2871:2871:2871))
        (PORT d[10] (3351:3351:3351) (3889:3889:3889))
        (PORT d[11] (2133:2133:2133) (2507:2507:2507))
        (PORT d[12] (1796:1796:1796) (2111:2111:2111))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2733:2733:2733))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1936:1936:1936))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2282:2282:2282))
        (PORT d[1] (2275:2275:2275) (2605:2605:2605))
        (PORT d[2] (2414:2414:2414) (2841:2841:2841))
        (PORT d[3] (2600:2600:2600) (2999:2999:2999))
        (PORT d[4] (2267:2267:2267) (2596:2596:2596))
        (PORT d[5] (1567:1567:1567) (1850:1850:1850))
        (PORT d[6] (3012:3012:3012) (3481:3481:3481))
        (PORT d[7] (2708:2708:2708) (3157:3157:3157))
        (PORT d[8] (1392:1392:1392) (1616:1616:1616))
        (PORT d[9] (3321:3321:3321) (3806:3806:3806))
        (PORT d[10] (2502:2502:2502) (2911:2911:2911))
        (PORT d[11] (2840:2840:2840) (3315:3315:3315))
        (PORT d[12] (2257:2257:2257) (2632:2632:2632))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1977:1977:1977))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1724:1724:1724))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2089:2089:2089))
        (PORT d[1] (1727:1727:1727) (1979:1979:1979))
        (PORT d[2] (2858:2858:2858) (3315:3315:3315))
        (PORT d[3] (3979:3979:3979) (4574:4574:4574))
        (PORT d[4] (3517:3517:3517) (4067:4067:4067))
        (PORT d[5] (2061:2061:2061) (2425:2425:2425))
        (PORT d[6] (1784:1784:1784) (2120:2120:2120))
        (PORT d[7] (1859:1859:1859) (2156:2156:2156))
        (PORT d[8] (3007:3007:3007) (3484:3484:3484))
        (PORT d[9] (2220:2220:2220) (2584:2584:2584))
        (PORT d[10] (1860:1860:1860) (2173:2173:2173))
        (PORT d[11] (2067:2067:2067) (2413:2413:2413))
        (PORT d[12] (2057:2057:2057) (2401:2401:2401))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2541:2541:2541))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2324:2324:2324) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2419:2419:2419))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2428:2428:2428))
        (PORT d[1] (2761:2761:2761) (3142:3142:3142))
        (PORT d[2] (1700:1700:1700) (1976:1976:1976))
        (PORT d[3] (2392:2392:2392) (2759:2759:2759))
        (PORT d[4] (2498:2498:2498) (2841:2841:2841))
        (PORT d[5] (1588:1588:1588) (1869:1869:1869))
        (PORT d[6] (1772:1772:1772) (2052:2052:2052))
        (PORT d[7] (2132:2132:2132) (2465:2465:2465))
        (PORT d[8] (2451:2451:2451) (2790:2790:2790))
        (PORT d[9] (3087:3087:3087) (3537:3537:3537))
        (PORT d[10] (3162:3162:3162) (3654:3654:3654))
        (PORT d[11] (1540:1540:1540) (1777:1777:1777))
        (PORT d[12] (2206:2206:2206) (2519:2519:2519))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1695:1695:1695))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (2109:2109:2109))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2955:2955:2955))
        (PORT d[1] (2751:2751:2751) (3120:3120:3120))
        (PORT d[2] (1683:1683:1683) (1925:1925:1925))
        (PORT d[3] (2966:2966:2966) (3383:3383:3383))
        (PORT d[4] (2556:2556:2556) (2942:2942:2942))
        (PORT d[5] (1963:1963:1963) (2273:2273:2273))
        (PORT d[6] (1547:1547:1547) (1818:1818:1818))
        (PORT d[7] (2929:2929:2929) (3363:3363:3363))
        (PORT d[8] (2820:2820:2820) (3274:3274:3274))
        (PORT d[9] (2377:2377:2377) (2713:2713:2713))
        (PORT d[10] (2274:2274:2274) (2647:2647:2647))
        (PORT d[11] (1734:1734:1734) (2032:2032:2032))
        (PORT d[12] (2509:2509:2509) (2847:2847:2847))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1899:1899:1899))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (386:386:386) (456:456:456))
        (PORT d[1] (390:390:390) (464:464:464))
        (PORT d[2] (383:383:383) (455:455:455))
        (PORT d[3] (398:398:398) (473:473:473))
        (PORT d[4] (383:383:383) (447:447:447))
        (PORT d[5] (382:382:382) (447:447:447))
        (PORT d[6] (375:375:375) (445:445:445))
        (PORT d[7] (383:383:383) (454:454:454))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (383:383:383) (459:459:459))
        (PORT d[1] (376:376:376) (451:451:451))
        (PORT d[2] (376:376:376) (451:451:451))
        (PORT d[3] (383:383:383) (459:459:459))
        (PORT d[4] (400:400:400) (483:483:483))
        (PORT d[5] (536:536:536) (628:628:628))
        (PORT d[6] (403:403:403) (485:485:485))
        (PORT d[7] (404:404:404) (488:488:488))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (669:669:669) (726:726:726))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (570:570:570) (654:654:654))
        (PORT d[1] (570:570:570) (654:654:654))
        (PORT d[2] (570:570:570) (654:654:654))
        (PORT d[3] (570:570:570) (654:654:654))
        (PORT d[4] (570:570:570) (654:654:654))
        (PORT d[5] (570:570:570) (654:654:654))
        (PORT d[6] (570:570:570) (654:654:654))
        (PORT d[7] (570:570:570) (654:654:654))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (414:414:414) (488:488:488))
        (PORT d[1] (402:402:402) (469:469:469))
        (PORT d[2] (402:402:402) (474:474:474))
        (PORT d[3] (407:407:407) (479:479:479))
        (PORT d[4] (390:390:390) (458:458:458))
        (PORT d[5] (392:392:392) (460:460:460))
        (PORT d[6] (432:432:432) (507:507:507))
        (PORT d[7] (398:398:398) (465:465:465))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (2000:2000:2000))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2580:2580:2580))
        (PORT d[1] (3186:3186:3186) (3619:3619:3619))
        (PORT d[2] (1777:1777:1777) (2070:2070:2070))
        (PORT d[3] (2266:2266:2266) (2625:2625:2625))
        (PORT d[4] (2376:2376:2376) (2692:2692:2692))
        (PORT d[5] (1159:1159:1159) (1372:1372:1372))
        (PORT d[6] (2057:2057:2057) (2368:2368:2368))
        (PORT d[7] (2381:2381:2381) (2749:2749:2749))
        (PORT d[8] (3446:3446:3446) (3976:3976:3976))
        (PORT d[9] (2522:2522:2522) (2895:2895:2895))
        (PORT d[10] (2295:2295:2295) (2662:2662:2662))
        (PORT d[11] (1767:1767:1767) (2053:2053:2053))
        (PORT d[12] (2329:2329:2329) (2656:2656:2656))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (2159:2159:2159))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1578:1578:1578))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2630:2630:2630))
        (PORT d[1] (2745:2745:2745) (3094:3094:3094))
        (PORT d[2] (2027:2027:2027) (2345:2345:2345))
        (PORT d[3] (1499:1499:1499) (1685:1685:1685))
        (PORT d[4] (3595:3595:3595) (4119:4119:4119))
        (PORT d[5] (1543:1543:1543) (1799:1799:1799))
        (PORT d[6] (1384:1384:1384) (1635:1635:1635))
        (PORT d[7] (2589:2589:2589) (2947:2947:2947))
        (PORT d[8] (3926:3926:3926) (4557:4557:4557))
        (PORT d[9] (2492:2492:2492) (2868:2868:2868))
        (PORT d[10] (2061:2061:2061) (2413:2413:2413))
        (PORT d[11] (2511:2511:2511) (2940:2940:2940))
        (PORT d[12] (2155:2155:2155) (2516:2516:2516))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1743:1743:1743))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2277:2277:2277))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1922:1922:1922))
        (PORT d[1] (2501:2501:2501) (2809:2809:2809))
        (PORT d[2] (2674:2674:2674) (3117:3117:3117))
        (PORT d[3] (975:975:975) (1113:1113:1113))
        (PORT d[4] (1315:1315:1315) (1510:1510:1510))
        (PORT d[5] (1026:1026:1026) (1229:1229:1229))
        (PORT d[6] (2636:2636:2636) (3052:3052:3052))
        (PORT d[7] (2290:2290:2290) (2661:2661:2661))
        (PORT d[8] (1958:1958:1958) (2224:2224:2224))
        (PORT d[9] (1457:1457:1457) (1653:1653:1653))
        (PORT d[10] (2408:2408:2408) (2801:2801:2801))
        (PORT d[11] (3164:3164:3164) (3674:3674:3674))
        (PORT d[12] (2093:2093:2093) (2361:2361:2361))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1907:1907:1907))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1142:1142:1142))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (2373:2373:2373))
        (PORT d[1] (2250:2250:2250) (2546:2546:2546))
        (PORT d[2] (1007:1007:1007) (1160:1160:1160))
        (PORT d[3] (1024:1024:1024) (1176:1176:1176))
        (PORT d[4] (1220:1220:1220) (1390:1390:1390))
        (PORT d[5] (2126:2126:2126) (2475:2475:2475))
        (PORT d[6] (1247:1247:1247) (1468:1468:1468))
        (PORT d[7] (2191:2191:2191) (2510:2510:2510))
        (PORT d[8] (2107:2107:2107) (2412:2412:2412))
        (PORT d[9] (2024:2024:2024) (2309:2309:2309))
        (PORT d[10] (1836:1836:1836) (2150:2150:2150))
        (PORT d[11] (1597:1597:1597) (1897:1897:1897))
        (PORT d[12] (1992:1992:1992) (2267:2267:2267))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1126:1126:1126))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2388:2388:2388) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2561:2561:2561))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2653:2653:2653))
        (PORT d[1] (2458:2458:2458) (2822:2822:2822))
        (PORT d[2] (2814:2814:2814) (3300:3300:3300))
        (PORT d[3] (3173:3173:3173) (3662:3662:3662))
        (PORT d[4] (2806:2806:2806) (3212:3212:3212))
        (PORT d[5] (1918:1918:1918) (2252:2252:2252))
        (PORT d[6] (3262:3262:3262) (3764:3764:3764))
        (PORT d[7] (3246:3246:3246) (3762:3762:3762))
        (PORT d[8] (1982:1982:1982) (2280:2280:2280))
        (PORT d[9] (3698:3698:3698) (4237:4237:4237))
        (PORT d[10] (2381:2381:2381) (2737:2737:2737))
        (PORT d[11] (2249:2249:2249) (2624:2624:2624))
        (PORT d[12] (1899:1899:1899) (2224:2224:2224))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2129:2129:2129))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2245:2245:2245))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2049:2049:2049))
        (PORT d[1] (2083:2083:2083) (2382:2382:2382))
        (PORT d[2] (2791:2791:2791) (3235:3235:3235))
        (PORT d[3] (4505:4505:4505) (5164:5164:5164))
        (PORT d[4] (3553:3553:3553) (4101:4101:4101))
        (PORT d[5] (2393:2393:2393) (2795:2795:2795))
        (PORT d[6] (2009:2009:2009) (2368:2368:2368))
        (PORT d[7] (2365:2365:2365) (2719:2719:2719))
        (PORT d[8] (3360:3360:3360) (3874:3874:3874))
        (PORT d[9] (1975:1975:1975) (2310:2310:2310))
        (PORT d[10] (2165:2165:2165) (2538:2538:2538))
        (PORT d[11] (2430:2430:2430) (2827:2827:2827))
        (PORT d[12] (2589:2589:2589) (3008:3008:3008))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2152:2152:2152))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2519:2519:2519))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2141:2141:2141))
        (PORT d[1] (2260:2260:2260) (2569:2569:2569))
        (PORT d[2] (3529:3529:3529) (4106:4106:4106))
        (PORT d[3] (2891:2891:2891) (3333:3333:3333))
        (PORT d[4] (2147:2147:2147) (2465:2465:2465))
        (PORT d[5] (886:886:886) (1042:1042:1042))
        (PORT d[6] (2564:2564:2564) (2983:2983:2983))
        (PORT d[7] (3534:3534:3534) (4104:4104:4104))
        (PORT d[8] (1757:1757:1757) (2029:2029:2029))
        (PORT d[9] (1456:1456:1456) (1658:1658:1658))
        (PORT d[10] (1719:1719:1719) (1972:1972:1972))
        (PORT d[11] (2299:2299:2299) (2672:2672:2672))
        (PORT d[12] (1008:1008:1008) (1154:1154:1154))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1034:1034:1034))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2386:2386:2386) (2413:2413:2413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1368:1368:1368))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1768:1768:1768))
        (PORT d[1] (799:799:799) (941:941:941))
        (PORT d[2] (1122:1122:1122) (1312:1312:1312))
        (PORT d[3] (794:794:794) (942:942:942))
        (PORT d[4] (2258:2258:2258) (2612:2612:2612))
        (PORT d[5] (2201:2201:2201) (2577:2577:2577))
        (PORT d[6] (2938:2938:2938) (3441:3441:3441))
        (PORT d[7] (772:772:772) (915:915:915))
        (PORT d[8] (1069:1069:1069) (1252:1252:1252))
        (PORT d[9] (716:716:716) (846:846:846))
        (PORT d[10] (837:837:837) (974:974:974))
        (PORT d[11] (702:702:702) (831:831:831))
        (PORT d[12] (1087:1087:1087) (1263:1263:1263))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1256:1256:1256))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2387:2387:2387) (2414:2414:2414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1694:1694:1694))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2396:2396:2396))
        (PORT d[1] (3766:3766:3766) (4324:4324:4324))
        (PORT d[2] (2036:2036:2036) (2352:2352:2352))
        (PORT d[3] (3148:3148:3148) (3642:3642:3642))
        (PORT d[4] (3305:3305:3305) (3787:3787:3787))
        (PORT d[5] (2153:2153:2153) (2496:2496:2496))
        (PORT d[6] (2967:2967:2967) (3450:3450:3450))
        (PORT d[7] (2227:2227:2227) (2554:2554:2554))
        (PORT d[8] (2847:2847:2847) (3312:3312:3312))
        (PORT d[9] (2998:2998:2998) (3465:3465:3465))
        (PORT d[10] (1991:1991:1991) (2334:2334:2334))
        (PORT d[11] (1750:1750:1750) (2044:2044:2044))
        (PORT d[12] (1878:1878:1878) (2151:2151:2151))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1496:1496:1496))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2029:2029:2029))
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2449:2449:2449))
        (PORT d[1] (3335:3335:3335) (3804:3804:3804))
        (PORT d[2] (2003:2003:2003) (2317:2317:2317))
        (PORT d[3] (2706:2706:2706) (3108:3108:3108))
        (PORT d[4] (3017:3017:3017) (3490:3490:3490))
        (PORT d[5] (1975:1975:1975) (2305:2305:2305))
        (PORT d[6] (1725:1725:1725) (2029:2029:2029))
        (PORT d[7] (2698:2698:2698) (3111:3111:3111))
        (PORT d[8] (3285:3285:3285) (3801:3801:3801))
        (PORT d[9] (3233:3233:3233) (3730:3730:3730))
        (PORT d[10] (2288:2288:2288) (2685:2685:2685))
        (PORT d[11] (3202:3202:3202) (3769:3769:3769))
        (PORT d[12] (3445:3445:3445) (3983:3983:3983))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1567:1567:1567))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2335:2335:2335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1942:1942:1942))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2263:2263:2263) (2597:2597:2597))
        (PORT d[1] (4177:4177:4177) (4794:4794:4794))
        (PORT d[2] (1336:1336:1336) (1557:1557:1557))
        (PORT d[3] (3665:3665:3665) (4231:4231:4231))
        (PORT d[4] (3834:3834:3834) (4385:4385:4385))
        (PORT d[5] (1549:1549:1549) (1821:1821:1821))
        (PORT d[6] (2470:2470:2470) (2847:2847:2847))
        (PORT d[7] (2248:2248:2248) (2575:2575:2575))
        (PORT d[8] (3141:3141:3141) (3665:3665:3665))
        (PORT d[9] (3283:3283:3283) (3770:3770:3770))
        (PORT d[10] (2504:2504:2504) (2902:2902:2902))
        (PORT d[11] (1754:1754:1754) (2035:2035:2035))
        (PORT d[12] (1333:1333:1333) (1533:1533:1533))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1568:1568:1568))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2743:2743:2743))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3889:3889:3889))
        (PORT d[1] (3185:3185:3185) (3596:3596:3596))
        (PORT d[2] (1822:1822:1822) (2123:2123:2123))
        (PORT d[3] (1829:1829:1829) (2063:2063:2063))
        (PORT d[4] (2801:2801:2801) (3243:3243:3243))
        (PORT d[5] (1599:1599:1599) (1869:1869:1869))
        (PORT d[6] (1324:1324:1324) (1554:1554:1554))
        (PORT d[7] (2715:2715:2715) (3129:3129:3129))
        (PORT d[8] (2933:2933:2933) (3402:3402:3402))
        (PORT d[9] (2701:2701:2701) (3114:3114:3114))
        (PORT d[10] (2100:2100:2100) (2461:2461:2461))
        (PORT d[11] (2419:2419:2419) (2861:2861:2861))
        (PORT d[12] (4002:4002:4002) (4618:4618:4618))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1582:1582:1582) (1745:1745:1745))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2167:2167:2167))
        (PORT clk (1291:1291:1291) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (2007:2007:2007))
        (PORT d[1] (3023:3023:3023) (3477:3477:3477))
        (PORT d[2] (1851:1851:1851) (2166:2166:2166))
        (PORT d[3] (3501:3501:3501) (4067:4067:4067))
        (PORT d[4] (4144:4144:4144) (4746:4746:4746))
        (PORT d[5] (2221:2221:2221) (2614:2614:2614))
        (PORT d[6] (3824:3824:3824) (4461:4461:4461))
        (PORT d[7] (4001:4001:4001) (4664:4664:4664))
        (PORT d[8] (2784:2784:2784) (3203:3203:3203))
        (PORT d[9] (3588:3588:3588) (4156:4156:4156))
        (PORT d[10] (1761:1761:1761) (2022:2022:2022))
        (PORT d[11] (3090:3090:3090) (3616:3616:3616))
        (PORT d[12] (2198:2198:2198) (2560:2560:2560))
        (PORT clk (1289:1289:1289) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (2024:2024:2024))
        (PORT clk (1289:1289:1289) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2304:2304:2304) (2327:2327:2327))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1971:1971:1971))
        (PORT clk (1292:1292:1292) (1315:1315:1315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2579:2579:2579))
        (PORT d[1] (3305:3305:3305) (3789:3789:3789))
        (PORT d[2] (2497:2497:2497) (2912:2912:2912))
        (PORT d[3] (3375:3375:3375) (3896:3896:3896))
        (PORT d[4] (2916:2916:2916) (3384:3384:3384))
        (PORT d[5] (1759:1759:1759) (2029:2029:2029))
        (PORT d[6] (2283:2283:2283) (2680:2680:2680))
        (PORT d[7] (3148:3148:3148) (3642:3642:3642))
        (PORT d[8] (2793:2793:2793) (3244:3244:3244))
        (PORT d[9] (2751:2751:2751) (3205:3205:3205))
        (PORT d[10] (3048:3048:3048) (3563:3563:3563))
        (PORT d[11] (2623:2623:2623) (3087:3087:3087))
        (PORT d[12] (3261:3261:3261) (3845:3845:3845))
        (PORT clk (1291:1291:1291) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2529:2529:2529))
        (PORT clk (1291:1291:1291) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2305:2305:2305) (2328:2328:2328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1895:1895:1895))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1094:1094:1094))
        (PORT d[1] (1378:1378:1378) (1551:1551:1551))
        (PORT d[2] (2089:2089:2089) (2425:2425:2425))
        (PORT d[3] (3781:3781:3781) (4379:4379:4379))
        (PORT d[4] (493:493:493) (565:565:565))
        (PORT d[5] (1171:1171:1171) (1388:1388:1388))
        (PORT d[6] (788:788:788) (896:896:896))
        (PORT d[7] (689:689:689) (780:780:780))
        (PORT d[8] (3539:3539:3539) (4108:4108:4108))
        (PORT d[9] (1866:1866:1866) (2122:2122:2122))
        (PORT d[10] (1152:1152:1152) (1317:1317:1317))
        (PORT d[11] (2014:2014:2014) (2338:2338:2338))
        (PORT d[12] (1784:1784:1784) (2017:2017:2017))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (2049:2049:2049))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1248:1248:1248))
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2856:2856:2856))
        (PORT d[1] (992:992:992) (1139:1139:1139))
        (PORT d[2] (1893:1893:1893) (2213:2213:2213))
        (PORT d[3] (1277:1277:1277) (1463:1463:1463))
        (PORT d[4] (2559:2559:2559) (2936:2936:2936))
        (PORT d[5] (1632:1632:1632) (1872:1872:1872))
        (PORT d[6] (1449:1449:1449) (1704:1704:1704))
        (PORT d[7] (2692:2692:2692) (3109:3109:3109))
        (PORT d[8] (2662:2662:2662) (3048:3048:3048))
        (PORT d[9] (3073:3073:3073) (3549:3549:3549))
        (PORT d[10] (2143:2143:2143) (2516:2516:2516))
        (PORT d[11] (2605:2605:2605) (3078:3078:3078))
        (PORT d[12] (2349:2349:2349) (2760:2760:2760))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1477:1477:1477))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2430:2430:2430))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1898:1898:1898))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (913:913:913))
        (PORT d[1] (1371:1371:1371) (1548:1548:1548))
        (PORT d[2] (689:689:689) (791:791:791))
        (PORT d[3] (639:639:639) (718:718:718))
        (PORT d[4] (1138:1138:1138) (1283:1283:1283))
        (PORT d[5] (1160:1160:1160) (1375:1375:1375))
        (PORT d[6] (1247:1247:1247) (1414:1414:1414))
        (PORT d[7] (669:669:669) (759:759:759))
        (PORT d[8] (2346:2346:2346) (2670:2670:2670))
        (PORT d[9] (1835:1835:1835) (2088:2088:2088))
        (PORT d[10] (968:968:968) (1105:1105:1105))
        (PORT d[11] (2022:2022:2022) (2342:2342:2342))
        (PORT d[12] (622:622:622) (704:704:704))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1257:1257:1257))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2401:2401:2401) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1282:1282:1282))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (3060:3060:3060))
        (PORT d[1] (932:932:932) (1059:1059:1059))
        (PORT d[2] (2048:2048:2048) (2385:2385:2385))
        (PORT d[3] (1080:1080:1080) (1228:1228:1228))
        (PORT d[4] (2232:2232:2232) (2586:2586:2586))
        (PORT d[5] (1667:1667:1667) (1917:1917:1917))
        (PORT d[6] (1439:1439:1439) (1698:1698:1698))
        (PORT d[7] (2611:2611:2611) (3018:3018:3018))
        (PORT d[8] (2499:2499:2499) (2865:2865:2865))
        (PORT d[9] (2559:2559:2559) (2920:2920:2920))
        (PORT d[10] (2328:2328:2328) (2732:2732:2732))
        (PORT d[11] (2124:2124:2124) (2494:2494:2494))
        (PORT d[12] (2344:2344:2344) (2660:2660:2660))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (948:948:948) (1016:1016:1016))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2986:2986:2986))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1741:1741:1741) (1978:1978:1978))
        (PORT d[1] (3561:3561:3561) (4087:4087:4087))
        (PORT d[2] (2198:2198:2198) (2573:2573:2573))
        (PORT d[3] (4032:4032:4032) (4665:4665:4665))
        (PORT d[4] (3743:3743:3743) (4264:4264:4264))
        (PORT d[5] (1392:1392:1392) (1580:1580:1580))
        (PORT d[6] (4317:4317:4317) (5032:5032:5032))
        (PORT d[7] (2736:2736:2736) (3195:3195:3195))
        (PORT d[8] (2557:2557:2557) (2926:2926:2926))
        (PORT d[9] (2697:2697:2697) (3090:3090:3090))
        (PORT d[10] (1076:1076:1076) (1238:1238:1238))
        (PORT d[11] (2520:2520:2520) (2948:2948:2948))
        (PORT d[12] (2499:2499:2499) (2919:2919:2919))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1606:1606:1606))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2558:2558:2558))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2777:2777:2777))
        (PORT d[1] (3831:3831:3831) (4384:4384:4384))
        (PORT d[2] (2110:2110:2110) (2464:2464:2464))
        (PORT d[3] (1923:1923:1923) (2214:2214:2214))
        (PORT d[4] (2840:2840:2840) (3295:3295:3295))
        (PORT d[5] (1691:1691:1691) (1949:1949:1949))
        (PORT d[6] (3027:3027:3027) (3542:3542:3542))
        (PORT d[7] (2788:2788:2788) (3213:3213:3213))
        (PORT d[8] (2815:2815:2815) (3266:3266:3266))
        (PORT d[9] (3442:3442:3442) (3989:3989:3989))
        (PORT d[10] (3355:3355:3355) (3907:3907:3907))
        (PORT d[11] (2098:2098:2098) (2487:2487:2487))
        (PORT d[12] (3688:3688:3688) (4349:4349:4349))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1179:1179:1179))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2376:2376:2376) (2403:2403:2403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1713:1713:1713))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1070:1070:1070))
        (PORT d[1] (1225:1225:1225) (1378:1378:1378))
        (PORT d[2] (533:533:533) (610:610:610))
        (PORT d[3] (479:479:479) (548:548:548))
        (PORT d[4] (331:331:331) (378:378:378))
        (PORT d[5] (1193:1193:1193) (1415:1415:1415))
        (PORT d[6] (1238:1238:1238) (1403:1403:1403))
        (PORT d[7] (506:506:506) (575:575:575))
        (PORT d[8] (2049:2049:2049) (2380:2380:2380))
        (PORT d[9] (1674:1674:1674) (1903:1903:1903))
        (PORT d[10] (1131:1131:1131) (1295:1295:1295))
        (PORT d[11] (797:797:797) (911:911:911))
        (PORT d[12] (1607:1607:1607) (1816:1816:1816))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (781:781:781) (833:833:833))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2425:2425:2425))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (911:911:911))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (3075:3075:3075))
        (PORT d[1] (811:811:811) (933:933:933))
        (PORT d[2] (2069:2069:2069) (2412:2412:2412))
        (PORT d[3] (1088:1088:1088) (1244:1244:1244))
        (PORT d[4] (790:790:790) (904:904:904))
        (PORT d[5] (1132:1132:1132) (1299:1299:1299))
        (PORT d[6] (1263:1263:1263) (1494:1494:1494))
        (PORT d[7] (2582:2582:2582) (2957:2957:2957))
        (PORT d[8] (2511:2511:2511) (2884:2884:2884))
        (PORT d[9] (2564:2564:2564) (2927:2927:2927))
        (PORT d[10] (2316:2316:2316) (2714:2714:2714))
        (PORT d[11] (1961:1961:1961) (2311:2311:2311))
        (PORT d[12] (2521:2521:2521) (2954:2954:2954))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (813:813:813))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2549:2549:2549))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2798:2798:2798))
        (PORT d[1] (3579:3579:3579) (4071:4071:4071))
        (PORT d[2] (1157:1157:1157) (1347:1347:1347))
        (PORT d[3] (3996:3996:3996) (4604:4604:4604))
        (PORT d[4] (2911:2911:2911) (3303:3303:3303))
        (PORT d[5] (1363:1363:1363) (1609:1609:1609))
        (PORT d[6] (2596:2596:2596) (2985:2985:2985))
        (PORT d[7] (2432:2432:2432) (2787:2787:2787))
        (PORT d[8] (3310:3310:3310) (3856:3856:3856))
        (PORT d[9] (3102:3102:3102) (3565:3565:3565))
        (PORT d[10] (2477:2477:2477) (2869:2869:2869))
        (PORT d[11] (1040:1040:1040) (1167:1167:1167))
        (PORT d[12] (1533:1533:1533) (1766:1766:1766))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1439:1439:1439))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2382:2382:2382) (2406:2406:2406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2929:2929:2929))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (4089:4089:4089))
        (PORT d[1] (3002:3002:3002) (3377:3377:3377))
        (PORT d[2] (1973:1973:1973) (2280:2280:2280))
        (PORT d[3] (2484:2484:2484) (2845:2845:2845))
        (PORT d[4] (3008:3008:3008) (3480:3480:3480))
        (PORT d[5] (1568:1568:1568) (1833:1833:1833))
        (PORT d[6] (1145:1145:1145) (1349:1349:1349))
        (PORT d[7] (2883:2883:2883) (3319:3319:3319))
        (PORT d[8] (2529:2529:2529) (2929:2929:2929))
        (PORT d[9] (2707:2707:2707) (3124:3124:3124))
        (PORT d[10] (1955:1955:1955) (2299:2299:2299))
        (PORT d[11] (2608:2608:2608) (3080:3080:3080))
        (PORT d[12] (4186:4186:4186) (4825:4825:4825))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2655:2655:2655))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2141:2141:2141))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2773:2773:2773))
        (PORT d[1] (3219:3219:3219) (3659:3659:3659))
        (PORT d[2] (1935:1935:1935) (2253:2253:2253))
        (PORT d[3] (2425:2425:2425) (2793:2793:2793))
        (PORT d[4] (2546:2546:2546) (2884:2884:2884))
        (PORT d[5] (1007:1007:1007) (1201:1201:1201))
        (PORT d[6] (2226:2226:2226) (2559:2559:2559))
        (PORT d[7] (2565:2565:2565) (2963:2963:2963))
        (PORT d[8] (3620:3620:3620) (4170:4170:4170))
        (PORT d[9] (2706:2706:2706) (3104:3104:3104))
        (PORT d[10] (2475:2475:2475) (2872:2872:2872))
        (PORT d[11] (2257:2257:2257) (2607:2607:2607))
        (PORT d[12] (1656:1656:1656) (1917:1917:1917))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (863:863:863) (949:949:949))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1761:1761:1761))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2848:2848:2848))
        (PORT d[1] (2611:2611:2611) (2935:2935:2935))
        (PORT d[2] (2201:2201:2201) (2542:2542:2542))
        (PORT d[3] (1588:1588:1588) (1783:1783:1783))
        (PORT d[4] (3777:3777:3777) (4325:4325:4325))
        (PORT d[5] (1372:1372:1372) (1603:1603:1603))
        (PORT d[6] (1138:1138:1138) (1342:1342:1342))
        (PORT d[7] (2774:2774:2774) (3160:3160:3160))
        (PORT d[8] (2555:2555:2555) (2960:2960:2960))
        (PORT d[9] (2869:2869:2869) (3319:3319:3319))
        (PORT d[10] (2075:2075:2075) (2434:2434:2434))
        (PORT d[11] (2988:2988:2988) (3515:3515:3515))
        (PORT d[12] (2345:2345:2345) (2730:2730:2730))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2720:2720:2720))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2293:2293:2293))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2123:2123:2123))
        (PORT d[1] (2690:2690:2690) (3038:3038:3038))
        (PORT d[2] (1037:1037:1037) (1190:1190:1190))
        (PORT d[3] (957:957:957) (1093:1093:1093))
        (PORT d[4] (1467:1467:1467) (1676:1676:1676))
        (PORT d[5] (1099:1099:1099) (1303:1303:1303))
        (PORT d[6] (2839:2839:2839) (3290:3290:3290))
        (PORT d[7] (860:860:860) (976:976:976))
        (PORT d[8] (1980:1980:1980) (2253:2253:2253))
        (PORT d[9] (1291:1291:1291) (1461:1461:1461))
        (PORT d[10] (2429:2429:2429) (2830:2830:2830))
        (PORT d[11] (1022:1022:1022) (1169:1169:1169))
        (PORT d[12] (2085:2085:2085) (2351:2351:2351))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (756:756:756) (802:802:802))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (893:893:893))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (890:890:890) (1016:1016:1016))
        (PORT d[1] (2251:2251:2251) (2553:2553:2553))
        (PORT d[2] (998:998:998) (1150:1150:1150))
        (PORT d[3] (1005:1005:1005) (1153:1153:1153))
        (PORT d[4] (1365:1365:1365) (1553:1553:1553))
        (PORT d[5] (2130:2130:2130) (2481:2481:2481))
        (PORT d[6] (1093:1093:1093) (1289:1289:1289))
        (PORT d[7] (2528:2528:2528) (2894:2894:2894))
        (PORT d[8] (2126:2126:2126) (2436:2436:2436))
        (PORT d[9] (2188:2188:2188) (2493:2493:2493))
        (PORT d[10] (2148:2148:2148) (2508:2508:2508))
        (PORT d[11] (1765:1765:1765) (2084:2084:2084))
        (PORT d[12] (1978:1978:1978) (2243:2243:2243))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (727:727:727) (766:766:766))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2337:2337:2337))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2992:2992:2992))
        (PORT d[1] (3397:3397:3397) (3861:3861:3861))
        (PORT d[2] (1134:1134:1134) (1320:1320:1320))
        (PORT d[3] (4026:4026:4026) (4640:4640:4640))
        (PORT d[4] (2736:2736:2736) (3103:3103:3103))
        (PORT d[5] (1178:1178:1178) (1397:1397:1397))
        (PORT d[6] (2411:2411:2411) (2773:2773:2773))
        (PORT d[7] (2913:2913:2913) (3362:3362:3362))
        (PORT d[8] (3481:3481:3481) (4045:4045:4045))
        (PORT d[9] (2903:2903:2903) (3332:3332:3332))
        (PORT d[10] (2497:2497:2497) (2893:2893:2893))
        (PORT d[11] (1289:1289:1289) (1492:1492:1492))
        (PORT d[12] (1687:1687:1687) (1953:1953:1953))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1221:1221:1221))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2407:2407:2407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1960:1960:1960))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (3237:3237:3237))
        (PORT d[1] (2960:2960:2960) (3326:3326:3326))
        (PORT d[2] (1974:1974:1974) (2276:2276:2276))
        (PORT d[3] (1476:1476:1476) (1667:1667:1667))
        (PORT d[4] (3183:3183:3183) (3678:3678:3678))
        (PORT d[5] (1410:1410:1410) (1658:1658:1658))
        (PORT d[6] (983:983:983) (1166:1166:1166))
        (PORT d[7] (2956:2956:2956) (3365:3365:3365))
        (PORT d[8] (3285:3285:3285) (3797:3797:3797))
        (PORT d[9] (3058:3058:3058) (3534:3534:3534))
        (PORT d[10] (2116:2116:2116) (2480:2480:2480))
        (PORT d[11] (2800:2800:2800) (3302:3302:3302))
        (PORT d[12] (2532:2532:2532) (2942:2942:2942))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1691:1691:1691))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2408:2408:2408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (2028:2028:2028))
        (PORT clk (1389:1389:1389) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (680:680:680) (768:768:768))
        (PORT d[1] (1402:1402:1402) (1580:1580:1580))
        (PORT d[2] (710:710:710) (813:813:813))
        (PORT d[3] (648:648:648) (737:737:737))
        (PORT d[4] (508:508:508) (586:586:586))
        (PORT d[5] (1029:1029:1029) (1232:1232:1232))
        (PORT d[6] (1083:1083:1083) (1227:1227:1227))
        (PORT d[7] (690:690:690) (784:784:784))
        (PORT d[8] (2316:2316:2316) (2631:2631:2631))
        (PORT d[9] (1674:1674:1674) (1906:1906:1906))
        (PORT d[10] (778:778:778) (883:883:883))
        (PORT d[11] (835:835:835) (960:960:960))
        (PORT d[12] (1588:1588:1588) (1793:1793:1793))
        (PORT clk (1387:1387:1387) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (617:617:617))
        (PORT clk (1387:1387:1387) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2426:2426:2426))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (925:925:925))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2159:2159:2159))
        (PORT d[1] (647:647:647) (736:736:736))
        (PORT d[2] (656:656:656) (760:760:760))
        (PORT d[3] (642:642:642) (731:731:731))
        (PORT d[4] (650:650:650) (749:749:749))
        (PORT d[5] (1104:1104:1104) (1262:1262:1262))
        (PORT d[6] (1090:1090:1090) (1297:1297:1297))
        (PORT d[7] (2585:2585:2585) (2963:2963:2963))
        (PORT d[8] (636:636:636) (738:738:738))
        (PORT d[9] (2394:2394:2394) (2731:2731:2731))
        (PORT d[10] (2361:2361:2361) (2751:2751:2751))
        (PORT d[11] (1941:1941:1941) (2282:2282:2282))
        (PORT d[12] (2328:2328:2328) (2641:2641:2641))
        (PORT clk (1389:1389:1389) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (804:804:804))
        (PORT clk (1389:1389:1389) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2427:2427:2427))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (2019:2019:2019))
        (PORT d[1] (575:575:575) (676:676:676))
        (PORT d[2] (1168:1168:1168) (1351:1351:1351))
        (PORT d[3] (954:954:954) (1099:1099:1099))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1354:1354:1354))
        (PORT d[1] (669:669:669) (769:769:769))
        (PORT d[2] (3029:3029:3029) (3547:3547:3547))
        (PORT d[3] (1054:1054:1054) (1210:1210:1210))
        (PORT d[4] (628:628:628) (724:724:724))
        (PORT d[5] (526:526:526) (613:613:613))
        (PORT d[6] (2006:2006:2006) (2330:2330:2330))
        (PORT d[7] (3131:3131:3131) (3610:3610:3610))
        (PORT d[8] (2148:2148:2148) (2478:2478:2478))
        (PORT d[9] (1830:1830:1830) (2086:2086:2086))
        (PORT d[10] (495:495:495) (575:575:575))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (724:724:724) (771:771:771))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2402:2402:2402) (2428:2428:2428))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2361:2361:2361))
        (PORT d[1] (668:668:668) (782:782:782))
        (PORT d[2] (1590:1590:1590) (1842:1842:1842))
        (PORT d[3] (789:789:789) (926:926:926))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1883:1883:1883))
        (PORT d[1] (577:577:577) (687:687:687))
        (PORT d[2] (542:542:542) (641:641:641))
        (PORT d[3] (723:723:723) (848:848:848))
        (PORT d[4] (753:753:753) (887:887:887))
        (PORT d[5] (545:545:545) (650:650:650))
        (PORT d[6] (423:423:423) (510:510:510))
        (PORT d[7] (414:414:414) (502:502:502))
        (PORT d[8] (504:504:504) (595:595:595))
        (PORT d[9] (1098:1098:1098) (1287:1287:1287))
        (PORT d[10] (1059:1059:1059) (1233:1233:1233))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (962:962:962))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2403:2403:2403) (2429:2429:2429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1615:1615:1615))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2168:2168:2168))
        (PORT d[1] (3623:3623:3623) (4163:4163:4163))
        (PORT d[2] (2058:2058:2058) (2382:2382:2382))
        (PORT d[3] (2985:2985:2985) (3455:3455:3455))
        (PORT d[4] (3492:3492:3492) (3991:3991:3991))
        (PORT d[5] (2433:2433:2433) (2818:2818:2818))
        (PORT d[6] (3251:3251:3251) (3778:3778:3778))
        (PORT d[7] (2384:2384:2384) (2724:2724:2724))
        (PORT d[8] (2736:2736:2736) (3189:3189:3189))
        (PORT d[9] (2983:2983:2983) (3441:3441:3441))
        (PORT d[10] (1992:1992:1992) (2335:2335:2335))
        (PORT d[11] (1952:1952:1952) (2272:2272:2272))
        (PORT d[12] (1760:1760:1760) (2025:2025:2025))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1586:1586:1586))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2342:2342:2342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2318:2318:2318))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (3256:3256:3256))
        (PORT d[1] (3314:3314:3314) (3776:3776:3776))
        (PORT d[2] (2004:2004:2004) (2318:2318:2318))
        (PORT d[3] (3061:3061:3061) (3509:3509:3509))
        (PORT d[4] (3029:3029:3029) (3506:3506:3506))
        (PORT d[5] (1815:1815:1815) (2126:2126:2126))
        (PORT d[6] (1721:1721:1721) (2019:2019:2019))
        (PORT d[7] (2886:2886:2886) (3322:3322:3322))
        (PORT d[8] (3309:3309:3309) (3835:3835:3835))
        (PORT d[9] (3234:3234:3234) (3731:3731:3731))
        (PORT d[10] (2268:2268:2268) (2657:2657:2657))
        (PORT d[11] (3216:3216:3216) (3788:3788:3788))
        (PORT d[12] (3451:3451:3451) (3986:3986:3986))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2092:2092:2092))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2318:2318:2318) (2343:2343:2343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1711:1711:1711))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (873:873:873))
        (PORT d[1] (1394:1394:1394) (1577:1577:1577))
        (PORT d[2] (1920:1920:1920) (2229:2229:2229))
        (PORT d[3] (3604:3604:3604) (4176:4176:4176))
        (PORT d[4] (958:958:958) (1082:1082:1082))
        (PORT d[5] (1177:1177:1177) (1393:1393:1393))
        (PORT d[6] (789:789:789) (902:902:902))
        (PORT d[7] (3037:3037:3037) (3496:3496:3496))
        (PORT d[8] (3547:3547:3547) (4118:4118:4118))
        (PORT d[9] (3366:3366:3366) (3885:3885:3885))
        (PORT d[10] (1146:1146:1146) (1305:1305:1305))
        (PORT d[11] (1838:1838:1838) (2135:2135:2135))
        (PORT d[12] (802:802:802) (908:908:908))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1252:1252:1252))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1106:1106:1106))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2383:2383:2383))
        (PORT d[1] (970:970:970) (1109:1109:1109))
        (PORT d[2] (1868:1868:1868) (2181:2181:2181))
        (PORT d[3] (1279:1279:1279) (1460:1460:1460))
        (PORT d[4] (2395:2395:2395) (2762:2762:2762))
        (PORT d[5] (1452:1452:1452) (1670:1670:1670))
        (PORT d[6] (2605:2605:2605) (3045:3045:3045))
        (PORT d[7] (2703:2703:2703) (3123:3123:3123))
        (PORT d[8] (2673:2673:2673) (3062:3062:3062))
        (PORT d[9] (2892:2892:2892) (3338:3338:3338))
        (PORT d[10] (2152:2152:2152) (2529:2529:2529))
        (PORT d[11] (2607:2607:2607) (3083:3083:3083))
        (PORT d[12] (2312:2312:2312) (2710:2710:2710))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1328:1328:1328))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1444:1444:1444))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3080:3080:3080))
        (PORT d[1] (4110:4110:4110) (4709:4709:4709))
        (PORT d[2] (1585:1585:1585) (1864:1864:1864))
        (PORT d[3] (3246:3246:3246) (3767:3767:3767))
        (PORT d[4] (4990:4990:4990) (5731:5731:5731))
        (PORT d[5] (2367:2367:2367) (2792:2792:2792))
        (PORT d[6] (3514:3514:3514) (4070:4070:4070))
        (PORT d[7] (2039:2039:2039) (2367:2367:2367))
        (PORT d[8] (2908:2908:2908) (3393:3393:3393))
        (PORT d[9] (3220:3220:3220) (3719:3719:3719))
        (PORT d[10] (2429:2429:2429) (2832:2832:2832))
        (PORT d[11] (2301:2301:2301) (2657:2657:2657))
        (PORT d[12] (1465:1465:1465) (1692:1692:1692))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1479:1479:1479))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2315:2315:2315))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2540:2540:2540))
        (PORT d[1] (1759:1759:1759) (2060:2060:2060))
        (PORT d[2] (2235:2235:2235) (2596:2596:2596))
        (PORT d[3] (3451:3451:3451) (3973:3973:3973))
        (PORT d[4] (2434:2434:2434) (2817:2817:2817))
        (PORT d[5] (2095:2095:2095) (2463:2463:2463))
        (PORT d[6] (2258:2258:2258) (2655:2655:2655))
        (PORT d[7] (3427:3427:3427) (3939:3939:3939))
        (PORT d[8] (3428:3428:3428) (3962:3962:3962))
        (PORT d[9] (3272:3272:3272) (3805:3805:3805))
        (PORT d[10] (1911:1911:1911) (2239:2239:2239))
        (PORT d[11] (2673:2673:2673) (3157:3157:3157))
        (PORT d[12] (3497:3497:3497) (4124:4124:4124))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1084:1084:1084))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1487:1487:1487))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2345:2345:2345) (2706:2706:2706))
        (PORT d[1] (3927:3927:3927) (4502:4502:4502))
        (PORT d[2] (2701:2701:2701) (3128:3128:3128))
        (PORT d[3] (3091:3091:3091) (3589:3589:3589))
        (PORT d[4] (4806:4806:4806) (5512:5512:5512))
        (PORT d[5] (2146:2146:2146) (2528:2528:2528))
        (PORT d[6] (3349:3349:3349) (3888:3888:3888))
        (PORT d[7] (2388:2388:2388) (2766:2766:2766))
        (PORT d[8] (2863:2863:2863) (3333:3333:3333))
        (PORT d[9] (2975:2975:2975) (3444:3444:3444))
        (PORT d[10] (2246:2246:2246) (2622:2622:2622))
        (PORT d[11] (2136:2136:2136) (2473:2473:2473))
        (PORT d[12] (1497:1497:1497) (1732:1732:1732))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1724:1724:1724))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2361:2361:2361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2295:2295:2295))
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2146:2146:2146) (2511:2511:2511))
        (PORT d[1] (1577:1577:1577) (1857:1857:1857))
        (PORT d[2] (2196:2196:2196) (2550:2550:2550))
        (PORT d[3] (3432:3432:3432) (3953:3953:3953))
        (PORT d[4] (2636:2636:2636) (3052:3052:3052))
        (PORT d[5] (2060:2060:2060) (2420:2420:2420))
        (PORT d[6] (2075:2075:2075) (2444:2444:2444))
        (PORT d[7] (3242:3242:3242) (3726:3726:3726))
        (PORT d[8] (3448:3448:3448) (3990:3990:3990))
        (PORT d[9] (3315:3315:3315) (3809:3809:3809))
        (PORT d[10] (2925:2925:2925) (3424:3424:3424))
        (PORT d[11] (2501:2501:2501) (2966:2966:2966))
        (PORT d[12] (3462:3462:3462) (4079:4079:4079))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2159:2159:2159))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2337:2337:2337) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2783:2783:2783))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1787:1787:1787))
        (PORT d[1] (3394:3394:3394) (3900:3900:3900))
        (PORT d[2] (2175:2175:2175) (2546:2546:2546))
        (PORT d[3] (3846:3846:3846) (4456:4456:4456))
        (PORT d[4] (4887:4887:4887) (5600:5600:5600))
        (PORT d[5] (1244:1244:1244) (1413:1413:1413))
        (PORT d[6] (4295:4295:4295) (5005:5005:5005))
        (PORT d[7] (4361:4361:4361) (5068:5068:5068))
        (PORT d[8] (2442:2442:2442) (2801:2801:2801))
        (PORT d[9] (3938:3938:3938) (4549:4549:4549))
        (PORT d[10] (1224:1224:1224) (1403:1403:1403))
        (PORT d[11] (3728:3728:3728) (4339:4339:4339))
        (PORT d[12] (2588:2588:2588) (3002:3002:3002))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2095:2095:2095))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2214:2214:2214) (2539:2539:2539))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2571:2571:2571))
        (PORT d[1] (3650:3650:3650) (4179:4179:4179))
        (PORT d[2] (2113:2113:2113) (2466:2466:2466))
        (PORT d[3] (2097:2097:2097) (2413:2413:2413))
        (PORT d[4] (2688:2688:2688) (3119:3119:3119))
        (PORT d[5] (1508:1508:1508) (1740:1740:1740))
        (PORT d[6] (2846:2846:2846) (3333:3333:3333))
        (PORT d[7] (3912:3912:3912) (4539:4539:4539))
        (PORT d[8] (2632:2632:2632) (3055:3055:3055))
        (PORT d[9] (3291:3291:3291) (3823:3823:3823))
        (PORT d[10] (3199:3199:3199) (3729:3729:3729))
        (PORT d[11] (2071:2071:2071) (2457:2457:2457))
        (PORT d[12] (3683:3683:3683) (4337:4337:4337))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1938:1938:1938))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1469:1469:1469))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1062:1062:1062))
        (PORT d[1] (4257:4257:4257) (4866:4866:4866))
        (PORT d[2] (1758:1758:1758) (2049:2049:2049))
        (PORT d[3] (3427:3427:3427) (3974:3974:3974))
        (PORT d[4] (5162:5162:5162) (5931:5931:5931))
        (PORT d[5] (2550:2550:2550) (2998:2998:2998))
        (PORT d[6] (3634:3634:3634) (4217:4217:4217))
        (PORT d[7] (2575:2575:2575) (2975:2975:2975))
        (PORT d[8] (3114:3114:3114) (3630:3630:3630))
        (PORT d[9] (3183:3183:3183) (3679:3679:3679))
        (PORT d[10] (2590:2590:2590) (3009:3009:3009))
        (PORT d[11] (1651:1651:1651) (1921:1921:1921))
        (PORT d[12] (1473:1473:1473) (1698:1698:1698))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1638:1638:1638))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1305:1305:1305))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2618:2618:2618))
        (PORT d[1] (1167:1167:1167) (1334:1334:1334))
        (PORT d[2] (2421:2421:2421) (2807:2807:2807))
        (PORT d[3] (1449:1449:1449) (1648:1648:1648))
        (PORT d[4] (2412:2412:2412) (2785:2785:2785))
        (PORT d[5] (2274:2274:2274) (2668:2668:2668))
        (PORT d[6] (2438:2438:2438) (2861:2861:2861))
        (PORT d[7] (3592:3592:3592) (4122:4122:4122))
        (PORT d[8] (2471:2471:2471) (2847:2847:2847))
        (PORT d[9] (3131:3131:3131) (3605:3605:3605))
        (PORT d[10] (1955:1955:1955) (2303:2303:2303))
        (PORT d[11] (2429:2429:2429) (2882:2882:2882))
        (PORT d[12] (3060:3060:3060) (3606:3606:3606))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1677:1677:1677))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2380:2380:2380) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (2322:2322:2322))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (1999:1999:1999))
        (PORT d[1] (3030:3030:3030) (3486:3486:3486))
        (PORT d[2] (1892:1892:1892) (2226:2226:2226))
        (PORT d[3] (3492:3492:3492) (4054:4054:4054))
        (PORT d[4] (4511:4511:4511) (5168:5168:5168))
        (PORT d[5] (2231:2231:2231) (2626:2626:2626))
        (PORT d[6] (3816:3816:3816) (4450:4450:4450))
        (PORT d[7] (4014:4014:4014) (4679:4679:4679))
        (PORT d[8] (2967:2967:2967) (3409:3409:3409))
        (PORT d[9] (3590:3590:3590) (4155:4155:4155))
        (PORT d[10] (1772:1772:1772) (2039:2039:2039))
        (PORT d[11] (3279:3279:3279) (3840:3840:3840))
        (PORT d[12] (2223:2223:2223) (2592:2592:2592))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1678:1678:1678))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2312:2312:2312) (2336:2336:2336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (2155:2155:2155))
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2594:2594:2594))
        (PORT d[1] (3635:3635:3635) (4153:4153:4153))
        (PORT d[2] (2502:2502:2502) (2921:2921:2921))
        (PORT d[3] (3540:3540:3540) (4081:4081:4081))
        (PORT d[4] (2916:2916:2916) (3383:3383:3383))
        (PORT d[5] (1762:1762:1762) (2034:2034:2034))
        (PORT d[6] (2284:2284:2284) (2681:2681:2681))
        (PORT d[7] (3894:3894:3894) (4516:4516:4516))
        (PORT d[8] (2796:2796:2796) (3243:3243:3243))
        (PORT d[9] (2764:2764:2764) (3226:3226:3226))
        (PORT d[10] (3190:3190:3190) (3715:3715:3715))
        (PORT d[11] (2593:2593:2593) (3045:3045:3045))
        (PORT d[12] (3260:3260:3260) (3847:3847:3847))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1375:1375:1375))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2313:2313:2313) (2337:2337:2337))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1686:1686:1686))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2791:2791:2791))
        (PORT d[1] (3805:3805:3805) (4369:4369:4369))
        (PORT d[2] (1356:1356:1356) (1583:1583:1583))
        (PORT d[3] (3148:3148:3148) (3641:3641:3641))
        (PORT d[4] (3687:3687:3687) (4224:4224:4224))
        (PORT d[5] (2615:2615:2615) (3024:3024:3024))
        (PORT d[6] (2258:2258:2258) (2599:2599:2599))
        (PORT d[7] (2010:2010:2010) (2306:2306:2306))
        (PORT d[8] (3007:3007:3007) (3499:3499:3499))
        (PORT d[9] (3341:3341:3341) (3857:3857:3857))
        (PORT d[10] (2333:2333:2333) (2723:2723:2723))
        (PORT d[11] (1571:1571:1571) (1831:1831:1831))
        (PORT d[12] (1392:1392:1392) (1610:1610:1610))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1637:1637:1637))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2535:2535:2535))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3482:3482:3482))
        (PORT d[1] (3476:3476:3476) (3952:3952:3952))
        (PORT d[2] (1957:1957:1957) (2255:2255:2255))
        (PORT d[3] (3031:3031:3031) (3477:3477:3477))
        (PORT d[4] (2446:2446:2446) (2836:2836:2836))
        (PORT d[5] (1614:1614:1614) (1892:1892:1892))
        (PORT d[6] (2054:2054:2054) (2397:2397:2397))
        (PORT d[7] (2706:2706:2706) (3116:3116:3116))
        (PORT d[8] (2917:2917:2917) (3373:3373:3373))
        (PORT d[9] (3063:3063:3063) (3530:3530:3530))
        (PORT d[10] (2270:2270:2270) (2656:2656:2656))
        (PORT d[11] (2204:2204:2204) (2609:2609:2609))
        (PORT d[12] (3618:3618:3618) (4176:4176:4176))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1264:1264:1264))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1481:1481:1481))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2886:2886:2886))
        (PORT d[1] (4092:4092:4092) (4686:4686:4686))
        (PORT d[2] (2683:2683:2683) (3110:3110:3110))
        (PORT d[3] (3213:3213:3213) (3724:3724:3724))
        (PORT d[4] (4971:4971:4971) (5707:5707:5707))
        (PORT d[5] (2181:2181:2181) (2571:2571:2571))
        (PORT d[6] (3457:3457:3457) (4018:4018:4018))
        (PORT d[7] (2400:2400:2400) (2779:2779:2779))
        (PORT d[8] (2708:2708:2708) (3161:3161:3161))
        (PORT d[9] (2974:2974:2974) (3439:3439:3439))
        (PORT d[10] (2247:2247:2247) (2623:2623:2623))
        (PORT d[11] (2288:2288:2288) (2642:2642:2642))
        (PORT d[12] (1639:1639:1639) (1894:1894:1894))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1769:1769:1769))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2323:2323:2323))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2231:2231:2231) (2620:2620:2620))
        (PORT d[1] (3429:3429:3429) (3917:3917:3917))
        (PORT d[2] (2237:2237:2237) (2602:2602:2602))
        (PORT d[3] (3459:3459:3459) (3986:3986:3986))
        (PORT d[4] (2435:2435:2435) (2825:2825:2825))
        (PORT d[5] (2098:2098:2098) (2472:2472:2472))
        (PORT d[6] (2082:2082:2082) (2453:2453:2453))
        (PORT d[7] (3231:3231:3231) (3724:3724:3724))
        (PORT d[8] (3445:3445:3445) (3984:3984:3984))
        (PORT d[9] (3251:3251:3251) (3779:3779:3779))
        (PORT d[10] (1930:1930:1930) (2263:2263:2263))
        (PORT d[11] (2469:2469:2469) (2927:2927:2927))
        (PORT d[12] (3488:3488:3488) (4115:4115:4115))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1738:1738:1738))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1503:1503:1503))
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2883:2883:2883))
        (PORT d[1] (3920:3920:3920) (4490:4490:4490))
        (PORT d[2] (2548:2548:2548) (2951:2951:2951))
        (PORT d[3] (3061:3061:3061) (3548:3548:3548))
        (PORT d[4] (4805:4805:4805) (5511:5511:5511))
        (PORT d[5] (2173:2173:2173) (2566:2566:2566))
        (PORT d[6] (3108:3108:3108) (3620:3620:3620))
        (PORT d[7] (2216:2216:2216) (2567:2567:2567))
        (PORT d[8] (2695:2695:2695) (3139:3139:3139))
        (PORT d[9] (2977:2977:2977) (3442:3442:3442))
        (PORT d[10] (2237:2237:2237) (2612:2612:2612))
        (PORT d[11] (2116:2116:2116) (2445:2445:2445))
        (PORT d[12] (1337:1337:1337) (1554:1554:1554))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1847:1847:1847) (2027:2027:2027))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2352:2352:2352))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2104:2104:2104))
        (PORT clk (1317:1317:1317) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2435:2435:2435))
        (PORT d[1] (3422:3422:3422) (3908:3908:3908))
        (PORT d[2] (2060:2060:2060) (2387:2387:2387))
        (PORT d[3] (3274:3274:3274) (3774:3774:3774))
        (PORT d[4] (2438:2438:2438) (2827:2827:2827))
        (PORT d[5] (1880:1880:1880) (2208:2208:2208))
        (PORT d[6] (2062:2062:2062) (2429:2429:2429))
        (PORT d[7] (3262:3262:3262) (3752:3752:3752))
        (PORT d[8] (3259:3259:3259) (3770:3770:3770))
        (PORT d[9] (3097:3097:3097) (3605:3605:3605))
        (PORT d[10] (2912:2912:2912) (3408:3408:3408))
        (PORT d[11] (2500:2500:2500) (2966:2966:2966))
        (PORT d[12] (3288:3288:3288) (3881:3881:3881))
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1869:1869:1869))
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2353:2353:2353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1735:1735:1735))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2984:2984:2984))
        (PORT d[1] (3982:3982:3982) (4569:4569:4569))
        (PORT d[2] (1558:1558:1558) (1816:1816:1816))
        (PORT d[3] (3320:3320:3320) (3833:3833:3833))
        (PORT d[4] (3874:3874:3874) (4442:4442:4442))
        (PORT d[5] (2787:2787:2787) (3216:3216:3216))
        (PORT d[6] (1969:1969:1969) (2280:2280:2280))
        (PORT d[7] (2181:2181:2181) (2495:2495:2495))
        (PORT d[8] (2943:2943:2943) (3432:3432:3432))
        (PORT d[9] (3290:3290:3290) (3775:3775:3775))
        (PORT d[10] (2497:2497:2497) (2895:2895:2895))
        (PORT d[11] (1747:1747:1747) (2028:2028:2028))
        (PORT d[12] (1212:1212:1212) (1407:1407:1407))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2338:2338:2338))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2401:2401:2401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2733:2733:2733))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3687:3687:3687))
        (PORT d[1] (3148:3148:3148) (3584:3584:3584))
        (PORT d[2] (1780:1780:1780) (2058:2058:2058))
        (PORT d[3] (1844:1844:1844) (2082:2082:2082))
        (PORT d[4] (2619:2619:2619) (3034:3034:3034))
        (PORT d[5] (1725:1725:1725) (2001:2001:2001))
        (PORT d[6] (1345:1345:1345) (1580:1580:1580))
        (PORT d[7] (2669:2669:2669) (3069:3069:3069))
        (PORT d[8] (2738:2738:2738) (3179:3179:3179))
        (PORT d[9] (2892:2892:2892) (3337:3337:3337))
        (PORT d[10] (2269:2269:2269) (2651:2651:2651))
        (PORT d[11] (2394:2394:2394) (2831:2831:2831))
        (PORT d[12] (3803:3803:3803) (4384:4384:4384))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2314:2314:2314))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2402:2402:2402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2585:2585:2585))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1785:1785:1785))
        (PORT d[1] (3374:3374:3374) (3877:3877:3877))
        (PORT d[2] (2019:2019:2019) (2369:2369:2369))
        (PORT d[3] (3884:3884:3884) (4509:4509:4509))
        (PORT d[4] (4694:4694:4694) (5375:5375:5375))
        (PORT d[5] (1377:1377:1377) (1563:1563:1563))
        (PORT d[6] (4135:4135:4135) (4823:4823:4823))
        (PORT d[7] (3222:3222:3222) (3775:3775:3775))
        (PORT d[8] (2282:2282:2282) (2625:2625:2625))
        (PORT d[9] (3939:3939:3939) (4550:4550:4550))
        (PORT d[10] (1411:1411:1411) (1625:1625:1625))
        (PORT d[11] (3551:3551:3551) (4138:4138:4138))
        (PORT d[12] (2568:2568:2568) (2976:2976:2976))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (1961:1961:1961))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2366:2366:2366))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2542:2542:2542))
        (PORT d[1] (3628:3628:3628) (4153:4153:4153))
        (PORT d[2] (2842:2842:2842) (3299:3299:3299))
        (PORT d[3] (3714:3714:3714) (4274:4274:4274))
        (PORT d[4] (2693:2693:2693) (3126:3126:3126))
        (PORT d[5] (1576:1576:1576) (1823:1823:1823))
        (PORT d[6] (2658:2658:2658) (3111:3111:3111))
        (PORT d[7] (3742:3742:3742) (4353:4353:4353))
        (PORT d[8] (2609:2609:2609) (3028:3028:3028))
        (PORT d[9] (3113:3113:3113) (3619:3619:3619))
        (PORT d[10] (3030:3030:3030) (3541:3541:3541))
        (PORT d[11] (2082:2082:2082) (2466:2466:2466))
        (PORT d[12] (2858:2858:2858) (3366:3366:3366))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2394:2394:2394))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2350:2350:2350) (2374:2374:2374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2561:2561:2561))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2534:2534:2534) (2894:2894:2894))
        (PORT d[1] (2798:2798:2798) (3205:3205:3205))
        (PORT d[2] (2828:2828:2828) (3308:3308:3308))
        (PORT d[3] (3184:3184:3184) (3672:3672:3672))
        (PORT d[4] (2864:2864:2864) (3297:3297:3297))
        (PORT d[5] (2124:2124:2124) (2489:2489:2489))
        (PORT d[6] (3255:3255:3255) (3753:3753:3753))
        (PORT d[7] (2840:2840:2840) (3307:3307:3307))
        (PORT d[8] (2182:2182:2182) (2516:2516:2516))
        (PORT d[9] (2483:2483:2483) (2836:2836:2836))
        (PORT d[10] (2377:2377:2377) (2727:2727:2727))
        (PORT d[11] (2412:2412:2412) (2807:2807:2807))
        (PORT d[12] (1993:1993:1993) (2331:2331:2331))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1827:1827:1827))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2460:2460:2460))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2232:2232:2232))
        (PORT d[1] (1421:1421:1421) (1643:1643:1643))
        (PORT d[2] (2782:2782:2782) (3224:3224:3224))
        (PORT d[3] (1312:1312:1312) (1499:1499:1499))
        (PORT d[4] (3391:3391:3391) (3922:3922:3922))
        (PORT d[5] (1085:1085:1085) (1257:1257:1257))
        (PORT d[6] (2036:2036:2036) (2400:2400:2400))
        (PORT d[7] (2228:2228:2228) (2576:2576:2576))
        (PORT d[8] (3422:3422:3422) (3968:3968:3968))
        (PORT d[9] (1858:1858:1858) (2186:2186:2186))
        (PORT d[10] (2021:2021:2021) (2367:2367:2367))
        (PORT d[11] (2606:2606:2606) (3028:3028:3028))
        (PORT d[12] (2409:2409:2409) (2836:2836:2836))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1455:1455:1455))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2400:2400:2400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2231:2231:2231))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1588:1588:1588))
        (PORT d[1] (653:653:653) (752:752:752))
        (PORT d[2] (2651:2651:2651) (3111:3111:3111))
        (PORT d[3] (703:703:703) (807:807:807))
        (PORT d[4] (5304:5304:5304) (6090:6090:6090))
        (PORT d[5] (492:492:492) (569:569:569))
        (PORT d[6] (3596:3596:3596) (4175:4175:4175))
        (PORT d[7] (2944:2944:2944) (3398:3398:3398))
        (PORT d[8] (3402:3402:3402) (3951:3951:3951))
        (PORT d[9] (2023:2023:2023) (2310:2310:2310))
        (PORT d[10] (810:810:810) (930:930:930))
        (PORT d[11] (935:935:935) (1072:1072:1072))
        (PORT d[12] (1240:1240:1240) (1415:1415:1415))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1024:1024:1024))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2396:2396:2396) (2423:2423:2423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2182:2182:2182))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1891:1891:1891))
        (PORT d[1] (778:778:778) (921:921:921))
        (PORT d[2] (2236:2236:2236) (2596:2596:2596))
        (PORT d[3] (1150:1150:1150) (1340:1340:1340))
        (PORT d[4] (2702:2702:2702) (3132:3132:3132))
        (PORT d[5] (889:889:889) (1037:1037:1037))
        (PORT d[6] (625:625:625) (740:740:740))
        (PORT d[7] (2732:2732:2732) (3157:3157:3157))
        (PORT d[8] (2784:2784:2784) (3229:3229:3229))
        (PORT d[9] (3239:3239:3239) (3792:3792:3792))
        (PORT d[10] (3606:3606:3606) (4200:4200:4200))
        (PORT d[11] (2450:2450:2450) (2905:2905:2905))
        (PORT d[12] (2539:2539:2539) (2974:2974:2974))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1068:1068:1068))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2397:2397:2397) (2424:2424:2424))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2382:2382:2382))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1939:1939:1939))
        (PORT d[1] (2682:2682:2682) (3029:3029:3029))
        (PORT d[2] (2659:2659:2659) (3096:3096:3096))
        (PORT d[3] (764:764:764) (863:863:863))
        (PORT d[4] (680:680:680) (782:782:782))
        (PORT d[5] (1005:1005:1005) (1201:1201:1201))
        (PORT d[6] (2821:2821:2821) (3269:3269:3269))
        (PORT d[7] (2301:2301:2301) (2675:2675:2675))
        (PORT d[8] (1966:1966:1966) (2232:2232:2232))
        (PORT d[9] (1289:1289:1289) (1460:1460:1460))
        (PORT d[10] (2429:2429:2429) (2829:2829:2829))
        (PORT d[11] (3332:3332:3332) (3861:3861:3861))
        (PORT d[12] (1208:1208:1208) (1358:1358:1358))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1082:1082:1082))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2389:2389:2389) (2415:2415:2415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (979:979:979) (1122:1122:1122))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (1050:1050:1050))
        (PORT d[1] (2234:2234:2234) (2531:2531:2531))
        (PORT d[2] (1007:1007:1007) (1161:1161:1161))
        (PORT d[3] (1034:1034:1034) (1191:1191:1191))
        (PORT d[4] (913:913:913) (1044:1044:1044))
        (PORT d[5] (2133:2133:2133) (2486:2486:2486))
        (PORT d[6] (1115:1115:1115) (1320:1320:1320))
        (PORT d[7] (2205:2205:2205) (2529:2529:2529))
        (PORT d[8] (2138:2138:2138) (2454:2454:2454))
        (PORT d[9] (2174:2174:2174) (2477:2477:2477))
        (PORT d[10] (1988:1988:1988) (2325:2325:2325))
        (PORT d[11] (1753:1753:1753) (2072:2072:2072))
        (PORT d[12] (1987:1987:1987) (2256:2256:2256))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (887:887:887))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (2055:2055:2055))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (705:705:705) (796:796:796))
        (PORT d[1] (2883:2883:2883) (3261:3261:3261))
        (PORT d[2] (1170:1170:1170) (1337:1337:1337))
        (PORT d[3] (597:597:597) (679:679:679))
        (PORT d[4] (521:521:521) (602:602:602))
        (PORT d[5] (1018:1018:1018) (1220:1220:1220))
        (PORT d[6] (1054:1054:1054) (1193:1193:1193))
        (PORT d[7] (1139:1139:1139) (1287:1287:1287))
        (PORT d[8] (2005:2005:2005) (2318:2318:2318))
        (PORT d[9] (1486:1486:1486) (1688:1688:1688))
        (PORT d[10] (1302:1302:1302) (1485:1485:1485))
        (PORT d[11] (975:975:975) (1117:1117:1117))
        (PORT d[12] (1409:1409:1409) (1588:1588:1588))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (882:882:882))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2393:2393:2393) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (914:914:914))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (748:748:748) (855:855:855))
        (PORT d[1] (797:797:797) (912:912:912))
        (PORT d[2] (807:807:807) (929:929:929))
        (PORT d[3] (809:809:809) (926:926:926))
        (PORT d[4] (742:742:742) (850:850:850))
        (PORT d[5] (833:833:833) (964:964:964))
        (PORT d[6] (937:937:937) (1123:1123:1123))
        (PORT d[7] (2392:2392:2392) (2740:2740:2740))
        (PORT d[8] (2323:2323:2323) (2666:2666:2666))
        (PORT d[9] (2356:2356:2356) (2685:2685:2685))
        (PORT d[10] (2169:2169:2169) (2532:2532:2532))
        (PORT d[11] (1768:1768:1768) (2090:2090:2090))
        (PORT d[12] (2174:2174:2174) (2469:2469:2469))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (606:606:606) (630:630:630))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2394:2394:2394) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3775:3775:3775))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2479:2479:2479))
        (PORT d[1] (3573:3573:3573) (4097:4097:4097))
        (PORT d[2] (2210:2210:2210) (2565:2565:2565))
        (PORT d[3] (2842:2842:2842) (3299:3299:3299))
        (PORT d[4] (4578:4578:4578) (5250:5250:5250))
        (PORT d[5] (1801:1801:1801) (2133:2133:2133))
        (PORT d[6] (2938:2938:2938) (3429:3429:3429))
        (PORT d[7] (1855:1855:1855) (2159:2159:2159))
        (PORT d[8] (2848:2848:2848) (3315:3315:3315))
        (PORT d[9] (3129:3129:3129) (3612:3612:3612))
        (PORT d[10] (2075:2075:2075) (2429:2429:2429))
        (PORT d[11] (1776:1776:1776) (2060:2060:2060))
        (PORT d[12] (1362:1362:1362) (1586:1586:1586))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1298:1298:1298))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2225:2225:2225))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2247:2247:2247) (2639:2639:2639))
        (PORT d[1] (3226:3226:3226) (3687:3687:3687))
        (PORT d[2] (2081:2081:2081) (2422:2422:2422))
        (PORT d[3] (3097:3097:3097) (3555:3555:3555))
        (PORT d[4] (2425:2425:2425) (2798:2798:2798))
        (PORT d[5] (2034:2034:2034) (2384:2384:2384))
        (PORT d[6] (1712:1712:1712) (2029:2029:2029))
        (PORT d[7] (3066:3066:3066) (3524:3524:3524))
        (PORT d[8] (3046:3046:3046) (3519:3519:3519))
        (PORT d[9] (2934:2934:2934) (3424:3424:3424))
        (PORT d[10] (2565:2565:2565) (3016:3016:3016))
        (PORT d[11] (2516:2516:2516) (2979:2979:2979))
        (PORT d[12] (3454:3454:3454) (4063:4063:4063))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2190:2190:2190))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (677:677:677) (779:779:779))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1074:1074:1074))
        (PORT d[1] (4279:4279:4279) (4895:4895:4895))
        (PORT d[2] (1948:1948:1948) (2278:2278:2278))
        (PORT d[3] (3416:3416:3416) (3959:3959:3959))
        (PORT d[4] (5161:5161:5161) (5919:5919:5919))
        (PORT d[5] (2572:2572:2572) (3026:3026:3026))
        (PORT d[6] (3647:3647:3647) (4233:4233:4233))
        (PORT d[7] (2847:2847:2847) (3281:3281:3281))
        (PORT d[8] (3104:3104:3104) (3618:3618:3618))
        (PORT d[9] (3346:3346:3346) (3863:3863:3863))
        (PORT d[10] (2597:2597:2597) (3016:3016:3016))
        (PORT d[11] (1829:1829:1829) (2129:2129:2129))
        (PORT d[12] (1637:1637:1637) (1893:1893:1893))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1254:1254:1254))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2383:2383:2383) (2409:2409:2409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2440:2440:2440) (2771:2771:2771))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2650:2650:2650))
        (PORT d[1] (1300:1300:1300) (1471:1471:1471))
        (PORT d[2] (2203:2203:2203) (2560:2560:2560))
        (PORT d[3] (1455:1455:1455) (1661:1661:1661))
        (PORT d[4] (2240:2240:2240) (2591:2591:2591))
        (PORT d[5] (2614:2614:2614) (3054:3054:3054))
        (PORT d[6] (2439:2439:2439) (2861:2861:2861))
        (PORT d[7] (2897:2897:2897) (3348:3348:3348))
        (PORT d[8] (3809:3809:3809) (4407:4407:4407))
        (PORT d[9] (2871:2871:2871) (3313:3313:3313))
        (PORT d[10] (1964:1964:1964) (2313:2313:2313))
        (PORT d[11] (2427:2427:2427) (2877:2877:2877))
        (PORT d[12] (2300:2300:2300) (2692:2692:2692))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1211:1211:1211))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2410:2410:2410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (4138:4138:4138))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2873:2873:2873))
        (PORT d[1] (4088:4088:4088) (4679:4679:4679))
        (PORT d[2] (1734:1734:1734) (2028:2028:2028))
        (PORT d[3] (3231:3231:3231) (3746:3746:3746))
        (PORT d[4] (4999:4999:4999) (5744:5744:5744))
        (PORT d[5] (2182:2182:2182) (2572:2572:2572))
        (PORT d[6] (3461:3461:3461) (4032:4032:4032))
        (PORT d[7] (2046:2046:2046) (2374:2374:2374))
        (PORT d[8] (2982:2982:2982) (3461:3461:3461))
        (PORT d[9] (2981:2981:2981) (3446:3446:3446))
        (PORT d[10] (2422:2422:2422) (2825:2825:2825))
        (PORT d[11] (2288:2288:2288) (2640:2640:2640))
        (PORT d[12] (1474:1474:1474) (1705:1705:1705))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1337:1337:1337) (1485:1485:1485))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2351:2351:2351) (2375:2375:2375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2422:2422:2422))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2541:2541:2541))
        (PORT d[1] (3585:3585:3585) (4091:4091:4091))
        (PORT d[2] (2234:2234:2234) (2595:2595:2595))
        (PORT d[3] (3461:3461:3461) (3986:3986:3986))
        (PORT d[4] (2429:2429:2429) (2809:2809:2809))
        (PORT d[5] (2084:2084:2084) (2448:2448:2448))
        (PORT d[6] (2245:2245:2245) (2639:2639:2639))
        (PORT d[7] (3437:3437:3437) (3951:3951:3951))
        (PORT d[8] (3433:3433:3433) (3966:3966:3966))
        (PORT d[9] (3245:3245:3245) (3770:3770:3770))
        (PORT d[10] (2931:2931:2931) (3431:3431:3431))
        (PORT d[11] (2668:2668:2668) (3152:3152:3152))
        (PORT d[12] (3483:3483:3483) (4103:4103:4103))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (989:989:989) (1080:1080:1080))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2352:2352:2352) (2376:2376:2376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3857:3857:3857))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2383:2383:2383))
        (PORT d[1] (3403:3403:3403) (3905:3905:3905))
        (PORT d[2] (1545:1545:1545) (1802:1802:1802))
        (PORT d[3] (2749:2749:2749) (3183:3183:3183))
        (PORT d[4] (3306:3306:3306) (3787:3787:3787))
        (PORT d[5] (1695:1695:1695) (1983:1983:1983))
        (PORT d[6] (2795:2795:2795) (3258:3258:3258))
        (PORT d[7] (1719:1719:1719) (1972:1972:1972))
        (PORT d[8] (2735:2735:2735) (3191:3191:3191))
        (PORT d[9] (2967:2967:2967) (3418:3418:3418))
        (PORT d[10] (1975:1975:1975) (2310:2310:2310))
        (PORT d[11] (1758:1758:1758) (2044:2044:2044))
        (PORT d[12] (1414:1414:1414) (1638:1638:1638))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2443:2443:2443))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (2245:2245:2245))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2872:2872:2872))
        (PORT d[1] (2949:2949:2949) (3361:3361:3361))
        (PORT d[2] (1973:1973:1973) (2280:2280:2280))
        (PORT d[3] (2727:2727:2727) (3121:3121:3121))
        (PORT d[4] (2791:2791:2791) (3227:3227:3227))
        (PORT d[5] (1932:1932:1932) (2246:2246:2246))
        (PORT d[6] (1535:1535:1535) (1807:1807:1807))
        (PORT d[7] (2684:2684:2684) (3082:3082:3082))
        (PORT d[8] (2897:2897:2897) (3348:3348:3348))
        (PORT d[9] (3032:3032:3032) (3501:3501:3501))
        (PORT d[10] (2304:2304:2304) (2700:2700:2700))
        (PORT d[11] (2834:2834:2834) (3346:3346:3346))
        (PORT d[12] (3220:3220:3220) (3716:3716:3716))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1908:1908:1908))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2346:2346:2346) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1128:1128:1128))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1360:1360:1360))
        (PORT d[1] (845:845:845) (975:975:975))
        (PORT d[2] (2469:2469:2469) (2900:2900:2900))
        (PORT d[3] (3494:3494:3494) (4053:4053:4053))
        (PORT d[4] (5131:5131:5131) (5896:5896:5896))
        (PORT d[5] (2381:2381:2381) (2784:2784:2784))
        (PORT d[6] (3405:3405:3405) (3963:3963:3963))
        (PORT d[7] (2763:2763:2763) (3192:3192:3192))
        (PORT d[8] (3200:3200:3200) (3720:3720:3720))
        (PORT d[9] (2205:2205:2205) (2515:2515:2515))
        (PORT d[10] (991:991:991) (1136:1136:1136))
        (PORT d[11] (3780:3780:3780) (4395:4395:4395))
        (PORT d[12] (2214:2214:2214) (2573:2573:2573))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1234:1234:1234))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2384:2384:2384) (2411:2411:2411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1167:1167:1167))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2159:2159:2159))
        (PORT d[1] (1154:1154:1154) (1361:1361:1361))
        (PORT d[2] (3368:3368:3368) (3920:3920:3920))
        (PORT d[3] (1334:1334:1334) (1550:1550:1550))
        (PORT d[4] (2494:2494:2494) (2894:2894:2894))
        (PORT d[5] (1080:1080:1080) (1257:1257:1257))
        (PORT d[6] (2456:2456:2456) (2867:2867:2867))
        (PORT d[7] (2913:2913:2913) (3363:3363:3363))
        (PORT d[8] (2609:2609:2609) (3029:3029:3029))
        (PORT d[9] (3074:3074:3074) (3605:3605:3605))
        (PORT d[10] (3431:3431:3431) (4005:4005:4005))
        (PORT d[11] (2253:2253:2253) (2677:2677:2677))
        (PORT d[12] (2388:2388:2388) (2806:2806:2806))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1408:1408:1408))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2385:2385:2385) (2412:2412:2412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (3327:3327:3327))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2137:2137:2137) (2441:2441:2441))
        (PORT d[1] (3016:3016:3016) (3461:3461:3461))
        (PORT d[2] (3314:3314:3314) (3902:3902:3902))
        (PORT d[3] (3085:3085:3085) (3574:3574:3574))
        (PORT d[4] (4161:4161:4161) (4774:4774:4774))
        (PORT d[5] (1883:1883:1883) (2232:2232:2232))
        (PORT d[6] (3586:3586:3586) (4182:4182:4182))
        (PORT d[7] (3660:3660:3660) (4276:4276:4276))
        (PORT d[8] (2492:2492:2492) (2868:2868:2868))
        (PORT d[9] (3415:3415:3415) (3961:3961:3961))
        (PORT d[10] (1772:1772:1772) (2040:2040:2040))
        (PORT d[11] (3006:3006:3006) (3515:3515:3515))
        (PORT d[12] (1840:1840:1840) (2146:2146:2146))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1739:1739:1739))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1387:1387:1387))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2481:2481:2481) (2909:2909:2909))
        (PORT d[1] (3309:3309:3309) (3787:3787:3787))
        (PORT d[2] (2301:2301:2301) (2697:2697:2697))
        (PORT d[3] (3197:3197:3197) (3692:3692:3692))
        (PORT d[4] (3082:3082:3082) (3574:3574:3574))
        (PORT d[5] (2127:2127:2127) (2453:2453:2453))
        (PORT d[6] (1840:1840:1840) (2179:2179:2179))
        (PORT d[7] (3666:3666:3666) (4248:4248:4248))
        (PORT d[8] (2814:2814:2814) (3268:3268:3268))
        (PORT d[9] (2558:2558:2558) (2983:2983:2983))
        (PORT d[10] (2899:2899:2899) (3395:3395:3395))
        (PORT d[11] (2249:2249:2249) (2655:2655:2655))
        (PORT d[12] (3448:3448:3448) (4055:4055:4055))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1684:1684:1684))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3335:3335:3335))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (2225:2225:2225))
        (PORT d[1] (3022:3022:3022) (3467:3467:3467))
        (PORT d[2] (3493:3493:3493) (4105:4105:4105))
        (PORT d[3] (3307:3307:3307) (3840:3840:3840))
        (PORT d[4] (4331:4331:4331) (4966:4966:4966))
        (PORT d[5] (2053:2053:2053) (2423:2423:2423))
        (PORT d[6] (3683:3683:3683) (4309:4309:4309))
        (PORT d[7] (3828:3828:3828) (4467:4467:4467))
        (PORT d[8] (2796:2796:2796) (3221:3221:3221))
        (PORT d[9] (3422:3422:3422) (3965:3965:3965))
        (PORT d[10] (1583:1583:1583) (1823:1823:1823))
        (PORT d[11] (3070:3070:3070) (3590:3590:3590))
        (PORT d[12] (2044:2044:2044) (2387:2387:2387))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1686:1686:1686))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2327:2327:2327) (2350:2350:2350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1547:1547:1547))
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2951:2951:2951))
        (PORT d[1] (3312:3312:3312) (3797:3797:3797))
        (PORT d[2] (2320:2320:2320) (2712:2712:2712))
        (PORT d[3] (3357:3357:3357) (3871:3871:3871))
        (PORT d[4] (3077:3077:3077) (3564:3564:3564))
        (PORT d[5] (1948:1948:1948) (2245:2245:2245))
        (PORT d[6] (2100:2100:2100) (2472:2472:2472))
        (PORT d[7] (3342:3342:3342) (3862:3862:3862))
        (PORT d[8] (2845:2845:2845) (3304:3304:3304))
        (PORT d[9] (2579:2579:2579) (3012:3012:3012))
        (PORT d[10] (3015:3015:3015) (3523:3523:3523))
        (PORT d[11] (2424:2424:2424) (2857:2857:2857))
        (PORT d[12] (3495:3495:3495) (4123:4123:4123))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1555:1555:1555))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2328:2328:2328) (2351:2351:2351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3756:3756:3756) (4324:4324:4324))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (3059:3059:3059))
        (PORT d[1] (4282:4282:4282) (4901:4901:4901))
        (PORT d[2] (1756:1756:1756) (2055:2055:2055))
        (PORT d[3] (3403:3403:3403) (3937:3937:3937))
        (PORT d[4] (5150:5150:5150) (5914:5914:5914))
        (PORT d[5] (2379:2379:2379) (2800:2800:2800))
        (PORT d[6] (3466:3466:3466) (4028:4028:4028))
        (PORT d[7] (2829:2829:2829) (3259:3259:3259))
        (PORT d[8] (3093:3093:3093) (3602:3602:3602))
        (PORT d[9] (3169:3169:3169) (3659:3659:3659))
        (PORT d[10] (2565:2565:2565) (2977:2977:2977))
        (PORT d[11] (2475:2475:2475) (2852:2852:2852))
        (PORT d[12] (1622:1622:1622) (1868:1868:1868))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1248:1248:1248))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2570:2570:2570))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2398:2398:2398))
        (PORT d[1] (1305:1305:1305) (1484:1484:1484))
        (PORT d[2] (2420:2420:2420) (2806:2806:2806))
        (PORT d[3] (1447:1447:1447) (1638:1638:1638))
        (PORT d[4] (2419:2419:2419) (2783:2783:2783))
        (PORT d[5] (2279:2279:2279) (2674:2674:2674))
        (PORT d[6] (2444:2444:2444) (2872:2872:2872))
        (PORT d[7] (3594:3594:3594) (4123:4123:4123))
        (PORT d[8] (3624:3624:3624) (4190:4190:4190))
        (PORT d[9] (3312:3312:3312) (3817:3817:3817))
        (PORT d[10] (1916:1916:1916) (2250:2250:2250))
        (PORT d[11] (2418:2418:2418) (2867:2867:2867))
        (PORT d[12] (3673:3673:3673) (4322:4322:4322))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1701:1701:1701))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3918:3918:3918))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2670:2670:2670))
        (PORT d[1] (3725:3725:3725) (4267:4267:4267))
        (PORT d[2] (2336:2336:2336) (2709:2709:2709))
        (PORT d[3] (2717:2717:2717) (3163:3163:3163))
        (PORT d[4] (4582:4582:4582) (5253:5253:5253))
        (PORT d[5] (1986:1986:1986) (2351:2351:2351))
        (PORT d[6] (3107:3107:3107) (3622:3622:3622))
        (PORT d[7] (1869:1869:1869) (2179:2179:2179))
        (PORT d[8] (2830:2830:2830) (3295:3295:3295))
        (PORT d[9] (3090:3090:3090) (3575:3575:3575))
        (PORT d[10] (2064:2064:2064) (2418:2418:2418))
        (PORT d[11] (1964:1964:1964) (2274:2274:2274))
        (PORT d[12] (1529:1529:1529) (1779:1779:1779))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1934:1934:1934))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1620:1620:1620) (1846:1846:1846))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2088:2088:2088) (2461:2461:2461))
        (PORT d[1] (1376:1376:1376) (1621:1621:1621))
        (PORT d[2] (2079:2079:2079) (2417:2417:2417))
        (PORT d[3] (3079:3079:3079) (3546:3546:3546))
        (PORT d[4] (2568:2568:2568) (2957:2957:2957))
        (PORT d[5] (1855:1855:1855) (2175:2175:2175))
        (PORT d[6] (1877:1877:1877) (2216:2216:2216))
        (PORT d[7] (3076:3076:3076) (3539:3539:3539))
        (PORT d[8] (3065:3065:3065) (3542:3542:3542))
        (PORT d[9] (2928:2928:2928) (3415:3415:3415))
        (PORT d[10] (2734:2734:2734) (3211:3211:3211))
        (PORT d[11] (2478:2478:2478) (2935:2935:2935))
        (PORT d[12] (3616:3616:3616) (4250:4250:4250))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2095:2095:2095))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (4304:4304:4304))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2904:2904:2904))
        (PORT d[1] (4105:4105:4105) (4702:4702:4702))
        (PORT d[2] (2834:2834:2834) (3272:3272:3272))
        (PORT d[3] (3236:3236:3236) (3752:3752:3752))
        (PORT d[4] (4991:4991:4991) (5729:5729:5729))
        (PORT d[5] (2382:2382:2382) (2810:2810:2810))
        (PORT d[6] (3514:3514:3514) (4071:4071:4071))
        (PORT d[7] (2027:2027:2027) (2354:2354:2354))
        (PORT d[8] (2915:2915:2915) (3402:3402:3402))
        (PORT d[9] (3162:3162:3162) (3654:3654:3654))
        (PORT d[10] (2427:2427:2427) (2827:2827:2827))
        (PORT d[11] (2310:2310:2310) (2670:2670:2670))
        (PORT d[12] (1315:1315:1315) (1524:1524:1524))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2143:2143:2143))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2629:2629:2629))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2769:2769:2769))
        (PORT d[1] (3609:3609:3609) (4111:4111:4111))
        (PORT d[2] (2039:2039:2039) (2371:2371:2371))
        (PORT d[3] (3633:3633:3633) (4180:4180:4180))
        (PORT d[4] (2431:2431:2431) (2807:2807:2807))
        (PORT d[5] (2244:2244:2244) (2633:2633:2633))
        (PORT d[6] (2243:2243:2243) (2633:2633:2633))
        (PORT d[7] (3073:3073:3073) (3550:3550:3550))
        (PORT d[8] (3629:3629:3629) (4200:4200:4200))
        (PORT d[9] (3150:3150:3150) (3626:3626:3626))
        (PORT d[10] (1900:1900:1900) (2227:2227:2227))
        (PORT d[11] (2239:2239:2239) (2661:2661:2661))
        (PORT d[12] (3665:3665:3665) (4314:4314:4314))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1986:1986:1986) (2174:2174:2174))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3640:3640:3640))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2398:2398:2398))
        (PORT d[1] (3999:3999:3999) (4594:4594:4594))
        (PORT d[2] (1555:1555:1555) (1806:1806:1806))
        (PORT d[3] (3480:3480:3480) (4023:4023:4023))
        (PORT d[4] (3665:3665:3665) (4199:4199:4199))
        (PORT d[5] (1722:1722:1722) (2020:2020:2020))
        (PORT d[6] (2278:2278:2278) (2623:2623:2623))
        (PORT d[7] (2176:2176:2176) (2489:2489:2489))
        (PORT d[8] (2960:2960:2960) (3460:3460:3460))
        (PORT d[9] (3356:3356:3356) (3872:3872:3872))
        (PORT d[10] (2517:2517:2517) (2933:2933:2933))
        (PORT d[11] (1589:1589:1589) (1857:1857:1857))
        (PORT d[12] (1219:1219:1219) (1411:1411:1411))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (2152:2152:2152))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2951:2951:2951))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3155:3155:3155) (3681:3681:3681))
        (PORT d[1] (2824:2824:2824) (3210:3210:3210))
        (PORT d[2] (1977:1977:1977) (2288:2288:2288))
        (PORT d[3] (3059:3059:3059) (3511:3511:3511))
        (PORT d[4] (2591:2591:2591) (2986:2986:2986))
        (PORT d[5] (1451:1451:1451) (1703:1703:1703))
        (PORT d[6] (2070:2070:2070) (2415:2415:2415))
        (PORT d[7] (2673:2673:2673) (3075:3075:3075))
        (PORT d[8] (2755:2755:2755) (3202:3202:3202))
        (PORT d[9] (2643:2643:2643) (3050:3050:3050))
        (PORT d[10] (2429:2429:2429) (2838:2838:2838))
        (PORT d[11] (2235:2235:2235) (2647:2647:2647))
        (PORT d[12] (3819:3819:3819) (4412:4412:4412))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2234:2234:2234))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2386:2386:2386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2852:2852:2852) (3287:3287:3287))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1738:1738:1738))
        (PORT d[1] (3212:3212:3212) (3693:3693:3693))
        (PORT d[2] (1994:1994:1994) (2329:2329:2329))
        (PORT d[3] (3678:3678:3678) (4267:4267:4267))
        (PORT d[4] (4695:4695:4695) (5378:5378:5378))
        (PORT d[5] (1529:1529:1529) (1729:1729:1729))
        (PORT d[6] (3799:3799:3799) (4438:4438:4438))
        (PORT d[7] (4190:4190:4190) (4878:4878:4878))
        (PORT d[8] (2282:2282:2282) (2625:2625:2625))
        (PORT d[9] (3769:3769:3769) (4357:4357:4357))
        (PORT d[10] (1443:1443:1443) (1666:1666:1666))
        (PORT d[11] (3442:3442:3442) (4017:4017:4017))
        (PORT d[12] (2399:2399:2399) (2785:2785:2785))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1808:1808:1808) (1997:1997:1997))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1374:1374:1374))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2571:2571:2571))
        (PORT d[1] (3457:3457:3457) (3958:3958:3958))
        (PORT d[2] (2668:2668:2668) (3108:3108:3108))
        (PORT d[3] (3708:3708:3708) (4267:4267:4267))
        (PORT d[4] (2716:2716:2716) (3151:3151:3151))
        (PORT d[5] (1589:1589:1589) (1836:1836:1836))
        (PORT d[6] (2649:2649:2649) (3105:3105:3105))
        (PORT d[7] (3714:3714:3714) (4314:4314:4314))
        (PORT d[8] (2605:2605:2605) (3021:3021:3021))
        (PORT d[9] (2701:2701:2701) (3143:3143:3143))
        (PORT d[10] (3009:3009:3009) (3512:3512:3512))
        (PORT d[11] (2103:2103:2103) (2495:2495:2495))
        (PORT d[12] (3502:3502:3502) (4135:4135:4135))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (2207:2207:2207))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2364:2364:2364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1638:1638:1638))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1909:1909:1909))
        (PORT d[1] (3277:3277:3277) (3764:3764:3764))
        (PORT d[2] (3315:3315:3315) (3848:3848:3848))
        (PORT d[3] (2695:2695:2695) (3102:3102:3102))
        (PORT d[4] (1949:1949:1949) (2237:2237:2237))
        (PORT d[5] (1081:1081:1081) (1260:1260:1260))
        (PORT d[6] (2558:2558:2558) (2978:2978:2978))
        (PORT d[7] (3338:3338:3338) (3879:3879:3879))
        (PORT d[8] (2915:2915:2915) (3362:3362:3362))
        (PORT d[9] (1131:1131:1131) (1285:1285:1285))
        (PORT d[10] (1538:1538:1538) (1770:1770:1770))
        (PORT d[11] (1858:1858:1858) (2170:2170:2170))
        (PORT d[12] (2185:2185:2185) (2561:2561:2561))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1506:1506:1506))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2363:2363:2363) (2389:2389:2389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2715:2715:2715))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1768:1768:1768))
        (PORT d[1] (4167:4167:4167) (4771:4771:4771))
        (PORT d[2] (1286:1286:1286) (1493:1493:1493))
        (PORT d[3] (1467:1467:1467) (1696:1696:1696))
        (PORT d[4] (2254:2254:2254) (2603:2603:2603))
        (PORT d[5] (2000:2000:2000) (2345:2345:2345))
        (PORT d[6] (2742:2742:2742) (3220:3220:3220))
        (PORT d[7] (957:957:957) (1120:1120:1120))
        (PORT d[8] (3334:3334:3334) (3862:3862:3862))
        (PORT d[9] (1012:1012:1012) (1170:1170:1170))
        (PORT d[10] (1170:1170:1170) (1354:1354:1354))
        (PORT d[11] (1897:1897:1897) (2226:2226:2226))
        (PORT d[12] (1241:1241:1241) (1433:1433:1433))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1150:1150:1150))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2364:2364:2364) (2390:2390:2390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1661:1661:1661))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1739:1739:1739))
        (PORT d[1] (1889:1889:1889) (2142:2142:2142))
        (PORT d[2] (3153:3153:3153) (3672:3672:3672))
        (PORT d[3] (2686:2686:2686) (3090:3090:3090))
        (PORT d[4] (1937:1937:1937) (2222:2222:2222))
        (PORT d[5] (1091:1091:1091) (1274:1274:1274))
        (PORT d[6] (2562:2562:2562) (2981:2981:2981))
        (PORT d[7] (3171:3171:3171) (3688:3688:3688))
        (PORT d[8] (2928:2928:2928) (3380:3380:3380))
        (PORT d[9] (2701:2701:2701) (3100:3100:3100))
        (PORT d[10] (1530:1530:1530) (1762:1762:1762))
        (PORT d[11] (1856:1856:1856) (2164:2164:2164))
        (PORT d[12] (2173:2173:2173) (2543:2543:2543))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1434:1434:1434))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2365:2365:2365) (2392:2392:2392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2568:2568:2568))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1527:1527:1527) (1781:1781:1781))
        (PORT d[1] (4011:4011:4011) (4597:4597:4597))
        (PORT d[2] (1446:1446:1446) (1673:1673:1673))
        (PORT d[3] (1443:1443:1443) (1666:1666:1666))
        (PORT d[4] (2265:2265:2265) (2617:2617:2617))
        (PORT d[5] (1999:1999:1999) (2349:2349:2349))
        (PORT d[6] (2565:2565:2565) (3014:3014:3014))
        (PORT d[7] (970:970:970) (1141:1141:1141))
        (PORT d[8] (3346:3346:3346) (3880:3880:3880))
        (PORT d[9] (1235:1235:1235) (1438:1438:1438))
        (PORT d[10] (1004:1004:1004) (1160:1160:1160))
        (PORT d[11] (1912:1912:1912) (2248:2248:2248))
        (PORT d[12] (1246:1246:1246) (1438:1438:1438))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1113:1113:1113))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2366:2366:2366) (2393:2393:2393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2449:2449:2449))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2427:2427:2427))
        (PORT d[1] (2411:2411:2411) (2762:2762:2762))
        (PORT d[2] (2607:2607:2607) (3062:3062:3062))
        (PORT d[3] (2805:2805:2805) (3231:3231:3231))
        (PORT d[4] (2457:2457:2457) (2817:2817:2817))
        (PORT d[5] (1750:1750:1750) (2059:2059:2059))
        (PORT d[6] (3177:3177:3177) (3662:3662:3662))
        (PORT d[7] (2492:2492:2492) (2914:2914:2914))
        (PORT d[8] (1438:1438:1438) (1660:1660:1660))
        (PORT d[9] (3506:3506:3506) (4020:4020:4020))
        (PORT d[10] (2175:2175:2175) (2501:2501:2501))
        (PORT d[11] (3018:3018:3018) (3518:3518:3518))
        (PORT d[12] (2421:2421:2421) (2815:2815:2815))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2103:2103:2103))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2370:2370:2370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2766:2766:2766))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1797:1797:1797))
        (PORT d[1] (1904:1904:1904) (2181:2181:2181))
        (PORT d[2] (3133:3133:3133) (3624:3624:3624))
        (PORT d[3] (4159:4159:4159) (4776:4776:4776))
        (PORT d[4] (3708:3708:3708) (4282:4282:4282))
        (PORT d[5] (2216:2216:2216) (2595:2595:2595))
        (PORT d[6] (1842:1842:1842) (2183:2183:2183))
        (PORT d[7] (2048:2048:2048) (2374:2374:2374))
        (PORT d[8] (3191:3191:3191) (3692:3692:3692))
        (PORT d[9] (2399:2399:2399) (2785:2785:2785))
        (PORT d[10] (1814:1814:1814) (2129:2129:2129))
        (PORT d[11] (2245:2245:2245) (2617:2617:2617))
        (PORT d[12] (2394:2394:2394) (2786:2786:2786))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1532:1532:1532))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2371:2371:2371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2225:2225:2225) (2556:2556:2556))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3345:3345:3345))
        (PORT d[1] (3418:3418:3418) (3891:3891:3891))
        (PORT d[2] (2255:2255:2255) (2652:2652:2652))
        (PORT d[3] (2414:2414:2414) (2779:2779:2779))
        (PORT d[4] (2213:2213:2213) (2523:2523:2523))
        (PORT d[5] (1373:1373:1373) (1625:1625:1625))
        (PORT d[6] (2731:2731:2731) (3164:3164:3164))
        (PORT d[7] (2557:2557:2557) (2991:2991:2991))
        (PORT d[8] (1436:1436:1436) (1658:1658:1658))
        (PORT d[9] (3129:3129:3129) (3581:3581:3581))
        (PORT d[10] (2143:2143:2143) (2492:2492:2492))
        (PORT d[11] (2664:2664:2664) (3111:3111:3111))
        (PORT d[12] (2291:2291:2291) (2671:2671:2671))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1439:1439:1439))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2310:2310:2310) (2333:2333:2333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2588:2588:2588))
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2260:2260:2260))
        (PORT d[1] (1882:1882:1882) (2149:2149:2149))
        (PORT d[2] (2850:2850:2850) (3307:3307:3307))
        (PORT d[3] (3978:3978:3978) (4574:4574:4574))
        (PORT d[4] (3336:3336:3336) (3855:3855:3855))
        (PORT d[5] (1872:1872:1872) (2204:2204:2204))
        (PORT d[6] (1910:1910:1910) (2259:2259:2259))
        (PORT d[7] (1837:1837:1837) (2118:2118:2118))
        (PORT d[8] (2981:2981:2981) (3449:3449:3449))
        (PORT d[9] (2042:2042:2042) (2379:2379:2379))
        (PORT d[10] (1992:1992:1992) (2331:2331:2331))
        (PORT d[11] (1887:1887:1887) (2204:2204:2204))
        (PORT d[12] (1890:1890:1890) (2203:2203:2203))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1786:1786:1786))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2311:2311:2311) (2334:2334:2334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (4284:4284:4284))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2190:2190:2190))
        (PORT d[1] (3816:3816:3816) (4385:4385:4385))
        (PORT d[2] (2232:2232:2232) (2577:2577:2577))
        (PORT d[3] (3309:3309:3309) (3823:3823:3823))
        (PORT d[4] (3486:3486:3486) (3995:3995:3995))
        (PORT d[5] (2619:2619:2619) (3031:3031:3031))
        (PORT d[6] (1961:1961:1961) (2263:2263:2263))
        (PORT d[7] (2003:2003:2003) (2299:2299:2299))
        (PORT d[8] (2755:2755:2755) (3218:3218:3218))
        (PORT d[9] (3182:3182:3182) (3675:3675:3675))
        (PORT d[10] (2334:2334:2334) (2727:2727:2727))
        (PORT d[11] (1577:1577:1577) (1838:1838:1838))
        (PORT d[12] (1397:1397:1397) (1611:1611:1611))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1323:1323:1323))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2756:2756:2756))
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3474:3474:3474))
        (PORT d[1] (3480:3480:3480) (3960:3960:3960))
        (PORT d[2] (1951:1951:1951) (2259:2259:2259))
        (PORT d[3] (2865:2865:2865) (3290:3290:3290))
        (PORT d[4] (3197:3197:3197) (3690:3690:3690))
        (PORT d[5] (1610:1610:1610) (1882:1882:1882))
        (PORT d[6] (1891:1891:1891) (2215:2215:2215))
        (PORT d[7] (2854:2854:2854) (3285:3285:3285))
        (PORT d[8] (2584:2584:2584) (3001:3001:3001))
        (PORT d[9] (3411:3411:3411) (3933:3933:3933))
        (PORT d[10] (2261:2261:2261) (2646:2646:2646))
        (PORT d[11] (3367:3367:3367) (3954:3954:3954))
        (PORT d[12] (3645:3645:3645) (4213:4213:4213))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1758:1758:1758))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3148:3148:3148) (3648:3648:3648))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (2999:2999:2999))
        (PORT d[1] (4159:4159:4159) (4772:4772:4772))
        (PORT d[2] (1539:1539:1539) (1794:1794:1794))
        (PORT d[3] (3643:3643:3643) (4201:4201:4201))
        (PORT d[4] (3864:3864:3864) (4427:4427:4427))
        (PORT d[5] (1550:1550:1550) (1822:1822:1822))
        (PORT d[6] (2447:2447:2447) (2813:2813:2813))
        (PORT d[7] (2253:2253:2253) (2586:2586:2586))
        (PORT d[8] (3132:3132:3132) (3654:3654:3654))
        (PORT d[9] (3282:3282:3282) (3763:3763:3763))
        (PORT d[10] (2510:2510:2510) (2908:2908:2908))
        (PORT d[11] (1766:1766:1766) (2054:2054:2054))
        (PORT d[12] (1192:1192:1192) (1379:1379:1379))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1553:1553:1553))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (3136:3136:3136))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3152:3152:3152) (3678:3678:3678))
        (PORT d[1] (3138:3138:3138) (3570:3570:3570))
        (PORT d[2] (1787:1787:1787) (2071:2071:2071))
        (PORT d[3] (2504:2504:2504) (2857:2857:2857))
        (PORT d[4] (2759:2759:2759) (3179:3179:3179))
        (PORT d[5] (1569:1569:1569) (1823:1823:1823))
        (PORT d[6] (1338:1338:1338) (1572:1572:1572))
        (PORT d[7] (2683:2683:2683) (3086:3086:3086))
        (PORT d[8] (2751:2751:2751) (3199:3199:3199))
        (PORT d[9] (2884:2884:2884) (3328:3328:3328))
        (PORT d[10] (2264:2264:2264) (2645:2645:2645))
        (PORT d[11] (2604:2604:2604) (3078:3078:3078))
        (PORT d[12] (3974:3974:3974) (4580:4580:4580))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1724:1724:1724))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2373:2373:2373) (2397:2397:2397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3411:3411:3411) (3941:3941:3941))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2168:2168:2168))
        (PORT d[1] (3572:3572:3572) (4098:4098:4098))
        (PORT d[2] (1546:1546:1546) (1806:1806:1806))
        (PORT d[3] (2690:2690:2690) (3119:3119:3119))
        (PORT d[4] (3294:3294:3294) (3783:3783:3783))
        (PORT d[5] (1969:1969:1969) (2291:2291:2291))
        (PORT d[6] (3063:3063:3063) (3564:3564:3564))
        (PORT d[7] (2056:2056:2056) (2355:2355:2355))
        (PORT d[8] (2924:2924:2924) (3408:3408:3408))
        (PORT d[9] (2961:2961:2961) (3412:3412:3412))
        (PORT d[10] (1951:1951:1951) (2280:2280:2280))
        (PORT d[11] (1762:1762:1762) (2050:2050:2050))
        (PORT d[12] (1568:1568:1568) (1811:1811:1811))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (2226:2226:2226))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2339:2339:2339) (2362:2362:2362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2425:2425:2425))
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2838:2838:2838))
        (PORT d[1] (3135:3135:3135) (3573:3573:3573))
        (PORT d[2] (1979:1979:1979) (2286:2286:2286))
        (PORT d[3] (2883:2883:2883) (3311:3311:3311))
        (PORT d[4] (2812:2812:2812) (3250:3250:3250))
        (PORT d[5] (1780:1780:1780) (2071:2071:2071))
        (PORT d[6] (1541:1541:1541) (1818:1818:1818))
        (PORT d[7] (2848:2848:2848) (3271:3271:3271))
        (PORT d[8] (3113:3113:3113) (3610:3610:3610))
        (PORT d[9] (3055:3055:3055) (3530:3530:3530))
        (PORT d[10] (2285:2285:2285) (2674:2674:2674))
        (PORT d[11] (3026:3026:3026) (3570:3570:3570))
        (PORT d[12] (3248:3248:3248) (3753:3753:3753))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2031:2031:2031))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2340:2340:2340) (2363:2363:2363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (3006:3006:3006))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1731:1731:1731) (1963:1963:1963))
        (PORT d[1] (3395:3395:3395) (3901:3901:3901))
        (PORT d[2] (2199:2199:2199) (2576:2576:2576))
        (PORT d[3] (4066:4066:4066) (4717:4717:4717))
        (PORT d[4] (4878:4878:4878) (5587:5587:5587))
        (PORT d[5] (1360:1360:1360) (1543:1543:1543))
        (PORT d[6] (3658:3658:3658) (4276:4276:4276))
        (PORT d[7] (4367:4367:4367) (5074:5074:5074))
        (PORT d[8] (2449:2449:2449) (2809:2809:2809))
        (PORT d[9] (2691:2691:2691) (3085:3085:3085))
        (PORT d[10] (1231:1231:1231) (1415:1415:1415))
        (PORT d[11] (3734:3734:3734) (4345:4345:4345))
        (PORT d[12] (2493:2493:2493) (2908:2908:2908))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1813:1813:1813))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2368:2368:2368) (2395:2395:2395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1343:1343:1343))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2751:2751:2751))
        (PORT d[1] (3667:3667:3667) (4193:4193:4193))
        (PORT d[2] (2091:2091:2091) (2438:2438:2438))
        (PORT d[3] (2085:2085:2085) (2397:2397:2397))
        (PORT d[4] (2698:2698:2698) (3130:3130:3130))
        (PORT d[5] (1521:1521:1521) (1749:1749:1749))
        (PORT d[6] (2854:2854:2854) (3342:3342:3342))
        (PORT d[7] (3919:3919:3919) (4547:4547:4547))
        (PORT d[8] (2633:2633:2633) (3057:3057:3057))
        (PORT d[9] (3285:3285:3285) (3812:3812:3812))
        (PORT d[10] (3207:3207:3207) (3739:3739:3739))
        (PORT d[11] (2090:2090:2090) (2483:2483:2483))
        (PORT d[12] (3687:3687:3687) (4343:4343:4343))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1854:1854:1854))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2369:2369:2369) (2396:2396:2396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (3023:3023:3023))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (3096:3096:3096))
        (PORT d[1] (2721:2721:2721) (3129:3129:3129))
        (PORT d[2] (2770:2770:2770) (3236:3236:3236))
        (PORT d[3] (2033:2033:2033) (2354:2354:2354))
        (PORT d[4] (1965:1965:1965) (2254:2254:2254))
        (PORT d[5] (1749:1749:1749) (2052:2052:2052))
        (PORT d[6] (2289:2289:2289) (2652:2652:2652))
        (PORT d[7] (2790:2790:2790) (3253:3253:3253))
        (PORT d[8] (2366:2366:2366) (2735:2735:2735))
        (PORT d[9] (2286:2286:2286) (2633:2633:2633))
        (PORT d[10] (2651:2651:2651) (3051:3051:3051))
        (PORT d[11] (2623:2623:2623) (3064:3064:3064))
        (PORT d[12] (2697:2697:2697) (3091:3091:3091))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1720:1720:1720) (1942:1942:1942))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2348:2348:2348) (2372:2372:2372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2501:2501:2501))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2117:2117:2117))
        (PORT d[1] (3452:3452:3452) (3951:3951:3951))
        (PORT d[2] (2950:2950:2950) (3421:3421:3421))
        (PORT d[3] (1646:1646:1646) (1895:1895:1895))
        (PORT d[4] (2443:2443:2443) (2832:2832:2832))
        (PORT d[5] (2241:2241:2241) (2632:2632:2632))
        (PORT d[6] (2187:2187:2187) (2585:2585:2585))
        (PORT d[7] (1488:1488:1488) (1726:1726:1726))
        (PORT d[8] (2157:2157:2157) (2493:2493:2493))
        (PORT d[9] (1930:1930:1930) (2239:2239:2239))
        (PORT d[10] (2635:2635:2635) (3078:3078:3078))
        (PORT d[11] (1351:1351:1351) (1598:1598:1598))
        (PORT d[12] (2113:2113:2113) (2457:2457:2457))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (1940:1940:1940))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2349:2349:2349) (2373:2373:2373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2246:2246:2246) (2572:2572:2572))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (3141:3141:3141))
        (PORT d[1] (3029:3029:3029) (3451:3451:3451))
        (PORT d[2] (2583:2583:2583) (3020:3020:3020))
        (PORT d[3] (2228:2228:2228) (2567:2567:2567))
        (PORT d[4] (2468:2468:2468) (2830:2830:2830))
        (PORT d[5] (1390:1390:1390) (1648:1648:1648))
        (PORT d[6] (2389:2389:2389) (2779:2779:2779))
        (PORT d[7] (2584:2584:2584) (3024:3024:3024))
        (PORT d[8] (1982:1982:1982) (2294:2294:2294))
        (PORT d[9] (2931:2931:2931) (3355:3355:3355))
        (PORT d[10] (1944:1944:1944) (2265:2265:2265))
        (PORT d[11] (2445:2445:2445) (2855:2855:2855))
        (PORT d[12] (2281:2281:2281) (2659:2659:2659))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2262:2262:2262))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2370:2370:2370))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2073:2073:2073))
        (PORT d[1] (2100:2100:2100) (2407:2407:2407))
        (PORT d[2] (2509:2509:2509) (2924:2924:2924))
        (PORT d[3] (3609:3609:3609) (4153:4153:4153))
        (PORT d[4] (2990:2990:2990) (3461:3461:3461))
        (PORT d[5] (2446:2446:2446) (2854:2854:2854))
        (PORT d[6] (2044:2044:2044) (2409:2409:2409))
        (PORT d[7] (2608:2608:2608) (3012:3012:3012))
        (PORT d[8] (2620:2620:2620) (3030:3030:3030))
        (PORT d[9] (1699:1699:1699) (1996:1996:1996))
        (PORT d[10] (2168:2168:2168) (2530:2530:2530))
        (PORT d[11] (1685:1685:1685) (1977:1977:1977))
        (PORT d[12] (2116:2116:2116) (2461:2461:2461))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1430:1430:1430))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2360:2360:2360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3330:3330:3330))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1686:1686:1686))
        (PORT d[1] (2307:2307:2307) (2590:2590:2590))
        (PORT d[2] (2336:2336:2336) (2732:2732:2732))
        (PORT d[3] (1259:1259:1259) (1431:1431:1431))
        (PORT d[4] (1158:1158:1158) (1323:1323:1323))
        (PORT d[5] (1129:1129:1129) (1333:1333:1333))
        (PORT d[6] (2435:2435:2435) (2824:2824:2824))
        (PORT d[7] (2053:2053:2053) (2398:2398:2398))
        (PORT d[8] (1622:1622:1622) (1847:1847:1847))
        (PORT d[9] (2659:2659:2659) (3039:3039:3039))
        (PORT d[10] (2418:2418:2418) (2812:2812:2812))
        (PORT d[11] (2795:2795:2795) (3251:3251:3251))
        (PORT d[12] (1744:1744:1744) (1967:1967:1967))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1418:1418:1418))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2371:2371:2371) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1463:1463:1463))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2585:2585:2585))
        (PORT d[1] (1876:1876:1876) (2123:2123:2123))
        (PORT d[2] (1371:1371:1371) (1575:1575:1575))
        (PORT d[3] (1387:1387:1387) (1590:1590:1590))
        (PORT d[4] (1765:1765:1765) (2017:2017:2017))
        (PORT d[5] (1781:1781:1781) (2087:2087:2087))
        (PORT d[6] (2523:2523:2523) (2945:2945:2945))
        (PORT d[7] (1854:1854:1854) (2133:2133:2133))
        (PORT d[8] (1763:1763:1763) (2022:2022:2022))
        (PORT d[9] (1807:1807:1807) (2057:2057:2057))
        (PORT d[10] (1727:1727:1727) (2036:2036:2036))
        (PORT d[11] (1219:1219:1219) (1456:1456:1456))
        (PORT d[12] (1623:1623:1623) (1845:1845:1845))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1044:1044:1044))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2372:2372:2372) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2912:2912:2912) (3360:3360:3360))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2333:2333:2333))
        (PORT d[1] (2859:2859:2859) (3252:3252:3252))
        (PORT d[2] (1824:1824:1824) (2138:2138:2138))
        (PORT d[3] (2693:2693:2693) (3092:3092:3092))
        (PORT d[4] (2010:2010:2010) (2275:2275:2275))
        (PORT d[5] (1891:1891:1891) (2208:2208:2208))
        (PORT d[6] (1704:1704:1704) (1961:1961:1961))
        (PORT d[7] (1864:1864:1864) (2164:2164:2164))
        (PORT d[8] (3061:3061:3061) (3528:3528:3528))
        (PORT d[9] (3225:3225:3225) (3698:3698:3698))
        (PORT d[10] (2708:2708:2708) (3142:3142:3142))
        (PORT d[11] (2750:2750:2750) (3167:3167:3167))
        (PORT d[12] (2147:2147:2147) (2456:2456:2456))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1654:1654:1654))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2353:2353:2353) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2840:2840:2840))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2858:2858:2858))
        (PORT d[1] (2249:2249:2249) (2529:2529:2529))
        (PORT d[2] (1831:1831:1831) (2123:2123:2123))
        (PORT d[3] (2020:2020:2020) (2291:2291:2291))
        (PORT d[4] (3420:3420:3420) (3919:3919:3919))
        (PORT d[5] (1528:1528:1528) (1775:1775:1775))
        (PORT d[6] (1176:1176:1176) (1393:1393:1393))
        (PORT d[7] (2240:2240:2240) (2550:2550:2550))
        (PORT d[8] (3580:3580:3580) (4163:4163:4163))
        (PORT d[9] (2508:2508:2508) (2909:2909:2909))
        (PORT d[10] (3368:3368:3368) (3910:3910:3910))
        (PORT d[11] (2319:2319:2319) (2723:2723:2723))
        (PORT d[12] (1952:1952:1952) (2285:2285:2285))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1526:1526:1526))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2380:2380:2380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3529:3529:3529))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2162:2162:2162))
        (PORT d[1] (2555:2555:2555) (2901:2901:2901))
        (PORT d[2] (1994:1994:1994) (2330:2330:2330))
        (PORT d[3] (2388:2388:2388) (2733:2733:2733))
        (PORT d[4] (2197:2197:2197) (2479:2479:2479))
        (PORT d[5] (1240:1240:1240) (1471:1471:1471))
        (PORT d[6] (1737:1737:1737) (1998:1998:1998))
        (PORT d[7] (2682:2682:2682) (3132:3132:3132))
        (PORT d[8] (2096:2096:2096) (2400:2400:2400))
        (PORT d[9] (3004:3004:3004) (3441:3441:3441))
        (PORT d[10] (2483:2483:2483) (2874:2874:2874))
        (PORT d[11] (2402:2402:2402) (2773:2773:2773))
        (PORT d[12] (2588:2588:2588) (2974:2974:2974))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3900:3900:3900))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2316:2316:2316) (2340:2340:2340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2176:2176:2176) (2458:2458:2458))
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (3098:3098:3098))
        (PORT d[1] (3567:3567:3567) (4085:4085:4085))
        (PORT d[2] (2572:2572:2572) (2970:2970:2970))
        (PORT d[3] (2261:2261:2261) (2582:2582:2582))
        (PORT d[4] (3069:3069:3069) (3528:3528:3528))
        (PORT d[5] (2366:2366:2366) (2759:2759:2759))
        (PORT d[6] (1754:1754:1754) (2058:2058:2058))
        (PORT d[7] (2231:2231:2231) (2538:2538:2538))
        (PORT d[8] (3378:3378:3378) (3935:3935:3935))
        (PORT d[9] (2159:2159:2159) (2518:2518:2518))
        (PORT d[10] (2995:2995:2995) (3483:3483:3483))
        (PORT d[11] (1968:1968:1968) (2325:2325:2325))
        (PORT d[12] (1785:1785:1785) (2104:2104:2104))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2648:2648:2648) (2896:2896:2896))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2317:2317:2317) (2341:2341:2341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (3339:3339:3339))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (2321:2321:2321))
        (PORT d[1] (3481:3481:3481) (3956:3956:3956))
        (PORT d[2] (2009:2009:2009) (2354:2354:2354))
        (PORT d[3] (2212:2212:2212) (2527:2527:2527))
        (PORT d[4] (2751:2751:2751) (3132:3132:3132))
        (PORT d[5] (1405:1405:1405) (1653:1653:1653))
        (PORT d[6] (1895:1895:1895) (2181:2181:2181))
        (PORT d[7] (2605:2605:2605) (3022:3022:3022))
        (PORT d[8] (3415:3415:3415) (3927:3927:3927))
        (PORT d[9] (2817:2817:2817) (3227:3227:3227))
        (PORT d[10] (2474:2474:2474) (2866:2866:2866))
        (PORT d[11] (2100:2100:2100) (2430:2430:2430))
        (PORT d[12] (2405:2405:2405) (2764:2764:2764))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (1930:1930:1930))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2341:2341:2341) (2365:2365:2365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2263:2263:2263))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2809:2809:2809) (3290:3290:3290))
        (PORT d[1] (3230:3230:3230) (3703:3703:3703))
        (PORT d[2] (2391:2391:2391) (2767:2767:2767))
        (PORT d[3] (2466:2466:2466) (2823:2823:2823))
        (PORT d[4] (2875:2875:2875) (3304:3304:3304))
        (PORT d[5] (2200:2200:2200) (2571:2571:2571))
        (PORT d[6] (1371:1371:1371) (1624:1624:1624))
        (PORT d[7] (2586:2586:2586) (2946:2946:2946))
        (PORT d[8] (3192:3192:3192) (3721:3721:3721))
        (PORT d[9] (1992:1992:1992) (2330:2330:2330))
        (PORT d[10] (2809:2809:2809) (3269:3269:3269))
        (PORT d[11] (1788:1788:1788) (2119:2119:2119))
        (PORT d[12] (2134:2134:2134) (2503:2503:2503))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2201:2201:2201))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3136:3136:3136))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (3061:3061:3061))
        (PORT d[1] (3339:3339:3339) (3799:3799:3799))
        (PORT d[2] (2702:2702:2702) (3152:3152:3152))
        (PORT d[3] (1776:1776:1776) (2031:2031:2031))
        (PORT d[4] (2944:2944:2944) (3377:3377:3377))
        (PORT d[5] (1551:1551:1551) (1818:1818:1818))
        (PORT d[6] (2016:2016:2016) (2340:2340:2340))
        (PORT d[7] (3137:3137:3137) (3637:3637:3637))
        (PORT d[8] (1851:1851:1851) (2148:2148:2148))
        (PORT d[9] (2116:2116:2116) (2415:2415:2415))
        (PORT d[10] (2013:2013:2013) (2298:2298:2298))
        (PORT d[11] (2238:2238:2238) (2610:2610:2610))
        (PORT d[12] (2436:2436:2436) (2781:2781:2781))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2021:2021:2021))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2360:2360:2360) (2384:2384:2384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1865:1865:1865))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (3047:3047:3047))
        (PORT d[1] (3299:3299:3299) (3789:3789:3789))
        (PORT d[2] (2267:2267:2267) (2638:2638:2638))
        (PORT d[3] (3195:3195:3195) (3660:3660:3660))
        (PORT d[4] (2077:2077:2077) (2362:2362:2362))
        (PORT d[5] (1903:1903:1903) (2222:2222:2222))
        (PORT d[6] (1592:1592:1592) (1881:1881:1881))
        (PORT d[7] (2943:2943:2943) (3399:3399:3399))
        (PORT d[8] (2293:2293:2293) (2635:2635:2635))
        (PORT d[9] (2012:2012:2012) (2347:2347:2347))
        (PORT d[10] (1878:1878:1878) (2200:2200:2200))
        (PORT d[11] (1644:1644:1644) (1955:1955:1955))
        (PORT d[12] (2080:2080:2080) (2433:2433:2433))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1674:1674:1674))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2385:2385:2385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2644:2644:2644) (3042:3042:3042))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3103:3103:3103))
        (PORT d[1] (2720:2720:2720) (3128:3128:3128))
        (PORT d[2] (2758:2758:2758) (3223:3223:3223))
        (PORT d[3] (2011:2011:2011) (2326:2326:2326))
        (PORT d[4] (3009:3009:3009) (3451:3451:3451))
        (PORT d[5] (1433:1433:1433) (1696:1696:1696))
        (PORT d[6] (2181:2181:2181) (2539:2539:2539))
        (PORT d[7] (2628:2628:2628) (3059:3059:3059))
        (PORT d[8] (1849:1849:1849) (2151:2151:2151))
        (PORT d[9] (2335:2335:2335) (2685:2685:2685))
        (PORT d[10] (2479:2479:2479) (2856:2856:2856))
        (PORT d[11] (2622:2622:2622) (3063:3063:3063))
        (PORT d[12] (2663:2663:2663) (3042:3042:3042))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1608:1608:1608) (1772:1772:1772))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2354:2354:2354) (2378:2378:2378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2348:2348:2348))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2132:2132:2132))
        (PORT d[1] (3444:3444:3444) (3945:3945:3945))
        (PORT d[2] (2949:2949:2949) (3422:3422:3422))
        (PORT d[3] (1809:1809:1809) (2087:2087:2087))
        (PORT d[4] (2792:2792:2792) (3213:3213:3213))
        (PORT d[5] (2236:2236:2236) (2623:2623:2623))
        (PORT d[6] (2026:2026:2026) (2405:2405:2405))
        (PORT d[7] (2765:2765:2765) (3203:3203:3203))
        (PORT d[8] (2569:2569:2569) (2976:2976:2976))
        (PORT d[9] (1916:1916:1916) (2222:2222:2222))
        (PORT d[10] (2617:2617:2617) (3056:3056:3056))
        (PORT d[11] (1350:1350:1350) (1593:1593:1593))
        (PORT d[12] (2125:2125:2125) (2475:2475:2475))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1552:1552:1552))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2355:2355:2355) (2379:2379:2379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3713:3713:3713))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (2003:2003:2003))
        (PORT d[1] (2486:2486:2486) (2823:2823:2823))
        (PORT d[2] (1783:1783:1783) (2091:2091:2091))
        (PORT d[3] (2519:2519:2519) (2895:2895:2895))
        (PORT d[4] (1843:1843:1843) (2078:2078:2078))
        (PORT d[5] (1525:1525:1525) (1790:1790:1790))
        (PORT d[6] (1558:1558:1558) (1797:1797:1797))
        (PORT d[7] (2862:2862:2862) (3332:3332:3332))
        (PORT d[8] (2866:2866:2866) (3300:3300:3300))
        (PORT d[9] (3039:3039:3039) (3486:3486:3486))
        (PORT d[10] (2513:2513:2513) (2911:2911:2911))
        (PORT d[11] (2587:2587:2587) (2989:2989:2989))
        (PORT d[12] (1774:1774:1774) (2022:2022:2022))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2042:2042:2042))
        (PORT clk (1314:1314:1314) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2355:2355:2355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2659:2659:2659))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (3312:3312:3312))
        (PORT d[1] (1940:1940:1940) (2184:2184:2184))
        (PORT d[2] (2742:2742:2742) (3162:3162:3162))
        (PORT d[3] (2014:2014:2014) (2281:2281:2281))
        (PORT d[4] (3229:3229:3229) (3704:3704:3704))
        (PORT d[5] (2548:2548:2548) (2967:2967:2967))
        (PORT d[6] (1190:1190:1190) (1408:1408:1408))
        (PORT d[7] (2051:2051:2051) (2336:2336:2336))
        (PORT d[8] (3398:3398:3398) (3957:3957:3957))
        (PORT d[9] (2328:2328:2328) (2707:2707:2707))
        (PORT d[10] (3192:3192:3192) (3715:3715:3715))
        (PORT d[11] (2076:2076:2076) (2426:2426:2426))
        (PORT d[12] (1801:1801:1801) (2122:2122:2122))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1828:1828:1828))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2330:2330:2330) (2356:2356:2356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (3148:3148:3148))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2163:2163:2163))
        (PORT d[1] (2566:2566:2566) (2915:2915:2915))
        (PORT d[2] (1986:1986:1986) (2324:2324:2324))
        (PORT d[3] (2336:2336:2336) (2685:2685:2685))
        (PORT d[4] (2212:2212:2212) (2511:2511:2511))
        (PORT d[5] (1373:1373:1373) (1617:1617:1617))
        (PORT d[6] (1756:1756:1756) (2025:2025:2025))
        (PORT d[7] (2266:2266:2266) (2640:2640:2640))
        (PORT d[8] (3445:3445:3445) (3962:3962:3962))
        (PORT d[9] (2851:2851:2851) (3271:3271:3271))
        (PORT d[10] (2488:2488:2488) (2880:2880:2880))
        (PORT d[11] (2401:2401:2401) (2772:2772:2772))
        (PORT d[12] (2600:2600:2600) (2992:2992:2992))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (2299:2299:2299))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2322:2322:2322) (2347:2347:2347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2469:2469:2469))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (3089:3089:3089))
        (PORT d[1] (3549:3549:3549) (4055:4055:4055))
        (PORT d[2] (2572:2572:2572) (2969:2969:2969))
        (PORT d[3] (2280:2280:2280) (2607:2607:2607))
        (PORT d[4] (3051:3051:3051) (3505:3505:3505))
        (PORT d[5] (2188:2188:2188) (2557:2557:2557))
        (PORT d[6] (1565:1565:1565) (1845:1845:1845))
        (PORT d[7] (2404:2404:2404) (2736:2736:2736))
        (PORT d[8] (3378:3378:3378) (3941:3941:3941))
        (PORT d[9] (2140:2140:2140) (2493:2493:2493))
        (PORT d[10] (2992:2992:2992) (3476:3476:3476))
        (PORT d[11] (1920:1920:1920) (2256:2256:2256))
        (PORT d[12] (1783:1783:1783) (2098:2098:2098))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2551:2551:2551))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2323:2323:2323) (2348:2348:2348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (3043:3043:3043))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (3097:3097:3097))
        (PORT d[1] (2909:2909:2909) (3350:3350:3350))
        (PORT d[2] (2768:2768:2768) (3231:3231:3231))
        (PORT d[3] (2011:2011:2011) (2314:2314:2314))
        (PORT d[4] (1946:1946:1946) (2229:2229:2229))
        (PORT d[5] (1737:1737:1737) (2033:2033:2033))
        (PORT d[6] (2283:2283:2283) (2646:2646:2646))
        (PORT d[7] (2788:2788:2788) (3243:3243:3243))
        (PORT d[8] (2354:2354:2354) (2716:2716:2716))
        (PORT d[9] (2333:2333:2333) (2683:2683:2683))
        (PORT d[10] (2663:2663:2663) (3064:3064:3064))
        (PORT d[11] (2778:2778:2778) (3238:3238:3238))
        (PORT d[12] (2704:2704:2704) (3099:3099:3099))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1925:1925:1925))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2342:2342:2342) (2366:2366:2366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2509:2509:2509))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (2475:2475:2475))
        (PORT d[1] (3610:3610:3610) (4136:4136:4136))
        (PORT d[2] (2957:2957:2957) (3429:3429:3429))
        (PORT d[3] (1624:1624:1624) (1874:1874:1874))
        (PORT d[4] (2450:2450:2450) (2840:2840:2840))
        (PORT d[5] (2231:2231:2231) (2615:2615:2615))
        (PORT d[6] (2198:2198:2198) (2601:2601:2601))
        (PORT d[7] (1593:1593:1593) (1837:1837:1837))
        (PORT d[8] (2780:2780:2780) (3221:3221:3221))
        (PORT d[9] (1449:1449:1449) (1677:1677:1677))
        (PORT d[10] (2625:2625:2625) (3066:3066:3066))
        (PORT d[11] (934:934:934) (1111:1111:1111))
        (PORT d[12] (1901:1901:1901) (2224:2224:2224))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1597:1597:1597))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2343:2343:2343) (2367:2367:2367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (3143:3143:3143))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (3295:3295:3295))
        (PORT d[1] (3682:3682:3682) (4193:4193:4193))
        (PORT d[2] (2923:2923:2923) (3409:3409:3409))
        (PORT d[3] (1998:1998:1998) (2300:2300:2300))
        (PORT d[4] (1489:1489:1489) (1701:1701:1701))
        (PORT d[5] (1520:1520:1520) (1781:1781:1781))
        (PORT d[6] (2067:2067:2067) (2399:2399:2399))
        (PORT d[7] (2386:2386:2386) (2771:2771:2771))
        (PORT d[8] (1577:1577:1577) (1787:1787:1787))
        (PORT d[9] (2286:2286:2286) (2605:2605:2605))
        (PORT d[10] (1801:1801:1801) (2050:2050:2050))
        (PORT d[11] (2596:2596:2596) (3019:3019:3019))
        (PORT d[12] (1858:1858:1858) (2087:2087:2087))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1544:1544:1544))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2335:2335:2335) (2358:2358:2358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1658:1658:1658))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2496:2496:2496))
        (PORT d[1] (1677:1677:1677) (1892:1892:1892))
        (PORT d[2] (2638:2638:2638) (3064:3064:3064))
        (PORT d[3] (2901:2901:2901) (3336:3336:3336))
        (PORT d[4] (1726:1726:1726) (1967:1967:1967))
        (PORT d[5] (2263:2263:2263) (2638:2638:2638))
        (PORT d[6] (2327:2327:2327) (2717:2717:2717))
        (PORT d[7] (1814:1814:1814) (2081:2081:2081))
        (PORT d[8] (2626:2626:2626) (3018:3018:3018))
        (PORT d[9] (2356:2356:2356) (2737:2737:2737))
        (PORT d[10] (2072:2072:2072) (2417:2417:2417))
        (PORT d[11] (1200:1200:1200) (1431:1431:1431))
        (PORT d[12] (1727:1727:1727) (1971:1971:1971))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1544:1544:1544))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2359:2359:2359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (603:603:603) (592:592:592))
        (PORT ena (588:588:588) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (197:197:197))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (236:236:236))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (121:121:121) (151:151:151))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (387:387:387))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (244:244:244))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1162:1162:1162))
        (PORT datab (120:120:120) (150:150:150))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1185:1185:1185))
        (PORT datab (116:116:116) (144:144:144))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (430:430:430))
        (PORT datab (523:523:523) (625:625:625))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (689:689:689))
        (PORT datab (813:813:813) (931:931:931))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (613:613:613))
        (PORT datab (628:628:628) (718:718:718))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (371:371:371) (436:436:436))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1341:1341:1341))
        (PORT datab (210:210:210) (250:250:250))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (872:872:872))
        (PORT datab (321:321:321) (365:365:365))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (565:565:565))
        (PORT datab (319:319:319) (363:363:363))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (974:974:974))
        (PORT datab (128:128:128) (156:156:156))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datab (493:493:493) (586:586:586))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (572:572:572))
        (PORT datab (699:699:699) (815:815:815))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (556:556:556))
        (PORT datab (499:499:499) (569:569:569))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (554:554:554))
        (PORT datab (761:761:761) (870:870:870))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (686:686:686))
        (PORT datab (477:477:477) (557:557:557))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (650:650:650))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (975:975:975))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (237:237:237) (284:284:284))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (419:419:419))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (250:250:250))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (406:406:406))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (370:370:370) (429:429:429))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (249:249:249))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (631:631:631) (739:739:739))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (721:721:721))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (162:162:162))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (164:164:164))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (367:367:367) (429:429:429))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (362:362:362))
        (PORT datab (325:325:325) (379:379:379))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (205:205:205) (242:242:242))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (805:805:805))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (234:234:234))
        (PORT datab (203:203:203) (243:243:243))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (409:409:409))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (339:339:339))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (440:440:440))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (382:382:382) (448:448:448))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (342:342:342))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (711:711:711))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (638:638:638) (738:738:738))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (548:548:548))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (257:257:257))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (624:624:624))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (345:345:345))
        (PORT datab (214:214:214) (260:260:260))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (856:856:856))
        (PORT datab (214:214:214) (260:260:260))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (535:535:535))
        (PORT datab (213:213:213) (259:259:259))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (366:366:366))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (662:662:662))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (616:616:616))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (624:624:624))
        (PORT datab (645:645:645) (759:759:759))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (575:575:575))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (757:757:757))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (504:504:504) (605:605:605))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (579:579:579))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (757:757:757))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (655:655:655) (776:776:776))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[8\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (811:811:811) (979:979:979))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[9\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (470:470:470))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[10\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (636:636:636))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[11\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (483:483:483))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[12\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (491:491:491) (574:574:574))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[13\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (990:990:990) (1153:1153:1153))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (894:894:894) (1041:1041:1041))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (647:647:647))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[16\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (806:806:806))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (610:610:610))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[18\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (888:888:888))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[19\]\~56)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[22\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[23\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (600:600:600))
        (PORT datad (586:586:586) (684:684:684))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LD_MINS_IR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (269:269:269) (290:290:290))
        (PORT sload (543:543:543) (629:629:629))
        (PORT ena (422:422:422) (442:442:442))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (918:918:918))
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT asdata (517:517:517) (581:581:581))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (207:207:207))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (145:145:145) (194:194:194))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT asdata (518:518:518) (581:581:581))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (220:220:220))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (214:214:214))
        (PORT datac (139:139:139) (190:190:190))
        (PORT datad (124:124:124) (166:166:166))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (271:271:271))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datac (222:222:222) (277:277:277))
        (PORT datad (355:355:355) (423:423:423))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (563:563:563))
        (PORT datab (717:717:717) (818:818:818))
        (PORT datac (325:325:325) (388:388:388))
        (PORT datad (132:132:132) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|BMUX\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (253:253:253))
        (PORT datab (793:793:793) (926:926:926))
        (PORT datad (230:230:230) (292:292:292))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|BMUX\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (304:304:304))
        (PORT datac (335:335:335) (405:405:405))
        (PORT datad (348:348:348) (417:417:417))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (291:291:291))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datac (116:116:116) (156:156:156))
        (PORT datad (199:199:199) (243:243:243))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (289:289:289))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (343:343:343) (412:412:412))
        (PORT datad (119:119:119) (155:155:155))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (289:289:289))
        (PORT datab (333:333:333) (402:402:402))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (395:395:395))
        (PORT datab (231:231:231) (286:286:286))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (393:393:393))
        (PORT datab (234:234:234) (291:291:291))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (436:436:436))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datac (357:357:357) (433:433:433))
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (294:294:294))
        (PORT datab (335:335:335) (400:400:400))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (284:284:284))
        (PORT datab (205:205:205) (264:264:264))
        (PORT datac (201:201:201) (256:256:256))
        (PORT datad (136:136:136) (175:175:175))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datac (309:309:309) (362:362:362))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (387:387:387))
        (PORT datab (303:303:303) (365:365:365))
        (PORT datac (226:226:226) (286:286:286))
        (PORT datad (319:319:319) (385:385:385))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (215:215:215) (273:273:273))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (192:192:192) (240:240:240))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|imgo_cnt_sel)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (380:380:380))
        (PORT datab (239:239:239) (298:298:298))
        (PORT datac (210:210:210) (264:264:264))
        (PORT datad (208:208:208) (256:256:256))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (189:189:189) (227:227:227))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (218:218:218) (271:271:271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (314:314:314) (362:362:362))
        (PORT datad (270:270:270) (307:307:307))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (783:783:783) (879:879:879))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (692:692:692) (787:787:787))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (185:185:185))
        (PORT datab (348:348:348) (417:417:417))
        (PORT datad (329:329:329) (395:395:395))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (483:483:483) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (506:506:506) (565:565:565))
        (PORT ena (584:584:584) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (496:496:496) (552:552:552))
        (PORT ena (584:584:584) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (511:511:511) (578:578:578))
        (PORT ena (483:483:483) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (483:483:483))
        (PORT datab (215:215:215) (273:273:273))
        (PORT datad (383:383:383) (455:455:455))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (668:668:668) (760:760:760))
        (PORT ena (481:481:481) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (415:415:415))
        (PORT datab (244:244:244) (306:306:306))
        (PORT datad (182:182:182) (226:226:226))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (678:678:678) (766:766:766))
        (PORT ena (481:481:481) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (233:233:233) (290:290:290))
        (PORT datad (312:312:312) (369:369:369))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (805:805:805) (912:912:912))
        (PORT ena (481:481:481) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (626:626:626) (679:679:679))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (256:256:256))
        (PORT datab (239:239:239) (298:298:298))
        (PORT datad (208:208:208) (256:256:256))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (661:661:661) (743:743:743))
        (PORT ena (481:481:481) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (666:666:666) (756:756:756))
        (PORT ena (481:481:481) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (290:290:290))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (220:220:220) (273:273:273))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datab (297:297:297) (348:348:348))
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (216:216:216))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (277:277:277) (322:322:322))
        (PORT datad (465:465:465) (530:530:530))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (680:680:680) (767:767:767))
        (PORT ena (509:509:509) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (582:582:582) (671:671:671))
        (PORT ena (509:509:509) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (424:424:424))
        (PORT datab (322:322:322) (388:388:388))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (693:693:693) (788:788:788))
        (PORT ena (509:509:509) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (418:418:418) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (349:349:349) (418:418:418))
        (PORT datad (328:328:328) (394:394:394))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (545:545:545) (615:615:615))
        (PORT ena (509:509:509) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (961:961:961) (1091:1091:1091))
        (PORT ena (509:509:509) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (364:364:364) (436:436:436))
        (PORT datad (317:317:317) (372:372:372))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (818:818:818) (928:928:928))
        (PORT ena (509:509:509) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (509:509:509) (547:547:547))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (397:397:397))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (321:321:321) (383:383:383))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (171:171:171) (209:209:209))
        (PORT datac (173:173:173) (207:207:207))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (489:489:489) (544:544:544))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (535:535:535) (605:605:605))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (507:507:507) (567:567:567))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (496:496:496) (554:554:554))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (499:499:499) (555:555:555))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (484:484:484))
        (PORT datab (200:200:200) (257:257:257))
        (PORT datad (382:382:382) (454:454:454))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (670:670:670) (762:762:762))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (675:675:675) (762:762:762))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (805:805:805) (912:912:912))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (666:666:666) (757:757:757))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (662:662:662) (744:744:744))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (291:291:291))
        (PORT datab (240:240:240) (299:299:299))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (426:426:426))
        (PORT datab (117:117:117) (151:151:151))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (208:208:208))
        (PORT datab (158:158:158) (212:212:212))
        (PORT datac (364:364:364) (441:441:441))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector81\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (216:216:216) (275:275:275))
        (PORT datad (2224:2224:2224) (2520:2520:2520))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1259:1259:1259))
        (PORT datab (1066:1066:1066) (1275:1275:1275))
        (PORT datac (1272:1272:1272) (1426:1426:1426))
        (PORT datad (957:957:957) (1098:1098:1098))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1254:1254:1254))
        (PORT datab (1064:1064:1064) (1272:1272:1272))
        (PORT datac (616:616:616) (696:696:696))
        (PORT datad (625:625:625) (707:707:707))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (842:842:842) (990:990:990))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (829:829:829) (983:983:983))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1416:1416:1416))
        (PORT datab (1064:1064:1064) (1272:1272:1272))
        (PORT datac (940:940:940) (1132:1132:1132))
        (PORT datad (1059:1059:1059) (1212:1212:1212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1231:1231:1231))
        (PORT datab (1067:1067:1067) (1276:1276:1276))
        (PORT datac (936:936:936) (1127:1127:1127))
        (PORT datad (1229:1229:1229) (1389:1389:1389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (1017:1017:1017) (1162:1162:1162))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1592:1592:1592))
        (PORT datad (692:692:692) (812:812:812))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (961:961:961))
        (PORT datab (647:647:647) (770:770:770))
        (PORT datac (1057:1057:1057) (1224:1224:1224))
        (PORT datad (1247:1247:1247) (1476:1476:1476))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (553:553:553))
        (PORT datab (213:213:213) (274:274:274))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (283:283:283))
        (PORT datab (677:677:677) (779:779:779))
        (PORT datac (479:479:479) (561:561:561))
        (PORT datad (231:231:231) (294:294:294))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1500:1500:1500))
        (PORT datab (881:881:881) (1007:1007:1007))
        (PORT datac (871:871:871) (1005:1005:1005))
        (PORT datad (1523:1523:1523) (1777:1777:1777))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (973:973:973))
        (PORT datab (1005:1005:1005) (1160:1160:1160))
        (PORT datac (866:866:866) (1040:1040:1040))
        (PORT datad (886:886:886) (1061:1061:1061))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (838:838:838) (981:981:981))
        (PORT datac (498:498:498) (574:574:574))
        (PORT datad (515:515:515) (616:616:616))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1137:1137:1137))
        (PORT datab (832:832:832) (953:953:953))
        (PORT datac (1093:1093:1093) (1296:1296:1296))
        (PORT datad (1168:1168:1168) (1368:1368:1368))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1626:1626:1626))
        (PORT datab (1343:1343:1343) (1581:1581:1581))
        (PORT datac (1038:1038:1038) (1162:1162:1162))
        (PORT datad (1131:1131:1131) (1324:1324:1324))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (397:397:397))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (478:478:478) (550:550:550))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1051:1051:1051) (1259:1259:1259))
        (PORT datab (1066:1066:1066) (1274:1274:1274))
        (PORT datac (677:677:677) (763:763:763))
        (PORT datad (738:738:738) (856:856:856))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1258:1258:1258))
        (PORT datab (792:792:792) (903:903:903))
        (PORT datac (1146:1146:1146) (1333:1333:1333))
        (PORT datad (1051:1051:1051) (1247:1247:1247))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (980:980:980))
        (PORT datab (1108:1108:1108) (1321:1321:1321))
        (PORT datac (730:730:730) (839:839:839))
        (PORT datad (1543:1543:1543) (1743:1743:1743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (938:938:938))
        (PORT datab (180:180:180) (245:245:245))
        (PORT datac (479:479:479) (561:561:561))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1342:1342:1342))
        (PORT datab (1110:1110:1110) (1323:1323:1323))
        (PORT datac (1782:1782:1782) (2024:2024:2024))
        (PORT datad (812:812:812) (957:957:957))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (816:816:816))
        (PORT datab (924:924:924) (1115:1115:1115))
        (PORT datac (974:974:974) (1151:1151:1151))
        (PORT datad (1445:1445:1445) (1651:1651:1651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (717:717:717))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (509:509:509) (604:604:604))
        (PORT datad (852:852:852) (996:996:996))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (539:539:539))
        (PORT datab (1054:1054:1054) (1260:1260:1260))
        (PORT datac (882:882:882) (1010:1010:1010))
        (PORT datad (1122:1122:1122) (1300:1300:1300))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (981:981:981))
        (PORT datab (1109:1109:1109) (1322:1322:1322))
        (PORT datac (1166:1166:1166) (1325:1325:1325))
        (PORT datad (924:924:924) (1068:1068:1068))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (791:791:791))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (824:824:824) (943:943:943))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (619:619:619))
        (PORT datab (356:356:356) (410:410:410))
        (PORT datac (1226:1226:1226) (1456:1456:1456))
        (PORT datad (1136:1136:1136) (1322:1322:1322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1353:1353:1353))
        (PORT datab (1343:1343:1343) (1581:1581:1581))
        (PORT datac (523:523:523) (592:592:592))
        (PORT datad (462:462:462) (524:524:524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (840:840:840) (964:964:964))
        (PORT datac (679:679:679) (771:771:771))
        (PORT datad (847:847:847) (991:991:991))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1444:1444:1444) (1618:1618:1618))
        (PORT datab (1616:1616:1616) (1809:1809:1809))
        (PORT datac (912:912:912) (1072:1072:1072))
        (PORT datad (1267:1267:1267) (1512:1512:1512))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (1141:1141:1141))
        (PORT datac (1136:1136:1136) (1356:1356:1356))
        (PORT datad (1426:1426:1426) (1618:1618:1618))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (889:889:889))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (993:993:993) (1146:1146:1146))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (524:524:524))
        (PORT datab (651:651:651) (751:751:751))
        (PORT datac (851:851:851) (996:996:996))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1653:1653:1653))
        (PORT datab (742:742:742) (874:874:874))
        (PORT datac (1046:1046:1046) (1191:1191:1191))
        (PORT datad (1732:1732:1732) (2049:2049:2049))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1656:1656:1656))
        (PORT datab (342:342:342) (399:399:399))
        (PORT datac (721:721:721) (808:808:808))
        (PORT datad (1729:1729:1729) (2046:2046:2046))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1354:1354:1354))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1177:1177:1177) (1365:1365:1365))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1174:1174:1174))
        (PORT datab (863:863:863) (963:963:963))
        (PORT datac (910:910:910) (1096:1096:1096))
        (PORT datad (1244:1244:1244) (1364:1364:1364))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (755:755:755))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (866:866:866) (1040:1040:1040))
        (PORT datad (887:887:887) (1062:1062:1062))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1006:1006:1006))
        (PORT datab (180:180:180) (219:219:219))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (631:631:631) (736:736:736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1236:1236:1236))
        (PORT datab (689:689:689) (762:762:762))
        (PORT datac (814:814:814) (971:971:971))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1174:1174:1174))
        (PORT datab (926:926:926) (1117:1117:1117))
        (PORT datac (858:858:858) (953:953:953))
        (PORT datad (673:673:673) (739:739:739))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (907:907:907) (1084:1084:1084))
        (PORT datad (314:314:314) (367:367:367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (763:763:763))
        (PORT datab (196:196:196) (237:237:237))
        (PORT datac (901:901:901) (1076:1076:1076))
        (PORT datad (1313:1313:1313) (1528:1528:1528))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (767:767:767))
        (PORT datab (647:647:647) (770:770:770))
        (PORT datac (1054:1054:1054) (1216:1216:1216))
        (PORT datad (1247:1247:1247) (1476:1476:1476))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (752:752:752))
        (PORT datab (179:179:179) (243:243:243))
        (PORT datac (479:479:479) (561:561:561))
        (PORT datad (232:232:232) (295:295:295))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (840:840:840))
        (PORT datab (341:341:341) (397:397:397))
        (PORT datac (1432:1432:1432) (1684:1684:1684))
        (PORT datad (789:789:789) (912:912:912))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1556:1556:1556) (1863:1863:1863))
        (PORT datab (692:692:692) (819:819:819))
        (PORT datac (332:332:332) (378:378:378))
        (PORT datad (683:683:683) (794:794:794))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1231:1231:1231))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1144:1144:1144) (1364:1364:1364))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1511:1511:1511))
        (PORT datab (963:963:963) (1104:1104:1104))
        (PORT datac (912:912:912) (1072:1072:1072))
        (PORT datad (1266:1266:1266) (1511:1511:1511))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1861:1861:1861))
        (PORT datab (691:691:691) (819:819:819))
        (PORT datac (1217:1217:1217) (1397:1397:1397))
        (PORT datad (700:700:700) (802:802:802))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (619:619:619) (706:706:706))
        (PORT datac (727:727:727) (820:820:820))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1206:1206:1206))
        (PORT datab (1298:1298:1298) (1561:1561:1561))
        (PORT datac (1237:1237:1237) (1403:1403:1403))
        (PORT datad (845:845:845) (961:961:961))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (817:817:817))
        (PORT datab (833:833:833) (950:950:950))
        (PORT datac (913:913:913) (1074:1074:1074))
        (PORT datad (1262:1262:1262) (1507:1507:1507))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (699:699:699))
        (PORT datab (530:530:530) (612:612:612))
        (PORT datac (1144:1144:1144) (1364:1364:1364))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1206:1206:1206))
        (PORT datab (1299:1299:1299) (1561:1561:1561))
        (PORT datac (1076:1076:1076) (1256:1256:1256))
        (PORT datad (837:837:837) (953:953:953))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1569:1569:1569) (1750:1750:1750))
        (PORT datab (1443:1443:1443) (1711:1711:1711))
        (PORT datac (800:800:800) (932:932:932))
        (PORT datad (670:670:670) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1236:1236:1236))
        (PORT datab (1166:1166:1166) (1388:1388:1388))
        (PORT datac (481:481:481) (549:549:549))
        (PORT datad (319:319:319) (370:370:370))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (558:558:558))
        (PORT datab (439:439:439) (511:511:511))
        (PORT datac (471:471:471) (530:530:530))
        (PORT datad (411:411:411) (467:467:467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector76\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (439:439:439))
        (PORT datab (337:337:337) (401:401:401))
        (PORT datac (481:481:481) (554:554:554))
        (PORT datad (545:545:545) (620:620:620))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1216:1216:1216))
        (PORT datab (934:934:934) (1118:1118:1118))
        (PORT datac (1012:1012:1012) (1131:1131:1131))
        (PORT datad (365:365:365) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (422:422:422))
        (PORT datab (934:934:934) (1118:1118:1118))
        (PORT datac (1002:1002:1002) (1192:1192:1192))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1499:1499:1499))
        (PORT datab (1544:1544:1544) (1804:1804:1804))
        (PORT datac (1536:1536:1536) (1687:1687:1687))
        (PORT datad (610:610:610) (690:690:690))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (774:774:774))
        (PORT datab (184:184:184) (249:249:249))
        (PORT datac (478:478:478) (560:560:560))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1863:1863:1863))
        (PORT datab (692:692:692) (819:819:819))
        (PORT datac (497:497:497) (575:575:575))
        (PORT datad (518:518:518) (594:594:594))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (589:589:589))
        (PORT datab (691:691:691) (818:818:818))
        (PORT datac (1000:1000:1000) (1099:1099:1099))
        (PORT datad (1531:1531:1531) (1833:1833:1833))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1060:1060:1060) (1236:1236:1236))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1146:1146:1146) (1368:1368:1368))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1296:1296:1296))
        (PORT datab (1089:1089:1089) (1255:1255:1255))
        (PORT datac (1111:1111:1111) (1242:1242:1242))
        (PORT datad (1234:1234:1234) (1448:1448:1448))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (787:787:787))
        (PORT datab (718:718:718) (835:835:835))
        (PORT datac (1528:1528:1528) (1826:1826:1826))
        (PORT datad (1235:1235:1235) (1409:1409:1409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (815:815:815))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (576:576:576) (651:651:651))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1297:1297:1297) (1554:1554:1554))
        (PORT datab (735:735:735) (861:861:861))
        (PORT datac (1141:1141:1141) (1316:1316:1316))
        (PORT datad (887:887:887) (996:996:996))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1208:1208:1208))
        (PORT datab (1305:1305:1305) (1569:1569:1569))
        (PORT datac (667:667:667) (754:754:754))
        (PORT datad (510:510:510) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (505:505:505) (593:593:593))
        (PORT datac (1146:1146:1146) (1367:1367:1367))
        (PORT datad (488:488:488) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (606:606:606))
        (PORT datab (721:721:721) (838:838:838))
        (PORT datac (1288:1288:1288) (1547:1547:1547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1345:1345:1345))
        (PORT datab (1300:1300:1300) (1563:1563:1563))
        (PORT datac (1067:1067:1067) (1216:1216:1216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (889:889:889))
        (PORT datab (282:282:282) (331:331:331))
        (PORT datac (913:913:913) (1073:1073:1073))
        (PORT datad (279:279:279) (321:321:321))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (833:833:833))
        (PORT datab (131:131:131) (165:165:165))
        (PORT datac (955:955:955) (1092:1092:1092))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (981:981:981))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datac (681:681:681) (760:760:760))
        (PORT datad (1401:1401:1401) (1643:1643:1643))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1505:1505:1505))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datac (1079:1079:1079) (1219:1219:1219))
        (PORT datad (1521:1521:1521) (1775:1775:1775))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (434:434:434))
        (PORT datab (500:500:500) (578:578:578))
        (PORT datac (509:509:509) (604:604:604))
        (PORT datad (649:649:649) (762:762:762))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (416:416:416))
        (PORT datab (1355:1355:1355) (1587:1587:1587))
        (PORT datac (709:709:709) (854:854:854))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1497:1497:1497))
        (PORT datab (381:381:381) (446:446:446))
        (PORT datac (662:662:662) (730:730:730))
        (PORT datad (1524:1524:1524) (1779:1779:1779))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (417:417:417))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (350:350:350) (413:413:413))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (1161:1161:1161))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (697:697:697) (813:813:813))
        (PORT datad (773:773:773) (905:905:905))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1216:1216:1216))
        (PORT datab (866:866:866) (978:978:978))
        (PORT datac (710:710:710) (855:855:855))
        (PORT datad (1337:1337:1337) (1562:1562:1562))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (332:332:332) (392:392:392))
        (PORT datac (505:505:505) (600:600:600))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1211:1211:1211))
        (PORT datab (1187:1187:1187) (1392:1392:1392))
        (PORT datac (1095:1095:1095) (1297:1297:1297))
        (PORT datad (686:686:686) (758:758:758))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (928:928:928))
        (PORT datab (1156:1156:1156) (1348:1348:1348))
        (PORT datac (1221:1221:1221) (1449:1449:1449))
        (PORT datad (850:850:850) (945:945:945))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (406:406:406))
        (PORT datab (388:388:388) (475:475:475))
        (PORT datac (479:479:479) (540:540:540))
        (PORT datad (358:358:358) (435:435:435))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (806:806:806))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datac (1097:1097:1097) (1299:1299:1299))
        (PORT datad (1166:1166:1166) (1365:1365:1365))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1417:1417:1417))
        (PORT datab (1185:1185:1185) (1390:1390:1390))
        (PORT datac (1097:1097:1097) (1300:1300:1300))
        (PORT datad (1242:1242:1242) (1447:1447:1447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (734:734:734) (872:872:872))
        (PORT datac (1344:1344:1344) (1594:1594:1594))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (811:811:811) (940:940:940))
        (PORT datab (1111:1111:1111) (1318:1318:1318))
        (PORT datac (1312:1312:1312) (1510:1510:1510))
        (PORT datad (1168:1168:1168) (1367:1367:1367))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (849:849:849))
        (PORT datab (196:196:196) (237:237:237))
        (PORT datac (1221:1221:1221) (1450:1450:1450))
        (PORT datad (1137:1137:1137) (1324:1324:1324))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (122:122:122) (152:152:152))
        (PORT datac (331:331:331) (387:387:387))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1066:1066:1066))
        (PORT datab (952:952:952) (1087:1087:1087))
        (PORT datac (1227:1227:1227) (1457:1457:1457))
        (PORT datad (1135:1135:1135) (1322:1322:1322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (609:609:609))
        (PORT datab (1104:1104:1104) (1308:1308:1308))
        (PORT datac (1137:1137:1137) (1318:1318:1318))
        (PORT datad (697:697:697) (790:790:790))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (418:418:418))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (1347:1347:1347) (1598:1598:1598))
        (PORT datad (477:477:477) (551:551:551))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT datab (1104:1104:1104) (1308:1308:1308))
        (PORT datac (507:507:507) (582:582:582))
        (PORT datad (452:452:452) (512:512:512))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1248:1248:1248))
        (PORT datab (1320:1320:1320) (1525:1525:1525))
        (PORT datac (1090:1090:1090) (1286:1286:1286))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (724:724:724))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1137:1137:1137) (1318:1318:1318))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (418:418:418))
        (PORT datab (458:458:458) (529:529:529))
        (PORT datac (462:462:462) (534:534:534))
        (PORT datad (635:635:635) (722:722:722))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector78\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (327:327:327) (379:379:379))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector78\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (332:332:332))
        (PORT datab (476:476:476) (580:580:580))
        (PORT datac (506:506:506) (572:572:572))
        (PORT datad (339:339:339) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1655:1655:1655))
        (PORT datab (506:506:506) (584:584:584))
        (PORT datac (1219:1219:1219) (1417:1417:1417))
        (PORT datad (1730:1730:1730) (2047:2047:2047))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1657:1657:1657))
        (PORT datab (1743:1743:1743) (2068:2068:2068))
        (PORT datac (1160:1160:1160) (1333:1333:1333))
        (PORT datad (1543:1543:1543) (1737:1737:1737))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (1190:1190:1190) (1380:1380:1380))
        (PORT datac (1210:1210:1210) (1424:1424:1424))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1264:1264:1264))
        (PORT datab (1742:1742:1742) (2067:2067:2067))
        (PORT datac (1176:1176:1176) (1377:1377:1377))
        (PORT datad (329:329:329) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1661:1661:1661))
        (PORT datab (1048:1048:1048) (1190:1190:1190))
        (PORT datac (1364:1364:1364) (1572:1572:1572))
        (PORT datad (1724:1724:1724) (2040:2040:2040))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1420:1420:1420))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (333:333:333) (384:384:384))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1663:1663:1663))
        (PORT datab (1143:1143:1143) (1330:1330:1330))
        (PORT datac (1170:1170:1170) (1331:1331:1331))
        (PORT datad (1722:1722:1722) (2038:2038:2038))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1283:1283:1283))
        (PORT datab (539:539:539) (627:627:627))
        (PORT datac (685:685:685) (792:792:792))
        (PORT datad (1605:1605:1605) (1910:1910:1910))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (601:601:601))
        (PORT datab (1098:1098:1098) (1297:1297:1297))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (784:784:784))
        (PORT datab (376:376:376) (438:438:438))
        (PORT datac (1228:1228:1228) (1457:1457:1457))
        (PORT datad (1135:1135:1135) (1322:1322:1322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (748:748:748))
        (PORT datab (1224:1224:1224) (1451:1451:1451))
        (PORT datac (944:944:944) (1054:1054:1054))
        (PORT datad (1139:1139:1139) (1329:1329:1329))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (700:700:700))
        (PORT datab (184:184:184) (248:248:248))
        (PORT datac (478:478:478) (560:560:560))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1174:1174:1174))
        (PORT datab (1394:1394:1394) (1602:1602:1602))
        (PORT datac (907:907:907) (1093:1093:1093))
        (PORT datad (1594:1594:1594) (1833:1833:1833))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1174:1174:1174))
        (PORT datab (926:926:926) (1116:1116:1116))
        (PORT datac (349:349:349) (397:397:397))
        (PORT datad (949:949:949) (1069:1069:1069))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (907:907:907) (1084:1084:1084))
        (PORT datad (1151:1151:1151) (1333:1333:1333))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1174:1174:1174))
        (PORT datab (381:381:381) (445:445:445))
        (PORT datac (907:907:907) (1093:1093:1093))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (838:838:838))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (777:777:777) (918:918:918))
        (PORT datad (1175:1175:1175) (1383:1383:1383))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (1008:1008:1008))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (326:326:326) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (787:787:787))
        (PORT datab (754:754:754) (884:884:884))
        (PORT datac (1528:1528:1528) (1827:1827:1827))
        (PORT datad (1371:1371:1371) (1570:1570:1570))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (1151:1151:1151))
        (PORT datab (684:684:684) (800:800:800))
        (PORT datac (1396:1396:1396) (1661:1661:1661))
        (PORT datad (339:339:339) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (631:631:631))
        (PORT datab (605:605:605) (715:715:715))
        (PORT datac (897:897:897) (1015:1015:1015))
        (PORT datad (441:441:441) (508:508:508))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1557:1557:1557))
        (PORT datab (723:723:723) (816:816:816))
        (PORT datac (1142:1142:1142) (1317:1317:1317))
        (PORT datad (1178:1178:1178) (1357:1357:1357))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT datab (1304:1304:1304) (1546:1546:1546))
        (PORT datac (1085:1085:1085) (1205:1205:1205))
        (PORT datad (1618:1618:1618) (1808:1808:1808))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (682:682:682))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (719:719:719) (841:841:841))
        (PORT datad (426:426:426) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (555:555:555))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datac (786:786:786) (899:899:899))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector79\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (711:711:711))
        (PORT datab (181:181:181) (244:244:244))
        (PORT datac (736:736:736) (833:833:833))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector79\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (325:325:325))
        (PORT datab (647:647:647) (734:734:734))
        (PORT datac (450:450:450) (551:551:551))
        (PORT datad (273:273:273) (311:311:311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (760:760:760))
        (PORT datab (342:342:342) (399:399:399))
        (PORT datac (708:708:708) (794:794:794))
        (PORT datad (1363:1363:1363) (1627:1627:1627))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (754:754:754))
        (PORT datab (199:199:199) (241:241:241))
        (PORT datac (772:772:772) (907:907:907))
        (PORT datad (1073:1073:1073) (1277:1277:1277))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1390:1390:1390) (1592:1592:1592))
        (PORT datab (845:845:845) (984:984:984))
        (PORT datac (1217:1217:1217) (1430:1430:1430))
        (PORT datad (1576:1576:1576) (1881:1881:1881))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1591:1591:1591))
        (PORT datab (1756:1756:1756) (2088:2088:2088))
        (PORT datac (1218:1218:1218) (1432:1432:1432))
        (PORT datad (338:338:338) (389:389:389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1160:1160:1160))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (843:843:843) (1010:1010:1010))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (400:400:400))
        (PORT datab (1150:1150:1150) (1295:1295:1295))
        (PORT datac (1379:1379:1379) (1609:1609:1609))
        (PORT datad (1710:1710:1710) (2029:2029:2029))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (603:603:603))
        (PORT datab (1392:1392:1392) (1629:1629:1629))
        (PORT datac (718:718:718) (808:808:808))
        (PORT datad (1713:1713:1713) (2032:2032:2032))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (618:618:618))
        (PORT datab (349:349:349) (410:410:410))
        (PORT datac (1054:1054:1054) (1185:1185:1185))
        (PORT datad (340:340:340) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT datab (1888:1888:1888) (2237:2237:2237))
        (PORT datac (898:898:898) (1020:1020:1020))
        (PORT datad (657:657:657) (746:746:746))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT datab (1893:1893:1893) (2242:2242:2242))
        (PORT datac (720:720:720) (852:852:852))
        (PORT datad (342:342:342) (392:392:392))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (496:496:496) (590:590:590))
        (PORT datac (1121:1121:1121) (1335:1335:1335))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (558:558:558))
        (PORT datab (444:444:444) (514:514:514))
        (PORT datac (449:449:449) (507:507:507))
        (PORT datad (338:338:338) (396:396:396))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (405:405:405))
        (PORT datab (390:390:390) (478:478:478))
        (PORT datac (566:566:566) (639:639:639))
        (PORT datad (361:361:361) (438:438:438))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1286:1286:1286))
        (PORT datab (900:900:900) (1043:1043:1043))
        (PORT datac (498:498:498) (565:565:565))
        (PORT datad (1604:1604:1604) (1908:1908:1908))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (879:879:879))
        (PORT datab (1619:1619:1619) (1937:1937:1937))
        (PORT datac (693:693:693) (801:801:801))
        (PORT datad (1058:1058:1058) (1251:1251:1251))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (1110:1110:1110))
        (PORT datab (823:823:823) (960:960:960))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (876:876:876) (1008:1008:1008))
        (PORT datab (1621:1621:1621) (1938:1938:1938))
        (PORT datac (494:494:494) (565:565:565))
        (PORT datad (1055:1055:1055) (1247:1247:1247))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1282:1282:1282))
        (PORT datab (916:916:916) (1042:1042:1042))
        (PORT datac (1145:1145:1145) (1317:1317:1317))
        (PORT datad (1606:1606:1606) (1910:1910:1910))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (101:101:101) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (1411:1411:1411) (1591:1591:1591))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (970:970:970))
        (PORT datab (1618:1618:1618) (1935:1935:1935))
        (PORT datac (835:835:835) (953:953:953))
        (PORT datad (1061:1061:1061) (1254:1254:1254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1322:1322:1322))
        (PORT datab (1739:1739:1739) (2064:2064:2064))
        (PORT datac (1178:1178:1178) (1380:1380:1380))
        (PORT datad (716:716:716) (803:803:803))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (175:175:175) (209:209:209))
        (PORT datad (921:921:921) (1091:1091:1091))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1497:1497:1497))
        (PORT datab (699:699:699) (803:803:803))
        (PORT datac (721:721:721) (845:845:845))
        (PORT datad (1525:1525:1525) (1779:1779:1779))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (592:592:592))
        (PORT datab (512:512:512) (592:592:592))
        (PORT datac (461:461:461) (547:547:547))
        (PORT datad (1529:1529:1529) (1815:1815:1815))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector80\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (319:319:319))
        (PORT datac (1067:1067:1067) (1210:1210:1210))
        (PORT datad (362:362:362) (440:440:440))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector80\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (285:285:285) (327:327:327))
        (PORT datad (373:373:373) (450:450:450))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1137:1137:1137))
        (PORT datab (1619:1619:1619) (1936:1936:1936))
        (PORT datac (347:347:347) (402:402:402))
        (PORT datad (1059:1059:1059) (1252:1252:1252))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (799:799:799))
        (PORT datab (1619:1619:1619) (1936:1936:1936))
        (PORT datac (1356:1356:1356) (1557:1557:1557))
        (PORT datad (1059:1059:1059) (1253:1253:1253))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (1115:1115:1115))
        (PORT datab (822:822:822) (959:959:959))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (1100:1100:1100))
        (PORT datab (1067:1067:1067) (1275:1275:1275))
        (PORT datac (936:936:936) (1127:1127:1127))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1167:1167:1167) (1344:1344:1344))
        (PORT datab (1620:1620:1620) (1938:1938:1938))
        (PORT datac (633:633:633) (723:723:723))
        (PORT datad (1056:1056:1056) (1248:1248:1248))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1620:1620:1620))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (500:500:500) (561:561:561))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1308:1308:1308))
        (PORT datab (1233:1233:1233) (1453:1453:1453))
        (PORT datac (691:691:691) (792:792:792))
        (PORT datad (1576:1576:1576) (1881:1881:1881))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1285:1285:1285))
        (PORT datab (1619:1619:1619) (1937:1937:1937))
        (PORT datac (710:710:710) (827:827:827))
        (PORT datad (935:935:935) (1070:1070:1070))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (390:390:390))
        (PORT datab (368:368:368) (436:436:436))
        (PORT datac (843:843:843) (1010:1010:1010))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1355:1355:1355))
        (PORT datab (1343:1343:1343) (1581:1581:1581))
        (PORT datac (334:334:334) (381:381:381))
        (PORT datad (183:183:183) (213:213:213))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (921:921:921))
        (PORT datab (1223:1223:1223) (1451:1451:1451))
        (PORT datac (1091:1091:1091) (1272:1272:1272))
        (PORT datad (1143:1143:1143) (1333:1333:1333))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (692:692:692))
        (PORT datab (180:180:180) (243:243:243))
        (PORT datac (479:479:479) (561:561:561))
        (PORT datad (231:231:231) (294:294:294))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1281:1281:1281))
        (PORT datab (1025:1025:1025) (1197:1197:1197))
        (PORT datac (731:731:731) (855:855:855))
        (PORT datad (1606:1606:1606) (1911:1911:1911))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (939:939:939))
        (PORT datab (1064:1064:1064) (1272:1272:1272))
        (PORT datac (939:939:939) (1130:1130:1130))
        (PORT datad (1758:1758:1758) (2028:2028:2028))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (1007:1007:1007))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (823:823:823) (970:970:970))
        (PORT datad (507:507:507) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (806:806:806))
        (PORT datab (1030:1030:1030) (1207:1207:1207))
        (PORT datac (1212:1212:1212) (1418:1418:1418))
        (PORT datad (1079:1079:1079) (1230:1230:1230))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1469:1469:1469))
        (PORT datab (352:352:352) (413:413:413))
        (PORT datac (1501:1501:1501) (1771:1771:1771))
        (PORT datad (739:739:739) (842:842:842))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (356:356:356))
        (PORT datab (493:493:493) (569:569:569))
        (PORT datac (750:750:750) (850:850:850))
        (PORT datad (568:568:568) (645:645:645))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1208:1208:1208))
        (PORT datab (1306:1306:1306) (1570:1570:1570))
        (PORT datac (874:874:874) (1017:1017:1017))
        (PORT datad (898:898:898) (1037:1037:1037))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1109:1109:1109) (1296:1296:1296))
        (PORT datab (775:775:775) (880:880:880))
        (PORT datac (801:801:801) (917:917:917))
        (PORT datad (1235:1235:1235) (1449:1449:1449))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1550:1550:1550))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (619:619:619) (714:714:714))
        (PORT datad (714:714:714) (818:818:818))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1097:1097:1097))
        (PORT datab (833:833:833) (948:948:948))
        (PORT datac (989:989:989) (1114:1114:1114))
        (PORT datad (1263:1263:1263) (1508:1508:1508))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (833:833:833))
        (PORT datab (1112:1112:1112) (1320:1320:1320))
        (PORT datac (931:931:931) (1067:1067:1067))
        (PORT datad (1166:1166:1166) (1366:1366:1366))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (830:830:830))
        (PORT datab (711:711:711) (838:838:838))
        (PORT datac (160:160:160) (189:189:189))
        (PORT datad (1321:1321:1321) (1566:1566:1566))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (587:587:587))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (586:586:586) (665:665:665))
        (PORT datad (118:118:118) (142:142:142))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector77\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (184:184:184) (248:248:248))
        (PORT datac (741:741:741) (844:844:844))
        (PORT datad (428:428:428) (485:485:485))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector77\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (323:323:323))
        (PORT datab (470:470:470) (572:572:572))
        (PORT datac (529:529:529) (608:608:608))
        (PORT datad (280:280:280) (323:323:323))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (489:489:489))
        (PORT datab (161:161:161) (217:217:217))
        (PORT datac (150:150:150) (200:200:200))
        (PORT datad (557:557:557) (665:665:665))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (133:133:133) (181:181:181))
        (PORT datac (135:135:135) (178:178:178))
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2347:2347:2347) (2673:2673:2673))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datac (138:138:138) (187:187:187))
        (PORT datad (144:144:144) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (236:236:236))
        (PORT datab (148:148:148) (202:202:202))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (117:117:117) (150:150:150))
        (PORT datac (161:161:161) (188:188:188))
        (PORT datad (141:141:141) (182:182:182))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (305:305:305))
        (PORT datac (335:335:335) (405:405:405))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (457:457:457))
        (PORT datab (483:483:483) (582:582:582))
        (PORT datac (574:574:574) (669:669:669))
        (PORT datad (737:737:737) (846:846:846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (437:437:437))
        (PORT datab (644:644:644) (755:755:755))
        (PORT datac (764:764:764) (880:880:880))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1021:1021:1021) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (282:282:282))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datac (712:712:712) (835:835:835))
        (PORT datad (499:499:499) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (606:606:606))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (493:493:493) (580:580:580))
        (PORT datad (116:116:116) (152:152:152))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1205:1205:1205))
        (PORT asdata (286:286:286) (308:308:308))
        (PORT ena (790:790:790) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1202:1202:1202))
        (PORT asdata (694:694:694) (796:796:796))
        (PORT ena (1394:1394:1394) (1592:1592:1592))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1206:1206:1206))
        (PORT asdata (393:393:393) (424:424:424))
        (PORT ena (681:681:681) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1223:1223:1223) (1202:1202:1202))
        (PORT asdata (664:664:664) (733:733:733))
        (PORT ena (1394:1394:1394) (1592:1592:1592))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT ena (763:763:763) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (865:865:865))
        (PORT datab (520:520:520) (621:621:621))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (366:366:366))
        (PORT datab (707:707:707) (834:834:834))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (477:477:477))
        (PORT datab (297:297:297) (345:345:345))
        (PORT datad (369:369:369) (431:431:431))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (754:754:754))
        (PORT datab (551:551:551) (661:661:661))
        (PORT datac (458:458:458) (547:547:547))
        (PORT datad (468:468:468) (552:552:552))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[7\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (683:683:683))
        (PORT datad (319:319:319) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (361:361:361))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (324:324:324) (376:376:376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (454:454:454))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (340:340:340) (404:404:404))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (844:844:844) (986:986:986))
        (PORT datab (322:322:322) (380:380:380))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (203:203:203) (250:250:250))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (783:783:783))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (589:589:589) (670:670:670))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (927:927:927))
        (PORT datab (123:123:123) (155:155:155))
        (PORT datac (390:390:390) (471:471:471))
        (PORT datad (120:120:120) (138:138:138))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (524:524:524) (622:622:622))
        (PORT datac (505:505:505) (601:601:601))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (249:249:249))
        (PORT datab (505:505:505) (601:601:601))
        (PORT datac (388:388:388) (445:445:445))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (318:318:318))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (505:505:505) (600:600:600))
        (PORT datad (707:707:707) (814:814:814))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (410:410:410))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (300:300:300) (347:347:347))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (524:524:524) (622:622:622))
        (PORT datac (505:505:505) (601:601:601))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (487:487:487))
        (PORT datab (896:896:896) (1046:1046:1046))
        (PORT datac (564:564:564) (652:652:652))
        (PORT datad (242:242:242) (299:299:299))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (219:219:219))
        (PORT datab (117:117:117) (147:147:147))
        (PORT datac (345:345:345) (417:417:417))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (819:819:819))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (505:505:505) (601:601:601))
        (PORT datad (707:707:707) (814:814:814))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (523:523:523) (622:622:622))
        (PORT datac (505:505:505) (601:601:601))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (486:486:486))
        (PORT datab (477:477:477) (558:558:558))
        (PORT datac (612:612:612) (698:698:698))
        (PORT datad (239:239:239) (297:297:297))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (637:637:637))
        (PORT datab (670:670:670) (792:792:792))
        (PORT datad (385:385:385) (471:471:471))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (495:495:495))
        (PORT datab (173:173:173) (210:210:210))
        (PORT datac (597:597:597) (698:698:698))
        (PORT datad (488:488:488) (593:593:593))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (239:239:239))
        (PORT datab (525:525:525) (624:624:624))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (735:735:735))
        (PORT datab (518:518:518) (600:600:600))
        (PORT datac (306:306:306) (362:362:362))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (236:236:236))
        (PORT datab (565:565:565) (649:649:649))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (734:734:734))
        (PORT datab (485:485:485) (578:578:578))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (535:535:535))
        (PORT datab (725:725:725) (854:854:854))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (592:592:592))
        (PORT datab (521:521:521) (603:603:603))
        (PORT datac (510:510:510) (598:598:598))
        (PORT datad (115:115:115) (132:132:132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (633:633:633))
        (PORT datab (458:458:458) (533:533:533))
        (PORT datac (166:166:166) (198:198:198))
        (PORT datad (398:398:398) (486:486:486))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (552:552:552))
        (PORT datab (726:726:726) (855:855:855))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (300:300:300) (353:353:353))
        (PORT datac (119:119:119) (147:147:147))
        (PORT datad (119:119:119) (143:143:143))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (459:459:459))
        (PORT datab (516:516:516) (627:627:627))
        (PORT datad (381:381:381) (466:466:466))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (648:648:648))
        (PORT datab (382:382:382) (464:464:464))
        (PORT datad (462:462:462) (546:546:546))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (867:867:867))
        (PORT datab (522:522:522) (604:604:604))
        (PORT datac (369:369:369) (420:420:420))
        (PORT datad (117:117:117) (134:134:134))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (735:735:735))
        (PORT datab (725:725:725) (855:855:855))
        (PORT datac (103:103:103) (125:125:125))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (566:566:566))
        (PORT datab (725:725:725) (854:854:854))
        (PORT datac (658:658:658) (739:739:739))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1288:1288:1288) (1414:1414:1414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (710:710:710))
        (PORT datab (476:476:476) (557:557:557))
        (PORT datac (811:811:811) (946:946:946))
        (PORT datad (756:756:756) (877:877:877))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (411:411:411))
        (PORT datab (493:493:493) (586:586:586))
        (PORT datac (110:110:110) (136:136:136))
        (PORT datad (119:119:119) (137:137:137))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (128:128:128) (162:162:162))
        (PORT datac (115:115:115) (143:143:143))
        (PORT datad (177:177:177) (209:209:209))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1243:1243:1243) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (519:519:519))
        (PORT datab (178:178:178) (218:218:218))
        (PORT datac (678:678:678) (798:798:798))
        (PORT datad (196:196:196) (226:226:226))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (158:158:158))
        (PORT datab (493:493:493) (585:585:585))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (390:390:390) (473:473:473))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (497:497:497))
        (PORT datab (173:173:173) (210:210:210))
        (PORT datac (162:162:162) (190:190:190))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (558:558:558))
        (PORT datab (458:458:458) (522:522:522))
        (PORT datac (339:339:339) (402:402:402))
        (PORT datad (341:341:341) (398:398:398))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (521:521:521))
        (PORT datab (754:754:754) (887:887:887))
        (PORT datac (634:634:634) (736:736:736))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (631:631:631))
        (PORT datab (418:418:418) (512:512:512))
        (PORT datac (161:161:161) (190:190:190))
        (PORT datad (292:292:292) (330:330:330))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (342:342:342))
        (PORT datab (372:372:372) (429:429:429))
        (PORT datac (294:294:294) (335:335:335))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (347:347:347))
        (PORT datab (713:713:713) (823:823:823))
        (PORT datac (318:318:318) (366:366:366))
        (PORT datad (286:286:286) (322:322:322))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (813:813:813))
        (PORT datab (174:174:174) (211:211:211))
        (PORT datac (353:353:353) (401:401:401))
        (PORT datad (416:416:416) (466:466:466))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (634:634:634))
        (PORT datab (414:414:414) (508:508:508))
        (PORT datac (288:288:288) (329:329:329))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (320:320:320))
        (PORT datab (363:363:363) (436:436:436))
        (PORT datac (104:104:104) (125:125:125))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (736:736:736))
        (PORT datab (392:392:392) (454:454:454))
        (PORT datac (360:360:360) (426:426:426))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|d_ready_reg_write)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (737:737:737))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (468:468:468) (558:558:558))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (460:460:460))
        (PORT datab (246:246:246) (308:308:308))
        (PORT datac (399:399:399) (447:447:447))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (449:449:449))
        (PORT datab (377:377:377) (443:443:443))
        (PORT datac (606:606:606) (712:712:712))
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (605:605:605) (710:710:710))
        (PORT datad (467:467:467) (556:556:556))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (419:419:419) (435:435:435))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (449:449:449))
        (PORT datab (703:703:703) (810:810:810))
        (PORT datac (602:602:602) (707:707:707))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (720:720:720) (821:821:821))
        (PORT datac (319:319:319) (382:382:382))
        (PORT datad (333:333:333) (400:400:400))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (227:227:227))
        (PORT datab (719:719:719) (819:819:819))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (229:229:229))
        (PORT datad (193:193:193) (222:222:222))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (278:278:278))
        (PORT datab (508:508:508) (581:581:581))
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (619:619:619) (723:723:723))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (627:627:627))
        (PORT datab (480:480:480) (549:549:549))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|imgo_cnt_sel\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (248:248:248))
        (PORT datab (155:155:155) (203:203:203))
        (PORT datac (116:116:116) (143:143:143))
        (PORT datad (214:214:214) (267:267:267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|imgo_cnt_sel\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (430:430:430) (523:523:523))
        (PORT datac (510:510:510) (606:606:606))
        (PORT datad (506:506:506) (595:595:595))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|imgo_cnt_sel\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (413:413:413))
        (PORT datab (520:520:520) (616:616:616))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (414:414:414))
        (PORT datad (384:384:384) (460:460:460))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (609:609:609))
        (PORT datad (384:384:384) (462:462:462))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_we)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3365w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (925:925:925))
        (PORT datac (829:829:829) (968:968:968))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3459w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (642:642:642))
        (PORT datab (809:809:809) (949:949:949))
        (PORT datac (712:712:712) (847:847:847))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3645w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (285:285:285))
        (PORT datab (731:731:731) (868:868:868))
        (PORT datac (211:211:211) (254:254:254))
        (PORT datad (563:563:563) (671:671:671))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3634w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (284:284:284))
        (PORT datab (731:731:731) (868:868:868))
        (PORT datac (211:211:211) (254:254:254))
        (PORT datad (563:563:563) (671:671:671))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3385w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (641:641:641))
        (PORT datab (938:938:938) (1103:1103:1103))
        (PORT datac (790:790:790) (926:926:926))
        (PORT datad (637:637:637) (763:763:763))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3665w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (631:631:631))
        (PORT datab (766:766:766) (912:912:912))
        (PORT datac (873:873:873) (1035:1035:1035))
        (PORT datad (575:575:575) (690:690:690))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3655w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (623:623:623))
        (PORT datab (768:768:768) (914:914:914))
        (PORT datac (861:861:861) (1021:1021:1021))
        (PORT datad (584:584:584) (700:700:700))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3365w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (639:639:639))
        (PORT datab (806:806:806) (946:946:946))
        (PORT datac (714:714:714) (849:849:849))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3552w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (288:288:288))
        (PORT datab (728:728:728) (864:864:864))
        (PORT datac (213:213:213) (257:257:257))
        (PORT datad (568:568:568) (677:677:677))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3541w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (298:298:298))
        (PORT datab (732:732:732) (868:868:868))
        (PORT datac (210:210:210) (254:254:254))
        (PORT datad (562:562:562) (670:670:670))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3572w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (624:624:624))
        (PORT datab (768:768:768) (914:914:914))
        (PORT datac (862:862:862) (1022:1022:1022))
        (PORT datad (584:584:584) (700:700:700))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3562w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (621:621:621))
        (PORT datab (769:769:769) (914:914:914))
        (PORT datac (859:859:859) (1019:1019:1019))
        (PORT datad (586:586:586) (703:703:703))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3459w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (955:955:955))
        (PORT datac (710:710:710) (844:844:844))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3405w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (928:928:928))
        (PORT datab (728:728:728) (864:864:864))
        (PORT datac (827:827:827) (966:966:966))
        (PORT datad (492:492:492) (583:583:583))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3405w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (644:644:644))
        (PORT datab (939:939:939) (1104:1104:1104))
        (PORT datad (637:637:637) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3675w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (834:834:834) (976:976:976))
        (PORT datac (545:545:545) (652:652:652))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3415w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (643:643:643))
        (PORT datab (939:939:939) (1104:1104:1104))
        (PORT datac (792:792:792) (928:928:928))
        (PORT datad (637:637:637) (762:762:762))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3705w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (598:598:598))
        (PORT datab (766:766:766) (912:912:912))
        (PORT datac (869:869:869) (1029:1029:1029))
        (PORT datad (579:579:579) (694:694:694))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (597:597:597))
        (PORT datab (767:767:767) (913:913:913))
        (PORT datac (863:863:863) (1023:1023:1023))
        (PORT datad (582:582:582) (698:698:698))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3395w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (812:812:812) (953:953:953))
        (PORT datac (711:711:711) (846:846:846))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3582w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (835:835:835) (976:976:976))
        (PORT datac (545:545:545) (652:652:652))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3612w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (598:598:598))
        (PORT datab (767:767:767) (913:913:913))
        (PORT datac (866:866:866) (1027:1027:1027))
        (PORT datad (580:580:580) (696:696:696))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3602w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (598:598:598))
        (PORT datab (767:767:767) (913:913:913))
        (PORT datac (868:868:868) (1028:1028:1028))
        (PORT datad (580:580:580) (695:695:695))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3448w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (864:864:864))
        (PORT datad (568:568:568) (676:676:676))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3727w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (924:924:924))
        (PORT datab (848:848:848) (989:989:989))
        (PORT datac (226:226:226) (275:275:275))
        (PORT datad (186:186:186) (212:212:212))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3727w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (428:428:428))
        (PORT datab (559:559:559) (662:662:662))
        (PORT datac (404:404:404) (472:472:472))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3459w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (283:283:283))
        (PORT datab (729:729:729) (865:865:865))
        (PORT datac (212:212:212) (256:256:256))
        (PORT datad (566:566:566) (675:675:675))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3479w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (619:619:619))
        (PORT datab (769:769:769) (915:915:915))
        (PORT datac (856:856:856) (1015:1015:1015))
        (PORT datad (589:589:589) (706:706:706))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3365w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (291:291:291))
        (PORT datab (729:729:729) (865:865:865))
        (PORT datac (213:213:213) (256:256:256))
        (PORT datad (567:567:567) (675:675:675))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3385w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (629:629:629))
        (PORT datab (766:766:766) (911:911:911))
        (PORT datac (872:872:872) (1033:1033:1033))
        (PORT datad (576:576:576) (690:690:690))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3375w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (621:621:621))
        (PORT datab (769:769:769) (915:915:915))
        (PORT datac (858:858:858) (1017:1017:1017))
        (PORT datad (587:587:587) (704:704:704))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3519w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (599:599:599))
        (PORT datab (765:765:765) (911:911:911))
        (PORT datac (874:874:874) (1036:1036:1036))
        (PORT datad (574:574:574) (689:689:689))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3509w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (465:465:465))
        (PORT datab (414:414:414) (498:498:498))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (309:309:309) (352:352:352))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3425w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (596:596:596))
        (PORT datab (768:768:768) (914:914:914))
        (PORT datac (860:860:860) (1019:1019:1019))
        (PORT datad (585:585:585) (701:701:701))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3405w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (683:683:683))
        (PORT datab (806:806:806) (947:947:947))
        (PORT datac (714:714:714) (849:849:849))
        (PORT datad (202:202:202) (240:240:240))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3395w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (426:426:426))
        (PORT datab (322:322:322) (377:377:377))
        (PORT datac (131:131:131) (175:175:175))
        (PORT datad (182:182:182) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (197:197:197))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (860:860:860))
        (PORT datab (691:691:691) (819:819:819))
        (PORT datac (781:781:781) (915:915:915))
        (PORT datad (687:687:687) (804:804:804))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (882:882:882))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (639:639:639) (751:751:751))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (943:943:943))
        (PORT datab (328:328:328) (400:400:400))
        (PORT datac (667:667:667) (793:793:793))
        (PORT datad (505:505:505) (595:595:595))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (859:859:859))
        (PORT datab (693:693:693) (821:821:821))
        (PORT datac (780:780:780) (913:913:913))
        (PORT datad (686:686:686) (804:804:804))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (489:489:489))
        (PORT datab (547:547:547) (656:656:656))
        (PORT datac (496:496:496) (596:596:596))
        (PORT datad (352:352:352) (407:407:407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (837:837:837))
        (PORT datab (474:474:474) (547:547:547))
        (PORT datac (605:605:605) (706:706:706))
        (PORT datad (642:642:642) (773:773:773))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (822:822:822))
        (PORT datab (912:912:912) (1060:1060:1060))
        (PORT datac (641:641:641) (753:753:753))
        (PORT datad (440:440:440) (498:498:498))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (796:796:796))
        (PORT datab (684:684:684) (810:810:810))
        (PORT datac (663:663:663) (778:778:778))
        (PORT datad (459:459:459) (526:526:526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (607:607:607))
        (PORT datab (643:643:643) (760:760:760))
        (PORT datac (350:350:350) (409:409:409))
        (PORT datad (1040:1040:1040) (1201:1201:1201))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (1078:1078:1078))
        (PORT datab (1024:1024:1024) (1204:1204:1204))
        (PORT datac (601:601:601) (674:674:674))
        (PORT datad (887:887:887) (1036:1036:1036))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (753:753:753))
        (PORT datab (1021:1021:1021) (1200:1200:1200))
        (PORT datac (888:888:888) (1057:1057:1057))
        (PORT datad (798:798:798) (904:904:904))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (847:847:847) (1001:1001:1001))
        (PORT datad (878:878:878) (1029:1029:1029))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1463:1463:1463) (1661:1661:1661))
        (PORT datab (1031:1031:1031) (1211:1211:1211))
        (PORT datac (877:877:877) (1043:1043:1043))
        (PORT datad (1022:1022:1022) (1145:1145:1145))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1138:1138:1138))
        (PORT datab (1022:1022:1022) (1201:1201:1201))
        (PORT datac (888:888:888) (1056:1056:1056))
        (PORT datad (359:359:359) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1019:1019:1019) (1201:1201:1201))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (1068:1068:1068))
        (PORT datab (1231:1231:1231) (1425:1425:1425))
        (PORT datac (1014:1014:1014) (1187:1187:1187))
        (PORT datad (975:975:975) (1120:1120:1120))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1073:1073:1073))
        (PORT datab (1028:1028:1028) (1208:1208:1208))
        (PORT datac (368:368:368) (427:427:427))
        (PORT datad (187:187:187) (220:220:220))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (898:898:898) (1055:1055:1055))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (1182:1182:1182) (1422:1422:1422))
        (PORT datad (1281:1281:1281) (1489:1489:1489))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (372:372:372))
        (PORT datab (2032:2032:2032) (2334:2334:2334))
        (PORT datac (904:904:904) (1048:1048:1048))
        (PORT datad (989:989:989) (1159:1159:1159))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (986:986:986) (1157:1157:1157))
        (PORT datab (495:495:495) (590:590:590))
        (PORT datac (1286:1286:1286) (1534:1534:1534))
        (PORT datad (691:691:691) (783:783:783))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (375:375:375))
        (PORT datab (138:138:138) (174:174:174))
        (PORT datac (2382:2382:2382) (2733:2733:2733))
        (PORT datad (1179:1179:1179) (1378:1378:1378))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (692:692:692))
        (PORT datab (923:923:923) (1096:1096:1096))
        (PORT datac (1540:1540:1540) (1774:1774:1774))
        (PORT datad (452:452:452) (515:515:515))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1971:1971:1971) (2254:2254:2254))
        (PORT datab (875:875:875) (1024:1024:1024))
        (PORT datac (1026:1026:1026) (1204:1204:1204))
        (PORT datad (346:346:346) (397:397:397))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1318:1318:1318))
        (PORT datab (1194:1194:1194) (1435:1435:1435))
        (PORT datac (530:530:530) (617:617:617))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1551:1551:1551) (1785:1785:1785))
        (PORT datab (1168:1168:1168) (1348:1348:1348))
        (PORT datac (858:858:858) (1025:1025:1025))
        (PORT datad (931:931:931) (1076:1076:1076))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1218:1218:1218))
        (PORT datab (1002:1002:1002) (1154:1154:1154))
        (PORT datac (1806:1806:1806) (2072:2072:2072))
        (PORT datad (1020:1020:1020) (1196:1196:1196))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (228:228:228))
        (PORT datab (447:447:447) (516:516:516))
        (PORT datac (1461:1461:1461) (1695:1695:1695))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1245:1245:1245))
        (PORT datab (915:915:915) (1087:1087:1087))
        (PORT datac (1542:1542:1542) (1776:1776:1776))
        (PORT datad (663:663:663) (749:749:749))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (963:963:963))
        (PORT datab (1562:1562:1562) (1798:1798:1798))
        (PORT datac (719:719:719) (824:824:824))
        (PORT datad (895:895:895) (1059:1059:1059))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (1195:1195:1195) (1436:1436:1436))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1192:1192:1192) (1393:1393:1393))
        (PORT datab (919:919:919) (1092:1092:1092))
        (PORT datac (1541:1541:1541) (1775:1775:1775))
        (PORT datad (1186:1186:1186) (1351:1351:1351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (971:971:971))
        (PORT datab (1560:1560:1560) (1796:1796:1796))
        (PORT datac (640:640:640) (725:725:725))
        (PORT datad (902:902:902) (1068:1068:1068))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (351:351:351) (404:404:404))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (600:600:600))
        (PORT datab (823:823:823) (945:945:945))
        (PORT datac (595:595:595) (687:687:687))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (396:396:396))
        (PORT datab (342:342:342) (409:409:409))
        (PORT datac (636:636:636) (747:747:747))
        (PORT datad (719:719:719) (808:808:808))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (697:697:697))
        (PORT datab (806:806:806) (935:935:935))
        (PORT datac (604:604:604) (691:691:691))
        (PORT datad (366:366:366) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (1079:1079:1079))
        (PORT datab (1024:1024:1024) (1203:1203:1203))
        (PORT datac (1434:1434:1434) (1643:1643:1643))
        (PORT datad (1393:1393:1393) (1528:1528:1528))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (1076:1076:1076))
        (PORT datab (1030:1030:1030) (1210:1210:1210))
        (PORT datac (878:878:878) (1044:1044:1044))
        (PORT datad (949:949:949) (1104:1104:1104))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (545:545:545))
        (PORT datab (1017:1017:1017) (1211:1211:1211))
        (PORT datac (1472:1472:1472) (1700:1700:1700))
        (PORT datad (361:361:361) (424:424:424))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (988:988:988))
        (PORT datab (1032:1032:1032) (1212:1212:1212))
        (PORT datac (875:875:875) (1040:1040:1040))
        (PORT datad (1348:1348:1348) (1559:1559:1559))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1558:1558:1558))
        (PORT datab (1027:1027:1027) (1206:1206:1206))
        (PORT datac (881:881:881) (1047:1047:1047))
        (PORT datad (973:973:973) (1093:1093:1093))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (847:847:847) (1000:1000:1000))
        (PORT datad (878:878:878) (1030:1030:1030))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1236:1236:1236))
        (PORT datab (709:709:709) (846:846:846))
        (PORT datac (959:959:959) (1153:1153:1153))
        (PORT datad (736:736:736) (854:854:854))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1628:1628:1628))
        (PORT datab (979:979:979) (1179:1179:1179))
        (PORT datac (801:801:801) (918:918:918))
        (PORT datad (692:692:692) (820:820:820))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (860:860:860))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (641:641:641) (730:730:730))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (900:900:900))
        (PORT datab (1105:1105:1105) (1309:1309:1309))
        (PORT datac (1227:1227:1227) (1428:1428:1428))
        (PORT datad (354:354:354) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (841:841:841))
        (PORT datab (1091:1091:1091) (1292:1292:1292))
        (PORT datac (1217:1217:1217) (1418:1418:1418))
        (PORT datad (628:628:628) (713:713:713))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1298:1298:1298))
        (PORT datab (648:648:648) (745:745:745))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1564:1564:1564))
        (PORT datab (1519:1519:1519) (1705:1705:1705))
        (PORT datac (854:854:854) (1021:1021:1021))
        (PORT datad (1528:1528:1528) (1755:1755:1755))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (1126:1126:1126))
        (PORT datab (1328:1328:1328) (1523:1523:1523))
        (PORT datac (861:861:861) (1029:1029:1029))
        (PORT datad (1527:1527:1527) (1754:1754:1754))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (576:576:576))
        (PORT datab (576:576:576) (644:644:644))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (710:710:710))
        (PORT datab (655:655:655) (770:770:770))
        (PORT datac (993:993:993) (1128:1128:1128))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1172:1172:1172))
        (PORT datab (455:455:455) (529:529:529))
        (PORT datac (941:941:941) (1092:1092:1092))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (713:713:713))
        (PORT datab (907:907:907) (1083:1083:1083))
        (PORT datac (1038:1038:1038) (1207:1207:1207))
        (PORT datad (371:371:371) (434:434:434))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1143:1143:1143) (1317:1317:1317))
        (PORT datab (908:908:908) (1084:1084:1084))
        (PORT datac (1038:1038:1038) (1206:1206:1206))
        (PORT datad (359:359:359) (412:412:412))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (781:781:781))
        (PORT datab (1057:1057:1057) (1230:1230:1230))
        (PORT datac (1147:1147:1147) (1348:1348:1348))
        (PORT datad (971:971:971) (1103:1103:1103))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (245:245:245))
        (PORT datab (377:377:377) (441:441:441))
        (PORT datac (1329:1329:1329) (1537:1537:1537))
        (PORT datad (1188:1188:1188) (1389:1389:1389))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (1016:1016:1016))
        (PORT datab (840:840:840) (940:940:940))
        (PORT datac (1224:1224:1224) (1424:1424:1424))
        (PORT datad (1081:1081:1081) (1276:1276:1276))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1103:1103:1103) (1277:1277:1277))
        (PORT datab (769:769:769) (919:919:919))
        (PORT datac (975:975:975) (1113:1113:1113))
        (PORT datad (912:912:912) (1015:1015:1015))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (793:793:793))
        (PORT datab (667:667:667) (767:767:767))
        (PORT datac (1365:1365:1365) (1582:1582:1582))
        (PORT datad (1003:1003:1003) (1186:1186:1186))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (1001:1001:1001))
        (PORT datab (1026:1026:1026) (1220:1220:1220))
        (PORT datac (671:671:671) (760:760:760))
        (PORT datad (1200:1200:1200) (1387:1387:1387))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1404:1404:1404))
        (PORT datab (135:135:135) (169:169:169))
        (PORT datac (2379:2379:2379) (2730:2730:2730))
        (PORT datad (585:585:585) (651:651:651))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (761:761:761))
        (PORT datab (1020:1020:1020) (1210:1210:1210))
        (PORT datac (1368:1368:1368) (1586:1586:1586))
        (PORT datad (878:878:878) (1018:1018:1018))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (437:437:437))
        (PORT datab (957:957:957) (1129:1129:1129))
        (PORT datac (1363:1363:1363) (1581:1581:1581))
        (PORT datad (1003:1003:1003) (1187:1187:1187))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (234:234:234))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (602:602:602) (699:699:699))
        (PORT datad (1578:1578:1578) (1878:1878:1878))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (932:932:932))
        (PORT datab (504:504:504) (577:577:577))
        (PORT datac (1369:1369:1369) (1587:1587:1587))
        (PORT datad (999:999:999) (1183:1183:1183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (951:951:951))
        (PORT datab (1150:1150:1150) (1349:1349:1349))
        (PORT datac (352:352:352) (413:413:413))
        (PORT datad (667:667:667) (744:744:744))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (421:421:421))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1108:1108:1108) (1299:1299:1299))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (246:246:246))
        (PORT datab (697:697:697) (799:799:799))
        (PORT datac (1364:1364:1364) (1584:1584:1584))
        (PORT datad (2224:2224:2224) (2556:2556:2556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (775:775:775))
        (PORT datab (361:361:361) (425:425:425))
        (PORT datac (1202:1202:1202) (1399:1399:1399))
        (PORT datad (2042:2042:2042) (2341:2341:2341))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (413:413:413))
        (PORT datab (506:506:506) (590:590:590))
        (PORT datac (1315:1315:1315) (1571:1571:1571))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (248:248:248))
        (PORT datab (684:684:684) (780:780:780))
        (PORT datac (1862:1862:1862) (2132:2132:2132))
        (PORT datad (816:816:816) (968:968:968))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1654:1654:1654))
        (PORT datab (1506:1506:1506) (1735:1735:1735))
        (PORT datac (670:670:670) (738:738:738))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (600:600:600))
        (PORT datab (190:190:190) (229:229:229))
        (PORT datac (561:561:561) (635:635:635))
        (PORT datad (348:348:348) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (595:595:595))
        (PORT datab (506:506:506) (584:584:584))
        (PORT datac (601:601:601) (695:695:695))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (428:428:428))
        (PORT datab (1220:1220:1220) (1418:1418:1418))
        (PORT datac (1150:1150:1150) (1292:1292:1292))
        (PORT datad (1019:1019:1019) (1203:1203:1203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (829:829:829))
        (PORT datab (1032:1032:1032) (1225:1225:1225))
        (PORT datac (1177:1177:1177) (1355:1355:1355))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1371:1371:1371))
        (PORT datab (722:722:722) (838:838:838))
        (PORT datac (507:507:507) (584:584:584))
        (PORT datad (1003:1003:1003) (1179:1179:1179))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1181:1181:1181))
        (PORT datab (876:876:876) (1007:1007:1007))
        (PORT datac (1162:1162:1162) (1347:1347:1347))
        (PORT datad (709:709:709) (819:819:819))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (866:866:866))
        (PORT datab (1018:1018:1018) (1212:1212:1212))
        (PORT datac (1473:1473:1473) (1701:1701:1701))
        (PORT datad (362:362:362) (425:425:425))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1660:1660:1660))
        (PORT datab (1095:1095:1095) (1269:1269:1269))
        (PORT datac (964:964:964) (1134:1134:1134))
        (PORT datad (907:907:907) (1055:1055:1055))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (246:246:246))
        (PORT datab (1029:1029:1029) (1215:1215:1215))
        (PORT datac (1100:1100:1100) (1255:1255:1255))
        (PORT datad (853:853:853) (1000:1000:1000))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (964:964:964))
        (PORT datab (495:495:495) (568:568:568))
        (PORT datac (1806:1806:1806) (2073:2073:2073))
        (PORT datad (1020:1020:1020) (1196:1196:1196))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (767:767:767))
        (PORT datab (1106:1106:1106) (1326:1326:1326))
        (PORT datac (664:664:664) (777:777:777))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (245:245:245))
        (PORT datab (710:710:710) (847:847:847))
        (PORT datac (958:958:958) (1153:1153:1153))
        (PORT datad (1065:1065:1065) (1196:1196:1196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1394:1394:1394))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (888:888:888) (1068:1068:1068))
        (PORT datad (334:334:334) (391:391:391))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (553:553:553))
        (PORT datab (706:706:706) (843:843:843))
        (PORT datac (964:964:964) (1160:1160:1160))
        (PORT datad (443:443:443) (495:495:495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (800:800:800))
        (PORT datab (979:979:979) (1179:1179:1179))
        (PORT datac (446:446:446) (503:503:503))
        (PORT datad (693:693:693) (820:820:820))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (706:706:706) (837:837:837))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (768:768:768))
        (PORT datab (836:836:836) (938:938:938))
        (PORT datac (1329:1329:1329) (1537:1537:1537))
        (PORT datad (1187:1187:1187) (1389:1389:1389))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (816:816:816))
        (PORT datab (1299:1299:1299) (1551:1551:1551))
        (PORT datac (186:186:186) (222:222:222))
        (PORT datad (482:482:482) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (443:443:443))
        (PORT datab (1097:1097:1097) (1300:1300:1300))
        (PORT datac (1221:1221:1221) (1423:1423:1423))
        (PORT datad (1159:1159:1159) (1328:1328:1328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1368:1368:1368))
        (PORT datab (1254:1254:1254) (1442:1442:1442))
        (PORT datac (1221:1221:1221) (1422:1422:1422))
        (PORT datad (1076:1076:1076) (1271:1271:1271))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1296:1296:1296))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1099:1099:1099) (1315:1315:1315))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (1143:1143:1143))
        (PORT datab (1229:1229:1229) (1401:1401:1401))
        (PORT datac (1227:1227:1227) (1427:1427:1427))
        (PORT datad (1084:1084:1084) (1280:1280:1280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1176:1176:1176))
        (PORT datab (376:376:376) (436:436:436))
        (PORT datac (1157:1157:1157) (1341:1341:1341))
        (PORT datad (529:529:529) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (385:385:385))
        (PORT datab (1151:1151:1151) (1325:1325:1325))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (915:915:915))
        (PORT datab (755:755:755) (884:884:884))
        (PORT datac (1225:1225:1225) (1425:1425:1425))
        (PORT datad (1082:1082:1082) (1278:1278:1278))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (797:797:797))
        (PORT datab (843:843:843) (972:972:972))
        (PORT datac (1225:1225:1225) (1425:1425:1425))
        (PORT datad (1081:1081:1081) (1277:1277:1277))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1078:1078:1078) (1276:1276:1276))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1464:1464:1464) (1721:1721:1721))
        (PORT datab (1094:1094:1094) (1295:1295:1295))
        (PORT datac (1219:1219:1219) (1420:1420:1420))
        (PORT datad (1185:1185:1185) (1328:1328:1328))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (738:738:738))
        (PORT datab (493:493:493) (563:563:563))
        (PORT datac (1220:1220:1220) (1421:1421:1421))
        (PORT datad (1074:1074:1074) (1269:1269:1269))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (790:790:790) (922:922:922))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (850:850:850))
        (PORT datab (662:662:662) (778:778:778))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (711:711:711) (830:830:830))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (791:791:791))
        (PORT datab (1031:1031:1031) (1217:1217:1217))
        (PORT datac (1232:1232:1232) (1386:1386:1386))
        (PORT datad (852:852:852) (999:999:999))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (377:377:377))
        (PORT datab (1015:1015:1015) (1209:1209:1209))
        (PORT datac (1471:1471:1471) (1698:1698:1698))
        (PORT datad (686:686:686) (776:776:776))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (777:777:777))
        (PORT datab (1087:1087:1087) (1294:1294:1294))
        (PORT datac (330:330:330) (388:388:388))
        (PORT datad (1349:1349:1349) (1586:1586:1586))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (954:954:954))
        (PORT datab (1304:1304:1304) (1556:1556:1556))
        (PORT datac (1436:1436:1436) (1586:1586:1586))
        (PORT datad (480:480:480) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (248:248:248))
        (PORT datab (680:680:680) (801:801:801))
        (PORT datac (1006:1006:1006) (1190:1190:1190))
        (PORT datad (669:669:669) (739:739:739))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (349:349:349) (412:412:412))
        (PORT datad (671:671:671) (792:792:792))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (1006:1006:1006))
        (PORT datab (1037:1037:1037) (1228:1228:1228))
        (PORT datac (676:676:676) (745:745:745))
        (PORT datad (187:187:187) (220:220:220))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (780:780:780))
        (PORT datab (1306:1306:1306) (1559:1559:1559))
        (PORT datac (834:834:834) (924:924:924))
        (PORT datad (480:480:480) (567:567:567))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (336:336:336) (395:395:395))
        (PORT datad (1069:1069:1069) (1271:1271:1271))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (248:248:248))
        (PORT datab (980:980:980) (1141:1141:1141))
        (PORT datac (667:667:667) (745:745:745))
        (PORT datad (1380:1380:1380) (1607:1607:1607))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1197:1197:1197))
        (PORT datab (496:496:496) (592:592:592))
        (PORT datac (1282:1282:1282) (1529:1529:1529))
        (PORT datad (1081:1081:1081) (1232:1232:1232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1404:1404:1404))
        (PORT datab (136:136:136) (173:173:173))
        (PORT datac (2381:2381:2381) (2732:2732:2732))
        (PORT datad (300:300:300) (341:341:341))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1976:1976:1976))
        (PORT datab (681:681:681) (777:777:777))
        (PORT datac (281:281:281) (318:318:318))
        (PORT datad (1034:1034:1034) (1210:1210:1210))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1970:1970:1970) (2253:2253:2253))
        (PORT datab (685:685:685) (776:776:776))
        (PORT datac (1023:1023:1023) (1201:1201:1201))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1515:1515:1515))
        (PORT datab (343:343:343) (400:400:400))
        (PORT datac (1182:1182:1182) (1423:1423:1423))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1000:1000:1000))
        (PORT datab (1037:1037:1037) (1220:1220:1220))
        (PORT datac (1809:1809:1809) (2076:2076:2076))
        (PORT datad (1446:1446:1446) (1631:1631:1631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1976:1976:1976))
        (PORT datab (1116:1116:1116) (1298:1298:1298))
        (PORT datac (462:462:462) (525:525:525))
        (PORT datad (1033:1033:1033) (1210:1210:1210))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1659:1659:1659) (1927:1927:1927))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (335:335:335) (394:394:394))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1972:1972:1972))
        (PORT datab (1232:1232:1232) (1420:1420:1420))
        (PORT datac (880:880:880) (1003:1003:1003))
        (PORT datad (1038:1038:1038) (1215:1215:1215))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (817:817:817))
        (PORT datab (1562:1562:1562) (1797:1797:1797))
        (PORT datac (782:782:782) (880:880:880))
        (PORT datad (897:897:897) (1062:1062:1062))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1180:1180:1180) (1420:1420:1420))
        (PORT datad (323:323:323) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1974:1974:1974))
        (PORT datab (932:932:932) (1073:1073:1073))
        (PORT datac (1507:1507:1507) (1705:1705:1705))
        (PORT datad (1036:1036:1036) (1213:1213:1213))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1976:1976:1976))
        (PORT datab (919:919:919) (1077:1077:1077))
        (PORT datac (665:665:665) (756:756:756))
        (PORT datad (1034:1034:1034) (1210:1210:1210))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (597:597:597))
        (PORT datab (671:671:671) (772:772:772))
        (PORT datac (598:598:598) (691:691:691))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (601:601:601))
        (PORT datab (553:553:553) (622:622:622))
        (PORT datac (551:551:551) (611:611:611))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (1155:1155:1155))
        (PORT datab (923:923:923) (1050:1050:1050))
        (PORT datac (1041:1041:1041) (1237:1237:1237))
        (PORT datad (1128:1128:1128) (1276:1276:1276))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (1138:1138:1138))
        (PORT datab (1090:1090:1090) (1278:1278:1278))
        (PORT datac (548:548:548) (631:631:631))
        (PORT datad (805:805:805) (918:918:918))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (232:232:232))
        (PORT datab (891:891:891) (1048:1048:1048))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (833:833:833) (982:982:982))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1465:1465:1465))
        (PORT datab (1462:1462:1462) (1623:1623:1623))
        (PORT datac (961:961:961) (1122:1122:1122))
        (PORT datad (1081:1081:1081) (1259:1259:1259))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (1146:1146:1146))
        (PORT datab (1175:1175:1175) (1357:1357:1357))
        (PORT datac (1033:1033:1033) (1227:1227:1227))
        (PORT datad (965:965:965) (1135:1135:1135))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1088:1088:1088) (1287:1287:1287))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (855:855:855))
        (PORT datab (709:709:709) (846:846:846))
        (PORT datac (960:960:960) (1155:1155:1155))
        (PORT datad (951:951:951) (1106:1106:1106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2398:2398:2398) (2755:2755:2755))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (308:308:308) (355:355:355))
        (PORT datad (1179:1179:1179) (1378:1378:1378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (1140:1140:1140))
        (PORT datab (1537:1537:1537) (1785:1785:1785))
        (PORT datac (1028:1028:1028) (1221:1221:1221))
        (PORT datad (362:362:362) (416:416:416))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (1149:1149:1149))
        (PORT datab (863:863:863) (1002:1002:1002))
        (PORT datac (1036:1036:1036) (1230:1230:1230))
        (PORT datad (663:663:663) (766:766:766))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (890:890:890) (1046:1046:1046))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (833:833:833) (982:982:982))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1249:1249:1249))
        (PORT datab (1083:1083:1083) (1254:1254:1254))
        (PORT datac (1157:1157:1157) (1342:1342:1342))
        (PORT datad (999:999:999) (1175:1175:1175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1181:1181:1181))
        (PORT datab (856:856:856) (967:967:967))
        (PORT datac (864:864:864) (1032:1032:1032))
        (PORT datad (1526:1526:1526) (1753:1753:1753))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (477:477:477))
        (PORT datab (1473:1473:1473) (1717:1717:1717))
        (PORT datac (1631:1631:1631) (1851:1851:1851))
        (PORT datad (171:171:171) (203:203:203))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1550:1550:1550) (1784:1784:1784))
        (PORT datab (1002:1002:1002) (1176:1176:1176))
        (PORT datac (865:865:865) (1033:1033:1033))
        (PORT datad (1043:1043:1043) (1227:1227:1227))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (841:841:841))
        (PORT datab (1560:1560:1560) (1796:1796:1796))
        (PORT datac (1170:1170:1170) (1320:1320:1320))
        (PORT datad (901:901:901) (1067:1067:1067))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (1358:1358:1358) (1631:1631:1631))
        (PORT datac (157:157:157) (187:187:187))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1785:1785:1785))
        (PORT datab (951:951:951) (1074:1074:1074))
        (PORT datac (856:856:856) (1023:1023:1023))
        (PORT datad (1129:1129:1129) (1308:1308:1308))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (1059:1059:1059))
        (PORT datab (1156:1156:1156) (1339:1339:1339))
        (PORT datac (466:466:466) (537:537:537))
        (PORT datad (1526:1526:1526) (1753:1753:1753))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (577:577:577))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (594:594:594))
        (PORT datab (716:716:716) (837:837:837))
        (PORT datac (602:602:602) (695:695:695))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (884:884:884))
        (PORT datab (735:735:735) (851:851:851))
        (PORT datac (737:737:737) (850:850:850))
        (PORT datad (329:329:329) (389:389:389))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (631:631:631))
        (PORT datab (213:213:213) (265:265:265))
        (PORT datac (129:129:129) (169:169:169))
        (PORT datad (639:639:639) (743:743:743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1269:1269:1269))
        (PORT datab (538:538:538) (655:655:655))
        (PORT datac (417:417:417) (502:502:502))
        (PORT datad (564:564:564) (635:635:635))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (456:456:456))
        (PORT datac (432:432:432) (510:510:510))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (537:537:537))
        (PORT datac (459:459:459) (541:541:541))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (335:335:335) (404:404:404))
        (PORT datad (181:181:181) (221:221:221))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|d_ready_reg_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (535:535:535))
        (PORT datab (395:395:395) (480:480:480))
        (PORT datad (419:419:419) (481:481:481))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (539:539:539))
        (PORT datac (367:367:367) (428:428:428))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (537:537:537))
        (PORT datac (686:686:686) (791:791:791))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (509:509:509) (584:584:584))
        (PORT datac (435:435:435) (513:513:513))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (458:458:458) (545:545:545))
        (PORT datac (480:480:480) (555:555:555))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (539:539:539))
        (PORT datac (490:490:490) (561:561:561))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (544:544:544))
        (PORT datac (462:462:462) (528:528:528))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (543:543:543))
        (PORT datac (492:492:492) (569:569:569))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2564:2564:2564))
        (PORT datab (347:347:347) (404:404:404))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (157:157:157) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (336:336:336))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (308:308:308) (356:356:356))
        (PORT datad (249:249:249) (313:313:313))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (333:333:333))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (305:305:305) (353:353:353))
        (PORT datad (247:247:247) (310:310:310))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (335:335:335))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (307:307:307) (354:354:354))
        (PORT datad (248:248:248) (311:311:311))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (328:328:328))
        (PORT datab (271:271:271) (340:340:340))
        (PORT datac (301:301:301) (349:349:349))
        (PORT datad (242:242:242) (305:305:305))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (328:328:328))
        (PORT datab (271:271:271) (341:341:341))
        (PORT datac (301:301:301) (348:348:348))
        (PORT datad (242:242:242) (304:304:304))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_we\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (507:507:507))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|INC_PC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1440:1440:1440))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (840:840:840))
        (PORT datab (816:816:816) (963:963:963))
        (PORT datac (673:673:673) (796:796:796))
        (PORT datad (785:785:785) (904:904:904))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (273:273:273))
        (PORT datab (136:136:136) (187:187:187))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (180:180:180) (210:210:210))
        (PORT datad (170:170:170) (195:195:195))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (PORT datab (316:316:316) (361:361:361))
        (PORT datac (164:164:164) (197:197:197))
        (PORT datad (196:196:196) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (413:413:413))
        (PORT datab (357:357:357) (429:429:429))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (1049:1049:1049) (1190:1190:1190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (354:354:354) (427:427:427))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (174:174:174) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (334:334:334))
        (PORT datab (312:312:312) (358:358:358))
        (PORT datad (119:119:119) (156:156:156))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (699:699:699))
        (PORT datab (204:204:204) (264:264:264))
        (PORT datad (1178:1178:1178) (1330:1330:1330))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (295:295:295) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT asdata (296:296:296) (336:336:336))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT asdata (294:294:294) (332:332:332))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (410:410:410))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (199:199:199) (234:234:234))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (477:477:477) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (758:758:758) (856:856:856))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (543:543:543) (652:652:652))
        (PORT datac (660:660:660) (772:772:772))
        (PORT datad (338:338:338) (397:397:397))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (733:733:733) (871:871:871))
        (PORT datac (1346:1346:1346) (1596:1596:1596))
        (PORT datad (436:436:436) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (429:429:429))
        (PORT datab (347:347:347) (409:409:409))
        (PORT datac (1343:1343:1343) (1593:1593:1593))
        (PORT datad (716:716:716) (848:848:848))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1279:1279:1279))
        (PORT datab (408:408:408) (463:463:463))
        (PORT datac (896:896:896) (1047:1047:1047))
        (PORT datad (279:279:279) (320:320:320))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (606:606:606))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (827:827:827) (965:965:965))
        (PORT datad (513:513:513) (614:614:614))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector80\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (347:347:347))
        (PORT datab (533:533:533) (610:610:610))
        (PORT datac (453:453:453) (555:555:555))
        (PORT datad (237:237:237) (301:301:301))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (788:788:788))
        (PORT datab (495:495:495) (575:575:575))
        (PORT datac (506:506:506) (600:600:600))
        (PORT datad (434:434:434) (492:492:492))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (345:345:345))
        (PORT datab (367:367:367) (448:448:448))
        (PORT datac (260:260:260) (297:297:297))
        (PORT datad (201:201:201) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3634w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (506:506:506))
        (PORT datab (561:561:561) (673:673:673))
        (PORT datac (337:337:337) (395:395:395))
        (PORT datad (390:390:390) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3552w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (509:509:509))
        (PORT datab (563:563:563) (676:676:676))
        (PORT datac (495:495:495) (573:573:573))
        (PORT datad (343:343:343) (400:400:400))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3685w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (682:682:682))
        (PORT datab (808:808:808) (949:949:949))
        (PORT datac (713:713:713) (848:848:848))
        (PORT datad (202:202:202) (241:241:241))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3592w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (682:682:682))
        (PORT datab (807:807:807) (948:948:948))
        (PORT datac (713:713:713) (848:848:848))
        (PORT datad (202:202:202) (241:241:241))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3448w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (930:930:930))
        (PORT datab (127:127:127) (155:155:155))
        (PORT datac (828:828:828) (967:967:967))
        (PORT datad (209:209:209) (254:254:254))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3448w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (509:509:509))
        (PORT datab (564:564:564) (676:676:676))
        (PORT datac (334:334:334) (391:391:391))
        (PORT datad (389:389:389) (456:456:456))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3469w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (628:628:628))
        (PORT datab (766:766:766) (912:912:912))
        (PORT datac (870:870:870) (1031:1031:1031))
        (PORT datad (578:578:578) (693:693:693))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3348w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (299:299:299))
        (PORT datab (114:114:114) (143:143:143))
        (PORT datac (920:920:920) (1084:1084:1084))
        (PORT datad (638:638:638) (763:763:763))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3375w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (514:514:514))
        (PORT datab (568:568:568) (680:680:680))
        (PORT datac (497:497:497) (575:575:575))
        (PORT datad (345:345:345) (402:402:402))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3499w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (678:678:678))
        (PORT datab (811:811:811) (952:952:952))
        (PORT datac (711:711:711) (846:846:846))
        (PORT datad (203:203:203) (242:242:242))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3489w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (142:142:142))
        (PORT datab (834:834:834) (975:975:975))
        (PORT datac (546:546:546) (653:653:653))
        (PORT datad (102:102:102) (124:124:124))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3509w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (598:598:598))
        (PORT datab (766:766:766) (912:912:912))
        (PORT datac (871:871:871) (1032:1032:1032))
        (PORT datad (577:577:577) (692:692:692))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3415w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (596:596:596))
        (PORT datab (769:769:769) (915:915:915))
        (PORT datac (857:857:857) (1016:1016:1016))
        (PORT datad (588:588:588) (705:705:705))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3395w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (300:300:300))
        (PORT datab (809:809:809) (950:950:950))
        (PORT datac (712:712:712) (847:847:847))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (377:377:377))
        (PORT datab (912:912:912) (1060:1060:1060))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (656:656:656) (761:761:761))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (835:835:835))
        (PORT datab (618:618:618) (724:724:724))
        (PORT datac (839:839:839) (966:966:966))
        (PORT datad (298:298:298) (339:339:339))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (724:724:724))
        (PORT datab (605:605:605) (695:695:695))
        (PORT datac (533:533:533) (637:637:637))
        (PORT datad (610:610:610) (714:714:714))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (579:579:579) (653:653:653))
        (PORT datac (496:496:496) (597:597:597))
        (PORT datad (1332:1332:1332) (1593:1593:1593))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (1097:1097:1097) (1314:1314:1314))
        (PORT datad (1075:1075:1075) (1273:1273:1273))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1223:1223:1223))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1101:1101:1101) (1304:1304:1304))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (1367:1367:1367) (1610:1610:1610))
        (PORT datac (671:671:671) (772:772:772))
        (PORT datad (1068:1068:1068) (1270:1270:1270))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (435:435:435))
        (PORT datab (343:343:343) (414:414:414))
        (PORT datac (151:151:151) (206:206:206))
        (PORT datad (147:147:147) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (412:412:412))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rx\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (183:183:183) (734:734:734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (349:349:349) (418:418:418))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (410:410:410))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (394:394:394) (480:480:480))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (407:407:407) (494:494:494))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (382:382:382))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (497:497:497) (589:589:589))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (389:389:389) (462:462:462))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (354:354:354))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (388:388:388) (469:469:469))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (481:481:481) (568:568:568))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1177:1177:1177) (1329:1329:1329))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (490:490:490) (571:571:571))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LD_MINS_IR\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (387:387:387))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (234:234:234))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tx\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2726:2726:2726) (2391:2391:2391))
        (IOPATH i o (2852:2852:2852) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE led_rx\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3088:3088:3088) (3519:3519:3519))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE led_tx\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2423:2423:2423) (2746:2746:2746))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (192:192:192))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (203:203:203))
        (PORT datab (143:143:143) (195:195:195))
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (127:127:127) (168:168:168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datad (97:97:97) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (147:147:147))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1191:1191:1191) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (201:201:201))
        (PORT datab (141:141:141) (193:193:193))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (165:165:165))
        (PORT datab (126:126:126) (157:157:157))
        (PORT datac (115:115:115) (135:135:135))
        (PORT datad (130:130:130) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (164:164:164))
        (PORT datad (185:185:185) (209:209:209))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (164:164:164))
        (PORT datab (114:114:114) (147:147:147))
        (PORT datad (141:141:141) (189:189:189))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (215:215:215))
        (PORT datac (134:134:134) (182:182:182))
        (PORT datad (138:138:138) (182:182:182))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (165:165:165))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (219:219:219))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datac (139:139:139) (187:187:187))
        (PORT datad (138:138:138) (182:182:182))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126:126:126) (165:165:165))
        (PORT datab (115:115:115) (147:147:147))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (218:218:218))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datac (137:137:137) (186:186:186))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2673:2673:2673))
        (PORT datab (125:125:125) (156:156:156))
        (PORT datac (299:299:299) (352:352:352))
        (PORT datad (137:137:137) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (342:342:342) (397:397:397))
        (PORT datac (376:376:376) (450:450:450))
        (PORT datad (192:192:192) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT asdata (312:312:312) (353:353:353))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_START\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_START)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_DATA\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (492:492:492) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (473:473:473))
        (PORT datac (329:329:329) (378:378:378))
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (238:238:238))
        (PORT datab (367:367:367) (447:447:447))
        (PORT datac (283:283:283) (324:324:324))
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2377:2377:2377) (2726:2726:2726))
        (PORT datab (371:371:371) (452:452:452))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (426:426:426))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|rdy\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (474:474:474))
        (PORT datac (330:330:330) (379:379:379))
        (PORT datad (190:190:190) (217:217:217))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (338:338:338) (401:401:401))
        (PORT datac (140:140:140) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (94:94:94) (114:114:114))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (214:214:214))
        (PORT datab (151:151:151) (206:206:206))
        (PORT datac (134:134:134) (181:181:181))
        (PORT datad (131:131:131) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (466:466:466))
        (PORT datac (324:324:324) (373:373:373))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (140:140:140))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (180:180:180) (210:210:210))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (588:588:588) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (222:222:222))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (603:603:603) (592:592:592))
        (PORT ena (588:588:588) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (222:222:222))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (603:603:603) (592:592:592))
        (PORT ena (588:588:588) (626:626:626))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (336:336:336))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datac (307:307:307) (355:355:355))
        (PORT datad (249:249:249) (312:312:312))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (349:349:349))
        (PORT datab (124:124:124) (155:155:155))
        (PORT datac (349:349:349) (422:422:422))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2724:2724:2724))
        (PORT datab (370:370:370) (451:451:451))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (534:534:534) (607:607:607))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (333:333:333))
        (PORT datab (268:268:268) (337:337:337))
        (PORT datac (305:305:305) (353:353:353))
        (PORT datad (246:246:246) (309:309:309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (372:372:372))
        (PORT datab (230:230:230) (273:273:273))
        (PORT datac (339:339:339) (404:404:404))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2724:2724:2724))
        (PORT datab (369:369:369) (450:450:450))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (432:432:432))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_sel\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (519:519:519))
        (PORT datac (514:514:514) (610:610:610))
        (PORT datad (501:501:501) (590:590:590))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_sel\.INS_RAM\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (429:429:429) (523:523:523))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_sel\.INS_RAM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (355:355:355) (425:425:425))
        (PORT datac (301:301:301) (348:348:348))
        (PORT datad (210:210:210) (249:249:249))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2375:2375:2375) (2723:2723:2723))
        (PORT datab (369:369:369) (449:449:449))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (528:528:528) (601:601:601))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (515:515:515) (609:609:609))
        (PORT datad (384:384:384) (461:461:461))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (544:544:544) (614:614:614))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (252:252:252) (324:324:324))
        (PORT datab (274:274:274) (344:344:344))
        (PORT datac (298:298:298) (345:345:345))
        (PORT datad (239:239:239) (301:301:301))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (363:363:363))
        (PORT datab (224:224:224) (267:267:267))
        (PORT datac (341:341:341) (406:406:406))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2722:2722:2722))
        (PORT datab (368:368:368) (448:448:448))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (413:413:413))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (962:962:962) (1092:1092:1092))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (397:397:397))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (346:346:346) (412:412:412))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (577:577:577) (665:665:665))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA3\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (201:201:201) (243:243:243))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (203:203:203) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (147:147:147))
        (PORT datab (373:373:373) (442:442:442))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (278:278:278))
        (PORT datac (361:361:361) (424:424:424))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT asdata (279:279:279) (299:299:299))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT asdata (297:297:297) (337:337:337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (357:357:357) (427:427:427))
        (PORT datac (295:295:295) (342:342:342))
        (PORT datad (206:206:206) (244:244:244))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2724:2724:2724))
        (PORT datab (370:370:370) (451:451:451))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (364:364:364) (440:440:440))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|mode\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (196:196:196))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (129:129:129) (167:167:167))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[3\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (356:356:356) (425:425:425))
        (PORT datac (300:300:300) (347:347:347))
        (PORT datad (209:209:209) (248:248:248))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2376:2376:2376) (2724:2724:2724))
        (PORT datab (370:370:370) (450:450:450))
        (PORT datad (163:163:163) (193:193:193))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (538:538:538) (607:607:607))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (364:364:364) (441:441:441))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (252:252:252))
        (PORT datab (227:227:227) (289:289:289))
        (PORT datac (116:116:116) (145:145:145))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_START1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT asdata (483:483:483) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_START2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT asdata (306:306:306) (346:346:346))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (388:388:388) (471:471:471))
        (PORT datad (310:310:310) (357:357:357))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (181:181:181))
        (PORT datab (384:384:384) (468:468:468))
        (PORT datad (307:307:307) (354:354:354))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (384:384:384))
        (PORT datab (161:161:161) (216:216:216))
        (PORT datac (215:215:215) (261:261:261))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2250:2250:2250) (2566:2566:2566))
        (PORT datab (107:107:107) (139:139:139))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (467:467:467))
        (PORT datac (118:118:118) (160:160:160))
        (PORT datad (306:306:306) (353:353:353))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (489:489:489))
        (PORT datab (161:161:161) (217:217:217))
        (PORT datad (382:382:382) (462:462:462))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|mode\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (281:281:281))
        (PORT datab (156:156:156) (209:209:209))
        (PORT datac (117:117:117) (145:145:145))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2565:2565:2565))
        (PORT datab (275:275:275) (318:318:318))
        (PORT datac (220:220:220) (275:275:275))
        (PORT datad (330:330:330) (388:388:388))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr7\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (221:221:221) (275:275:275))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2565:2565:2565))
        (PORT datab (385:385:385) (465:465:465))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (474:474:474))
        (PORT datad (482:482:482) (561:561:561))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (516:516:516) (588:588:588))
        (PORT ena (584:584:584) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[9\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (279:279:279))
        (PORT datab (398:398:398) (483:483:483))
        (PORT datad (374:374:374) (449:449:449))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (484:484:484) (536:536:536))
        (PORT ena (584:584:584) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (508:508:508) (603:603:603))
        (PORT datad (392:392:392) (472:472:472))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[11\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (519:519:519) (589:589:589))
        (PORT ena (584:584:584) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (536:536:536) (605:605:605))
        (PORT ena (584:584:584) (622:622:622))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (778:778:778))
        (PORT datab (403:403:403) (491:491:491))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (404:404:404))
        (PORT datab (550:550:550) (655:655:655))
        (PORT datac (168:168:168) (202:202:202))
        (PORT datad (338:338:338) (398:398:398))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (136:136:136) (183:183:183))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (207:207:207))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (309:309:309) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX_DATA1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (486:486:486))
        (PORT datac (286:286:286) (327:327:327))
        (PORT datad (200:200:200) (251:251:251))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (568:568:568) (658:658:658))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA3\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA4\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (126:126:126) (168:168:168))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA5\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (369:369:369) (448:448:448))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (370:370:370) (448:448:448))
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (166:166:166) (196:196:196))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector51\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (462:462:462))
        (PORT datac (516:516:516) (610:610:610))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (572:572:572) (658:658:658))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (756:756:756))
        (PORT datab (414:414:414) (501:501:501))
        (PORT datad (502:502:502) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (488:488:488) (545:545:545))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (326:326:326) (391:391:391))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (516:516:516) (585:585:585))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (535:535:535) (609:609:609))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (328:328:328) (386:386:386))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (524:524:524) (587:587:587))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (372:372:372))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (323:323:323) (387:387:387))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (228:228:228))
        (PORT datab (315:315:315) (381:381:381))
        (PORT datad (444:444:444) (515:515:515))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|start_flag)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (778:778:778))
        (PORT datab (625:625:625) (743:743:743))
        (PORT datac (162:162:162) (190:190:190))
        (PORT datad (711:711:711) (844:844:844))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (448:448:448))
        (PORT datab (625:625:625) (742:742:742))
        (PORT datac (92:92:92) (113:113:113))
        (PORT datad (711:711:711) (843:843:843))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (445:445:445))
        (PORT datab (624:624:624) (741:741:741))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (709:709:709) (841:841:841))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (214:214:214))
        (PORT datab (622:622:622) (739:739:739))
        (PORT datac (439:439:439) (494:494:494))
        (PORT datad (708:708:708) (839:839:839))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (448:448:448))
        (PORT datab (622:622:622) (739:739:739))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (707:707:707) (839:839:839))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (549:549:549) (623:623:623))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (496:496:496) (588:588:588))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (509:509:509) (598:598:598))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (565:565:565))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (492:492:492) (579:579:579))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (357:357:357) (427:427:427))
        (PORT datac (296:296:296) (342:342:342))
        (PORT datad (206:206:206) (244:244:244))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2374:2374:2374) (2721:2721:2721))
        (PORT datab (367:367:367) (447:447:447))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (343:343:343) (412:412:412))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (653:653:653) (711:711:711))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (377:377:377) (454:454:454))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (559:559:559) (640:640:640))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (360:360:360))
        (PORT datab (624:624:624) (742:742:742))
        (PORT datac (466:466:466) (536:536:536))
        (PORT datad (710:710:710) (842:842:842))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (586:586:586))
        (PORT datac (310:310:310) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (169:169:169) (223:223:223))
        (PORT datac (490:490:490) (561:561:561))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (844:844:844))
        (PORT datab (813:813:813) (960:960:960))
        (PORT datac (461:461:461) (540:540:540))
        (PORT datad (786:786:786) (905:905:905))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (231:231:231))
        (PORT datac (498:498:498) (589:589:589))
        (PORT datad (148:148:148) (193:193:193))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (352:352:352))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (573:573:573) (661:661:661))
        (PORT datad (343:343:343) (406:406:406))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (864:864:864))
        (PORT datab (687:687:687) (814:814:814))
        (PORT datac (785:785:785) (918:918:918))
        (PORT datad (688:688:688) (806:806:806))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (268:268:268) (303:303:303))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (318:318:318))
        (PORT datab (365:365:365) (438:438:438))
        (PORT datac (435:435:435) (508:508:508))
        (PORT datad (448:448:448) (518:518:518))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PASS_AC\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (321:321:321))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PASS_AC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (573:573:573) (645:645:645))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (866:866:866))
        (PORT datab (684:684:684) (810:810:810))
        (PORT datac (786:786:786) (920:920:920))
        (PORT datad (688:688:688) (806:806:806))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|BMUX\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (322:322:322))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|BMUX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (574:574:574) (647:647:647))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (867:867:867))
        (PORT datab (683:683:683) (810:810:810))
        (PORT datac (787:787:787) (921:921:921))
        (PORT datad (689:689:689) (807:807:807))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|BMUX\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (318:318:318))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|BMUX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (581:581:581) (654:654:654))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (871:871:871))
        (PORT datab (485:485:485) (585:585:585))
        (PORT datad (739:739:739) (859:859:859))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (861:861:861))
        (PORT datab (691:691:691) (819:819:819))
        (PORT datac (782:782:782) (915:915:915))
        (PORT datad (687:687:687) (805:805:805))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|BMUX\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (301:301:301))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|BMUX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (572:572:572) (644:644:644))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (363:363:363))
        (PORT datab (207:207:207) (252:252:252))
        (PORT datac (768:768:768) (889:889:889))
        (PORT datad (329:329:329) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (484:484:484))
        (PORT datac (383:383:383) (460:460:460))
        (PORT datad (385:385:385) (473:473:473))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (862:862:862))
        (PORT datab (690:690:690) (817:817:817))
        (PORT datac (783:783:783) (916:916:916))
        (PORT datad (687:687:687) (805:805:805))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|AMUX\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (314:314:314))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|AMUX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (569:569:569) (641:641:641))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (860:860:860))
        (PORT datab (692:692:692) (820:820:820))
        (PORT datac (781:781:781) (914:914:914))
        (PORT datad (687:687:687) (804:804:804))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|AMUX\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (267:267:267) (304:304:304))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|AMUX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (576:576:576) (649:649:649))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (315:315:315))
        (PORT datab (216:216:216) (274:274:274))
        (PORT datad (218:218:218) (274:274:274))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (862:862:862))
        (PORT datab (689:689:689) (816:816:816))
        (PORT datac (783:783:783) (917:917:917))
        (PORT datad (687:687:687) (805:805:805))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|AMUX\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (277:277:277) (313:313:313))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|AMUX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (577:577:577) (650:650:650))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (441:441:441))
        (PORT datac (497:497:497) (588:588:588))
        (PORT datad (146:146:146) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (232:232:232))
        (PORT datab (627:627:627) (723:723:723))
        (PORT datac (499:499:499) (590:590:590))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (555:555:555) (659:659:659))
        (PORT ena (616:616:616) (665:665:665))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (838:838:838))
        (PORT datab (818:818:818) (965:965:965))
        (PORT datac (671:671:671) (793:793:793))
        (PORT datad (785:785:785) (904:904:904))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (161:161:161) (187:187:187))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (516:516:516) (573:573:573))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (365:365:365))
        (PORT datab (369:369:369) (437:437:437))
        (PORT datad (371:371:371) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (864:864:864))
        (PORT datab (687:687:687) (814:814:814))
        (PORT datac (784:784:784) (918:918:918))
        (PORT datad (688:688:688) (806:806:806))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (310:310:310))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (573:573:573) (646:646:646))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (867:867:867))
        (PORT datab (683:683:683) (809:809:809))
        (PORT datac (787:787:787) (922:922:922))
        (PORT datad (689:689:689) (807:807:807))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|ALU_OP\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (296:296:296))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|ALU_OP\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (581:581:581) (655:655:655))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (866:866:866))
        (PORT datab (685:685:685) (811:811:811))
        (PORT datac (786:786:786) (920:920:920))
        (PORT datad (688:688:688) (806:806:806))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|ALU_OP\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (296:296:296))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|ALU_OP\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (570:570:570) (643:643:643))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (248:248:248) (317:317:317))
        (PORT datad (250:250:250) (311:311:311))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|ALU_OP\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (324:324:324))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|ALU_OP\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (578:578:578) (651:651:651))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (599:599:599) (705:705:705))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (999:999:999))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (337:337:337) (390:390:390))
        (PORT datac (505:505:505) (583:583:583))
        (PORT datad (738:738:738) (866:866:866))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (419:419:419) (512:512:512))
        (PORT datac (642:642:642) (758:758:758))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1025:1025:1025))
        (PORT datac (254:254:254) (324:324:324))
        (PORT datad (248:248:248) (309:309:309))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (493:493:493))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (254:254:254) (325:325:325))
        (PORT datad (247:247:247) (309:309:309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (800:800:800))
        (PORT datab (693:693:693) (822:822:822))
        (PORT datac (349:349:349) (404:404:404))
        (PORT datad (776:776:776) (908:908:908))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (842:842:842))
        (PORT datab (815:815:815) (962:962:962))
        (PORT datac (675:675:675) (798:798:798))
        (PORT datad (786:786:786) (905:905:905))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (170:170:170) (199:199:199))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (524:524:524) (581:581:581))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[17\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (590:590:590))
        (PORT datac (119:119:119) (160:160:160))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (672:672:672) (740:740:740))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (381:381:381))
        (PORT datab (828:828:828) (977:977:977))
        (PORT datac (782:782:782) (915:915:915))
        (PORT datad (191:191:191) (231:231:231))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (841:841:841))
        (PORT datab (815:815:815) (963:963:963))
        (PORT datac (674:674:674) (797:797:797))
        (PORT datad (786:786:786) (904:904:904))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (299:299:299))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (515:515:515) (571:571:571))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (865:865:865))
        (PORT datab (685:685:685) (812:812:812))
        (PORT datac (786:786:786) (919:919:919))
        (PORT datad (688:688:688) (806:806:806))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (332:332:332))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (570:570:570) (642:642:642))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (157:157:157))
        (PORT datad (469:469:469) (562:562:562))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1201:1201:1201))
        (PORT asdata (651:651:651) (725:725:725))
        (PORT ena (1206:1206:1206) (1335:1335:1335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (513:513:513) (569:569:569))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1201:1201:1201))
        (PORT asdata (762:762:762) (845:845:845))
        (PORT ena (1415:1415:1415) (1592:1592:1592))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (460:460:460))
        (PORT datab (390:390:390) (484:484:484))
        (PORT datad (385:385:385) (472:472:472))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (496:496:496))
        (PORT datab (206:206:206) (259:259:259))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (485:485:485))
        (PORT datab (926:926:926) (1065:1065:1065))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (156:156:156))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (164:164:164))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (193:193:193) (231:231:231))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (485:485:485))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (516:516:516))
        (PORT datab (247:247:247) (312:312:312))
        (PORT datac (401:401:401) (479:479:479))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (214:214:214))
        (PORT datab (337:337:337) (394:394:394))
        (PORT datac (389:389:389) (469:469:469))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (419:419:419))
        (PORT datab (350:350:350) (410:410:410))
        (PORT datac (338:338:338) (400:400:400))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (836:836:836))
        (PORT datab (820:820:820) (967:967:967))
        (PORT datac (668:668:668) (790:790:790))
        (PORT datad (785:785:785) (903:903:903))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|WR_MO\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|WR_MO)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (517:517:517) (574:574:574))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (840:840:840))
        (PORT datab (324:324:324) (378:378:378))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (860:860:860))
        (PORT datab (919:919:919) (1083:1083:1083))
        (PORT datac (332:332:332) (382:382:382))
        (PORT datad (114:114:114) (130:130:130))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (534:534:534))
        (PORT datab (504:504:504) (586:586:586))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1192:1192:1192))
        (PORT datab (368:368:368) (429:429:429))
        (PORT datac (534:534:534) (638:638:638))
        (PORT datad (387:387:387) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (198:198:198))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (641:641:641) (753:753:753))
        (PORT datad (634:634:634) (741:741:741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (430:430:430))
        (PORT datac (529:529:529) (632:632:632))
        (PORT datad (382:382:382) (461:461:461))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (776:776:776))
        (PORT datac (101:101:101) (121:121:121))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (340:340:340))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (580:580:580) (653:653:653))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (588:588:588))
        (PORT datab (912:912:912) (1060:1060:1060))
        (PORT datac (641:641:641) (753:753:753))
        (PORT datad (615:615:615) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (834:834:834))
        (PORT datab (821:821:821) (969:969:969))
        (PORT datac (666:666:666) (788:788:788))
        (PORT datad (784:784:784) (903:903:903))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (170:170:170) (206:206:206))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (523:523:523) (580:580:580))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (300:300:300) (354:354:354))
        (PORT datad (1041:1041:1041) (1202:1202:1202))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (638:638:638) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (930:930:930) (1076:1076:1076))
        (PORT datad (200:200:200) (243:243:243))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (837:837:837))
        (PORT datab (818:818:818) (966:966:966))
        (PORT datac (670:670:670) (792:792:792))
        (PORT datad (785:785:785) (904:904:904))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (170:170:170) (198:198:198))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (516:516:516) (572:572:572))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1171:1171:1171))
        (PORT datab (645:645:645) (761:761:761))
        (PORT datac (469:469:469) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (669:669:669) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (838:838:838))
        (PORT datab (635:635:635) (755:755:755))
        (PORT datac (478:478:478) (567:567:567))
        (PORT datad (658:658:658) (777:777:777))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (833:833:833))
        (PORT datab (821:821:821) (970:970:970))
        (PORT datac (665:665:665) (787:787:787))
        (PORT datad (784:784:784) (903:903:903))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (526:526:526) (583:583:583))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (424:424:424))
        (PORT datad (628:628:628) (750:750:750))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1021:1021:1021) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (861:861:861))
        (PORT datab (690:690:690) (818:818:818))
        (PORT datac (782:782:782) (916:916:916))
        (PORT datad (687:687:687) (805:805:805))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (283:283:283) (325:325:325))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (578:578:578) (651:651:651))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (592:592:592))
        (PORT datab (683:683:683) (800:800:800))
        (PORT datac (605:605:605) (706:706:706))
        (PORT datad (617:617:617) (731:731:731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (846:846:846))
        (PORT datab (812:812:812) (959:959:959))
        (PORT datac (680:680:680) (803:803:803))
        (PORT datad (786:786:786) (905:905:905))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (156:156:156) (182:182:182))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (514:514:514) (571:571:571))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[10\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (131:131:131) (180:180:180))
        (PORT datac (480:480:480) (573:573:573))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (864:864:864))
        (PORT datab (519:519:519) (619:619:619))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (708:708:708) (835:835:835))
        (PORT datac (299:299:299) (364:364:364))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (1075:1075:1075))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (485:485:485) (574:574:574))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[8\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (604:604:604))
        (PORT datab (472:472:472) (552:552:552))
        (PORT datad (540:540:540) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (591:591:591))
        (PORT datab (518:518:518) (600:600:600))
        (PORT datac (216:216:216) (249:249:249))
        (PORT datad (791:791:791) (938:938:938))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (393:393:393))
        (PORT datab (760:760:760) (864:864:864))
        (PORT datac (666:666:666) (782:782:782))
        (PORT datad (715:715:715) (845:845:845))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (913:913:913) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (743:743:743) (879:879:879))
        (PORT datac (107:107:107) (130:130:130))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (882:882:882))
        (PORT datab (669:669:669) (785:785:785))
        (PORT datac (199:199:199) (249:249:249))
        (PORT datad (170:170:170) (195:195:195))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (787:787:787) (910:910:910))
        (PORT datac (596:596:596) (701:701:701))
        (PORT datad (363:363:363) (437:437:437))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (489:489:489) (529:529:529))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (727:727:727))
        (PORT datad (196:196:196) (224:224:224))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (891:891:891) (971:971:971))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT datac (539:539:539) (637:637:637))
        (PORT datad (123:123:123) (143:143:143))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1185:1185:1185) (1300:1300:1300))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (814:814:814))
        (PORT datac (768:768:768) (889:889:889))
        (PORT datad (315:315:315) (378:378:378))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (495:495:495) (596:596:596))
        (PORT datad (1332:1332:1332) (1593:1593:1593))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[15\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (199:199:199))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (758:758:758))
        (PORT datab (414:414:414) (501:501:501))
        (PORT datad (501:501:501) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (551:551:551) (621:621:621))
        (PORT ena (794:794:794) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_we_img_in\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (506:506:506))
        (PORT datab (140:140:140) (191:191:191))
        (PORT datad (152:152:152) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_we_img_in)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[18\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (206:206:206))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (141:141:141) (183:183:183))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3727w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (352:352:352))
        (PORT datab (147:147:147) (196:196:196))
        (PORT datac (480:480:480) (566:566:566))
        (PORT datad (386:386:386) (469:469:469))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (775:775:775))
        (PORT datab (827:827:827) (976:976:976))
        (PORT datac (775:775:775) (907:907:907))
        (PORT datad (196:196:196) (237:237:237))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1328:1328:1328) (1470:1470:1470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (768:768:768))
        (PORT datac (506:506:506) (593:593:593))
        (PORT datad (188:188:188) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (689:689:689))
        (PORT datab (124:124:124) (157:157:157))
        (PORT datac (231:231:231) (288:288:288))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (772:772:772) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (967:967:967))
        (PORT datab (394:394:394) (480:480:480))
        (PORT datac (348:348:348) (408:408:408))
        (PORT datad (472:472:472) (567:567:567))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (437:437:437) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (406:406:406))
        (PORT datab (357:357:357) (433:433:433))
        (PORT datad (190:190:190) (237:237:237))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (525:525:525))
        (PORT datab (504:504:504) (585:585:585))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[14\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (402:402:402))
        (PORT datab (733:733:733) (866:866:866))
        (PORT datac (392:392:392) (435:435:435))
        (PORT datad (723:723:723) (851:851:851))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[14\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (197:197:197))
        (PORT datad (490:490:490) (578:578:578))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (401:401:401))
        (PORT datab (477:477:477) (568:568:568))
        (PORT datac (322:322:322) (370:370:370))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[13\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (381:381:381))
        (PORT datab (744:744:744) (878:878:878))
        (PORT datac (300:300:300) (344:344:344))
        (PORT datad (719:719:719) (847:847:847))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (723:723:723) (850:850:850))
        (PORT datad (464:464:464) (538:538:538))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datab (192:192:192) (233:233:233))
        (PORT datac (633:633:633) (742:742:742))
        (PORT datad (181:181:181) (216:216:216))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (885:885:885))
        (PORT datab (476:476:476) (540:540:540))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (884:884:884))
        (PORT datab (204:204:204) (243:243:243))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (883:883:883))
        (PORT datab (322:322:322) (374:374:374))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (431:431:431))
        (PORT datab (323:323:323) (376:376:376))
        (PORT datac (674:674:674) (795:795:795))
        (PORT datad (300:300:300) (345:345:345))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (829:829:829))
        (PORT datab (324:324:324) (378:378:378))
        (IOPATH dataa combout (181:181:181) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (182:182:182) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (552:552:552) (630:630:630))
        (PORT datab (525:525:525) (621:621:621))
        (PORT datac (331:331:331) (391:391:391))
        (PORT datad (95:95:95) (116:116:116))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (838:838:838))
        (PORT datab (1029:1029:1029) (1193:1193:1193))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1376:1376:1376))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (632:632:632) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (838:838:838))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (607:607:607))
        (PORT datab (379:379:379) (461:461:461))
        (PORT datac (135:135:135) (179:179:179))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (534:534:534))
        (PORT datab (666:666:666) (783:783:783))
        (PORT datac (725:725:725) (856:856:856))
        (PORT datad (194:194:194) (224:224:224))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[14\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (678:678:678) (798:798:798))
        (PORT datac (1020:1020:1020) (1180:1180:1180))
        (PORT datad (788:788:788) (916:916:916))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[17\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (574:574:574) (658:658:658))
        (PORT ena (794:794:794) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3592w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datad (309:309:309) (369:369:369))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (579:579:579) (664:664:664))
        (PORT ena (794:794:794) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (554:554:554) (623:623:623))
        (PORT ena (794:794:794) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3685w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (581:581:581))
        (PORT datab (560:560:560) (663:663:663))
        (PORT datad (573:573:573) (661:661:661))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3675w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (418:418:418))
        (PORT datab (125:125:125) (156:156:156))
        (PORT datac (153:153:153) (206:206:206))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (622:622:622))
        (PORT datab (623:623:623) (728:728:728))
        (PORT datac (423:423:423) (481:481:481))
        (PORT datad (422:422:422) (508:508:508))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (731:731:731) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (885:885:885))
        (PORT datab (889:889:889) (1032:1032:1032))
        (PORT datac (466:466:466) (555:555:555))
        (PORT datad (558:558:558) (658:658:658))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT asdata (512:512:512) (572:572:572))
        (PORT ena (975:975:975) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (687:687:687))
        (PORT datab (850:850:850) (1004:1004:1004))
        (PORT datac (463:463:463) (551:551:551))
        (PORT datad (758:758:758) (862:862:862))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (378:378:378))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (937:937:937) (1025:1025:1025))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (762:762:762))
        (PORT datad (203:203:203) (255:255:255))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (452:452:452))
        (PORT datab (238:238:238) (303:303:303))
        (PORT datac (185:185:185) (220:220:220))
        (PORT datad (428:428:428) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT asdata (630:630:630) (696:696:696))
        (PORT ena (937:937:937) (1025:1025:1025))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (421:421:421))
        (PORT datab (736:736:736) (872:872:872))
        (PORT datac (306:306:306) (351:351:351))
        (PORT datad (353:353:353) (424:424:424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT asdata (824:824:824) (901:901:901))
        (PORT ena (975:975:975) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (738:738:738))
        (PORT datad (512:512:512) (601:601:601))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (640:640:640))
        (PORT datab (740:740:740) (848:848:848))
        (PORT datac (500:500:500) (601:601:601))
        (PORT datad (805:805:805) (940:940:940))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (818:818:818))
        (PORT datab (810:810:810) (951:951:951))
        (PORT datac (807:807:807) (944:944:944))
        (PORT datad (473:473:473) (568:568:568))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (437:437:437) (469:469:469))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (405:405:405))
        (PORT datab (310:310:310) (373:373:373))
        (PORT datad (198:198:198) (249:249:249))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (411:411:411))
        (PORT datab (556:556:556) (660:660:660))
        (PORT datac (463:463:463) (546:546:546))
        (PORT datad (532:532:532) (631:631:631))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (937:937:937) (1025:1025:1025))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (235:235:235))
        (PORT datab (491:491:491) (570:570:570))
        (PORT datac (541:541:541) (646:646:646))
        (PORT datad (540:540:540) (640:640:640))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (774:774:774))
        (PORT datab (595:595:595) (711:711:711))
        (PORT datac (587:587:587) (667:667:667))
        (PORT datad (1054:1054:1054) (1219:1219:1219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1243:1243:1243) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (765:765:765))
        (PORT datab (204:204:204) (264:264:264))
        (PORT datac (599:599:599) (713:713:713))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1194:1194:1194))
        (PORT datab (602:602:602) (692:692:692))
        (PORT datac (528:528:528) (631:631:631))
        (PORT datad (613:613:613) (718:718:718))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (569:569:569))
        (PORT datab (426:426:426) (500:500:500))
        (PORT datad (641:641:641) (735:735:735))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (767:767:767))
        (PORT datab (461:461:461) (532:532:532))
        (PORT datac (415:415:415) (499:499:499))
        (PORT datad (1080:1080:1080) (1242:1242:1242))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1243:1243:1243) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (725:725:725))
        (PORT datab (679:679:679) (800:800:800))
        (PORT datad (487:487:487) (592:592:592))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (644:644:644) (766:766:766))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (431:431:431))
        (PORT datab (642:642:642) (749:749:749))
        (PORT datac (414:414:414) (499:499:499))
        (PORT datad (1079:1079:1079) (1242:1242:1242))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1243:1243:1243) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (772:772:772))
        (PORT datab (371:371:371) (451:451:451))
        (PORT datac (315:315:315) (362:362:362))
        (PORT datad (508:508:508) (604:604:604))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1288:1288:1288) (1414:1414:1414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (200:200:200))
        (PORT datac (740:740:740) (884:884:884))
        (PORT datad (490:490:490) (569:569:569))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (598:598:598))
        (PORT datab (494:494:494) (591:591:591))
        (PORT datac (417:417:417) (502:502:502))
        (PORT datad (1081:1081:1081) (1244:1244:1244))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1195:1195:1195))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1243:1243:1243) (1386:1386:1386))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (760:760:760))
        (PORT datab (379:379:379) (464:464:464))
        (PORT datad (768:768:768) (885:885:885))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (531:531:531) (633:633:633))
        (PORT datab (143:143:143) (191:191:191))
        (PORT datac (104:104:104) (127:127:127))
        (PORT datad (639:639:639) (744:744:744))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1288:1288:1288) (1414:1414:1414))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (198:198:198))
        (PORT datac (503:503:503) (615:615:615))
        (PORT datad (490:490:490) (570:570:570))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (133:133:133) (182:182:182))
        (PORT datad (608:608:608) (699:699:699))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (363:363:363))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector71\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (455:455:455) (534:534:534))
        (PORT datad (479:479:479) (555:555:555))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (486:486:486) (543:543:543))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (495:495:495) (555:555:555))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (517:517:517) (585:585:585))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (535:535:535) (608:608:608))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (329:329:329) (386:386:386))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT asdata (524:524:524) (586:586:586))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (371:371:371))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (324:324:324) (388:388:388))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (137:137:137) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (958:958:958) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (135:135:135) (180:180:180))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (958:958:958) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (958:958:958) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (137:137:137) (182:182:182))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (958:958:958) (1053:1053:1053))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (138:138:138) (178:178:178))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1078:1078:1078))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1190:1190:1190))
        (PORT datab (981:981:981) (1181:1181:1181))
        (PORT datac (469:469:469) (539:539:539))
        (PORT datad (692:692:692) (819:819:819))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3602w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (470:470:470))
        (PORT datac (360:360:360) (435:435:435))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (394:394:394) (468:468:468))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (794:794:794) (870:870:870))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (378:378:378))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (370:370:370) (440:440:440))
        (PORT datad (394:394:394) (470:470:470))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (906:906:906))
        (PORT datab (1112:1112:1112) (1276:1276:1276))
        (PORT datac (959:959:959) (1154:1154:1154))
        (PORT datad (695:695:695) (822:822:822))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (889:889:889) (1069:1069:1069))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3592w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (588:588:588))
        (PORT datad (382:382:382) (464:464:464))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3592w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (705:705:705))
        (PORT datab (194:194:194) (231:231:231))
        (PORT datac (155:155:155) (208:208:208))
        (PORT datad (330:330:330) (393:393:393))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1040:1040:1040) (1178:1178:1178))
        (PORT datab (1307:1307:1307) (1559:1559:1559))
        (PORT datac (1361:1361:1361) (1537:1537:1537))
        (PORT datad (480:480:480) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (1054:1054:1054))
        (PORT datab (1367:1367:1367) (1611:1611:1611))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1068:1068:1068) (1270:1270:1270))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (662:662:662) (778:778:778))
        (PORT datac (332:332:332) (384:384:384))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (438:438:438))
        (PORT datab (268:268:268) (335:335:335))
        (PORT datac (911:911:911) (1064:1064:1064))
        (PORT datad (583:583:583) (683:683:683))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (582:582:582))
        (PORT datab (582:582:582) (658:658:658))
        (PORT datac (912:912:912) (1066:1066:1066))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1440:1440:1440) (1401:1401:1401))
        (PORT asdata (1067:1067:1067) (1194:1194:1194))
        (PORT ena (813:813:813) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (774:774:774))
        (PORT datab (498:498:498) (588:588:588))
        (PORT datac (697:697:697) (792:792:792))
        (PORT datad (723:723:723) (832:832:832))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1196:1196:1196))
        (PORT asdata (503:503:503) (558:558:558))
        (PORT ena (1256:1256:1256) (1397:1397:1397))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (773:773:773))
        (PORT datab (736:736:736) (855:855:855))
        (PORT datac (697:697:697) (792:792:792))
        (PORT datad (1054:1054:1054) (1219:1219:1219))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1196:1196:1196))
        (PORT asdata (641:641:641) (737:737:737))
        (PORT ena (972:972:972) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (766:766:766))
        (PORT datab (352:352:352) (417:417:417))
        (PORT datad (329:329:329) (392:392:392))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (323:323:323) (385:385:385))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (777:777:777))
        (PORT datab (669:669:669) (769:769:769))
        (PORT datac (780:780:780) (913:913:913))
        (PORT datad (225:225:225) (281:281:281))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1328:1328:1328) (1470:1470:1470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (387:387:387))
        (PORT datab (317:317:317) (388:388:388))
        (PORT datac (473:473:473) (562:562:562))
        (PORT datad (426:426:426) (513:513:513))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (731:731:731) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (383:383:383))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (359:359:359) (424:424:424))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1404:1404:1404))
        (PORT datab (136:136:136) (171:171:171))
        (PORT datac (2380:2380:2380) (2731:2731:2731))
        (PORT datad (581:581:581) (641:641:641))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (728:728:728))
        (PORT datad (114:114:114) (138:138:138))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (891:891:891) (971:971:971))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (948:948:948))
        (PORT datab (310:310:310) (375:375:375))
        (PORT datac (790:790:790) (925:925:925))
        (PORT datad (321:321:321) (382:382:382))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (948:948:948))
        (PORT datab (283:283:283) (326:326:326))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1199:1199:1199))
        (PORT asdata (879:879:879) (985:985:985))
        (PORT ena (546:546:546) (610:610:610))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (579:579:579))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (450:450:450) (534:534:534))
        (PORT datad (349:349:349) (420:420:420))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (259:259:259))
        (PORT datab (354:354:354) (430:430:430))
        (PORT datac (467:467:467) (556:556:556))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (484:484:484))
        (PORT datab (1127:1127:1127) (1294:1294:1294))
        (PORT datac (106:106:106) (128:128:128))
        (PORT datad (322:322:322) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (256:256:256))
        (PORT datad (455:455:455) (523:523:523))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (861:861:861))
        (PORT datab (919:919:919) (1082:1082:1082))
        (PORT datac (566:566:566) (658:658:658))
        (PORT datad (102:102:102) (118:118:118))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (686:686:686))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add4\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (321:321:321) (375:375:375))
        (PORT datad (453:453:453) (521:521:521))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (638:638:638))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datac (330:330:330) (384:384:384))
        (PORT datad (349:349:349) (401:401:401))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (493:493:493) (591:591:591))
        (PORT datad (487:487:487) (560:560:560))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (370:370:370))
        (PORT datab (190:190:190) (228:228:228))
        (PORT datac (477:477:477) (547:547:547))
        (PORT datad (759:759:759) (879:879:879))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1172:1172:1172))
        (PORT datab (958:958:958) (1111:1111:1111))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1436:1436:1436) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (926:926:926) (1075:1075:1075))
        (PORT datad (298:298:298) (339:339:339))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[18\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (789:789:789))
        (PORT datab (639:639:639) (746:746:746))
        (PORT datac (578:578:578) (657:657:657))
        (PORT datad (506:506:506) (581:581:581))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (771:771:771))
        (PORT datad (112:112:112) (136:136:136))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (918:918:918) (1007:1007:1007))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (376:376:376))
        (PORT datac (767:767:767) (888:888:888))
        (PORT datad (321:321:321) (382:382:382))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT asdata (480:480:480) (527:527:527))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3415w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (390:390:390) (467:467:467))
        (PORT datac (359:359:359) (433:433:433))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3415w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (464:464:464))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (319:319:319) (361:361:361))
        (PORT datad (393:393:393) (469:469:469))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1178:1178:1178))
        (PORT datab (1563:1563:1563) (1799:1799:1799))
        (PORT datac (571:571:571) (648:648:648))
        (PORT datad (893:893:893) (1058:1058:1058))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3727w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (432:432:432))
        (PORT datad (396:396:396) (472:472:472))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3405w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (466:466:466))
        (PORT datab (388:388:388) (465:465:465))
        (PORT datac (324:324:324) (366:366:366))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (1086:1086:1086))
        (PORT datab (1038:1038:1038) (1221:1221:1221))
        (PORT datac (1808:1808:1808) (2075:2075:2075))
        (PORT datad (773:773:773) (887:887:887))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3705w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (416:416:416) (500:500:500))
        (PORT datac (371:371:371) (442:442:442))
        (PORT datad (306:306:306) (348:348:348))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3519w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (466:466:466))
        (PORT datac (358:358:358) (432:432:432))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1275:1275:1275))
        (PORT datab (1039:1039:1039) (1222:1222:1222))
        (PORT datac (1808:1808:1808) (2075:2075:2075))
        (PORT datad (770:770:770) (875:875:875))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3499w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (417:417:417))
        (PORT datab (321:321:321) (375:375:375))
        (PORT datac (150:150:150) (203:203:203))
        (PORT datad (111:111:111) (131:131:131))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1230:1230:1230))
        (PORT datab (1823:1823:1823) (2095:2095:2095))
        (PORT datac (1017:1017:1017) (1154:1154:1154))
        (PORT datad (1021:1021:1021) (1197:1197:1197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3552w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (589:589:589))
        (PORT datab (559:559:559) (663:663:663))
        (PORT datad (384:384:384) (467:467:467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3385w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (515:515:515))
        (PORT datab (569:569:569) (682:682:682))
        (PORT datac (498:498:498) (576:576:576))
        (PORT datad (346:346:346) (403:403:403))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (777:777:777))
        (PORT datab (1040:1040:1040) (1224:1224:1224))
        (PORT datac (1806:1806:1806) (2072:2072:2072))
        (PORT datad (287:287:287) (325:325:325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3645w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (419:419:419))
        (PORT datab (394:394:394) (486:486:486))
        (PORT datac (287:287:287) (342:342:342))
        (PORT datad (572:572:572) (660:660:660))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3479w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (517:517:517))
        (PORT datab (571:571:571) (684:684:684))
        (PORT datac (325:325:325) (381:381:381))
        (PORT datad (386:386:386) (453:453:453))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (802:802:802))
        (PORT datab (1027:1027:1027) (1221:1221:1221))
        (PORT datac (871:871:871) (1008:1008:1008))
        (PORT datad (1200:1200:1200) (1388:1388:1388))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3459w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (517:517:517))
        (PORT datab (570:570:570) (684:684:684))
        (PORT datac (326:326:326) (382:382:382))
        (PORT datad (387:387:387) (453:453:453))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (784:784:784))
        (PORT datab (909:909:909) (1085:1085:1085))
        (PORT datac (1036:1036:1036) (1205:1205:1205))
        (PORT datad (986:986:986) (1140:1140:1140))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (2019:2019:2019))
        (PORT datab (338:338:338) (397:397:397))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (609:609:609) (709:709:709))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (488:488:488))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1256:1256:1256) (1442:1442:1442))
        (PORT datad (1524:1524:1524) (1762:1762:1762))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1471:1471:1471))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (443:443:443))
        (PORT datab (272:272:272) (317:317:317))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (593:593:593))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (603:603:603) (697:697:697))
        (PORT datad (845:845:845) (966:966:966))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3541w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (444:444:444))
        (PORT datab (376:376:376) (455:455:455))
        (PORT datac (301:301:301) (346:346:346))
        (PORT datad (395:395:395) (472:472:472))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (824:824:824))
        (PORT datab (1568:1568:1568) (1789:1789:1789))
        (PORT datac (966:966:966) (1136:1136:1136))
        (PORT datad (907:907:907) (1055:1055:1055))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3655w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (507:507:507))
        (PORT datab (562:562:562) (675:675:675))
        (PORT datac (335:335:335) (392:392:392))
        (PORT datad (389:389:389) (457:457:457))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (605:605:605) (709:709:709))
        (PORT datab (910:910:910) (1086:1086:1086))
        (PORT datac (1036:1036:1036) (1205:1205:1205))
        (PORT datad (1233:1233:1233) (1421:1421:1421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (622:622:622) (732:732:732))
        (PORT datac (1681:1681:1681) (1997:1997:1997))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1117:1117:1117) (1321:1321:1321))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3705w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (396:396:396) (474:474:474))
        (PORT datac (362:362:362) (437:437:437))
        (PORT datad (97:97:97) (116:116:116))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1057:1057:1057))
        (PORT datab (905:905:905) (1080:1080:1080))
        (PORT datac (1040:1040:1040) (1209:1209:1209))
        (PORT datad (861:861:861) (977:977:977))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (105:105:105) (133:133:133))
        (PORT datac (1682:1682:1682) (1998:1998:1998))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1400:1400:1400))
        (PORT datab (336:336:336) (392:392:392))
        (PORT datac (636:636:636) (747:747:747))
        (PORT datad (332:332:332) (385:385:385))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (788:788:788))
        (PORT datab (793:793:793) (927:927:927))
        (PORT datac (626:626:626) (728:728:728))
        (PORT datad (168:168:168) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1059:1059:1059) (1167:1167:1167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (389:389:389))
        (PORT datab (316:316:316) (386:386:386))
        (PORT datad (424:424:424) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (472:472:472) (516:516:516))
        (PORT ena (1161:1161:1161) (1326:1326:1326))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (395:395:395))
        (PORT datab (759:759:759) (863:863:863))
        (PORT datac (395:395:395) (470:470:470))
        (PORT datad (466:466:466) (548:548:548))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (823:823:823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (452:452:452))
        (PORT datab (384:384:384) (462:462:462))
        (PORT datac (321:321:321) (380:380:380))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (844:844:844))
        (PORT datab (214:214:214) (272:272:272))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (349:349:349) (416:416:416))
        (PORT datad (218:218:218) (253:253:253))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (490:490:490) (584:584:584))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (434:434:434))
        (PORT datab (247:247:247) (290:290:290))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (402:402:402))
        (PORT datab (273:273:273) (344:344:344))
        (PORT datac (253:253:253) (324:324:324))
        (PORT datad (263:263:263) (299:299:299))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (399:399:399))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (388:388:388))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (635:635:635))
        (PORT datab (300:300:300) (344:344:344))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (326:326:326) (379:379:379))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (531:531:531))
        (PORT datab (187:187:187) (224:224:224))
        (PORT datac (141:141:141) (181:181:181))
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (464:464:464))
        (PORT datad (301:301:301) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (293:293:293) (338:338:338))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (858:858:858))
        (PORT datab (693:693:693) (821:821:821))
        (PORT datac (780:780:780) (913:913:913))
        (PORT datad (686:686:686) (804:804:804))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (626:626:626))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (521:521:521) (578:578:578))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (927:927:927) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (761:761:761))
        (PORT datab (549:549:549) (659:659:659))
        (PORT datac (358:358:358) (429:429:429))
        (PORT datad (343:343:343) (411:411:411))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (760:760:760))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (199:199:199) (251:251:251))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (400:400:400) (480:480:480))
        (PORT datad (200:200:200) (236:236:236))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (265:265:265))
        (PORT datab (1275:1275:1275) (1469:1469:1469))
        (PORT datac (468:468:468) (562:562:562))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (873:873:873))
        (PORT datab (119:119:119) (147:147:147))
        (PORT datac (668:668:668) (792:792:792))
        (PORT datad (107:107:107) (125:125:125))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (696:696:696))
        (PORT datab (377:377:377) (452:452:452))
        (PORT datac (606:606:606) (694:694:694))
        (PORT datad (362:362:362) (424:424:424))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (128:128:128) (170:170:170))
        (PORT datad (364:364:364) (426:426:426))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1199:1199:1199))
        (PORT asdata (635:635:635) (711:711:711))
        (PORT ena (546:546:546) (610:610:610))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (579:579:579))
        (PORT datab (482:482:482) (581:581:581))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (186:186:186) (234:234:234))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (306:306:306) (368:368:368))
        (PORT datac (467:467:467) (556:556:556))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (497:497:497))
        (PORT datad (440:440:440) (496:496:496))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (261:261:261))
        (PORT datab (1147:1147:1147) (1304:1304:1304))
        (PORT datac (452:452:452) (517:517:517))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (870:870:870))
        (PORT datab (505:505:505) (601:601:601))
        (PORT datac (203:203:203) (237:237:237))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (863:863:863))
        (PORT datab (464:464:464) (558:558:558))
        (PORT datac (541:541:541) (646:646:646))
        (PORT datad (540:540:540) (640:640:640))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[7\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (687:687:687))
        (PORT datab (372:372:372) (430:430:430))
        (PORT datad (320:320:320) (381:381:381))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (466:466:466) (536:536:536))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (957:957:957) (1055:1055:1055))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (706:706:706))
        (PORT datab (533:533:533) (628:628:628))
        (PORT datac (517:517:517) (613:613:613))
        (PORT datad (412:412:412) (477:477:477))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (639:639:639))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (235:235:235))
        (PORT datab (520:520:520) (601:601:601))
        (PORT datac (345:345:345) (392:392:392))
        (PORT datad (555:555:555) (635:635:635))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (622:622:622) (726:726:726))
        (PORT datac (422:422:422) (481:481:481))
        (PORT datad (421:421:421) (507:507:507))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1198:1198:1198))
        (PORT asdata (491:491:491) (532:532:532))
        (PORT ena (1214:1214:1214) (1364:1364:1364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT asdata (359:359:359) (385:385:385))
        (PORT ena (1130:1130:1130) (1280:1280:1280))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (731:731:731))
        (PORT datab (734:734:734) (870:870:870))
        (PORT datac (311:311:311) (358:358:358))
        (PORT datad (465:465:465) (547:547:547))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT ena (765:765:765) (823:823:823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (729:729:729))
        (PORT datab (317:317:317) (371:371:371))
        (PORT datac (664:664:664) (781:781:781))
        (PORT datad (716:716:716) (847:847:847))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (266:266:266) (285:285:285))
        (PORT ena (913:913:913) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (289:289:289))
        (PORT datab (381:381:381) (459:459:459))
        (PORT datad (335:335:335) (393:393:393))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (452:452:452))
        (PORT datab (210:210:210) (266:266:266))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (299:299:299))
        (PORT datab (137:137:137) (168:168:168))
        (PORT datad (282:282:282) (324:324:324))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1198:1198:1198))
        (PORT asdata (1128:1128:1128) (1265:1265:1265))
        (PORT ena (1214:1214:1214) (1364:1364:1364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1218:1218:1218))
        (PORT datab (796:796:796) (930:930:930))
        (PORT datac (812:812:812) (955:955:955))
        (PORT datad (194:194:194) (235:235:235))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1198:1198:1198))
        (PORT asdata (459:459:459) (500:500:500))
        (PORT ena (1206:1206:1206) (1328:1328:1328))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (994:994:994))
        (PORT datab (827:827:827) (976:976:976))
        (PORT datac (573:573:573) (680:680:680))
        (PORT datad (196:196:196) (237:237:237))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT asdata (267:267:267) (286:286:286))
        (PORT ena (633:633:633) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (PORT datab (331:331:331) (397:397:397))
        (PORT datad (321:321:321) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (315:315:315))
        (PORT datab (372:372:372) (449:449:449))
        (PORT datad (284:284:284) (327:327:327))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (300:300:300))
        (PORT datab (137:137:137) (168:168:168))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (1088:1088:1088))
        (PORT datab (777:777:777) (894:894:894))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (572:572:572))
        (PORT datab (611:611:611) (683:683:683))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (545:545:545))
        (PORT datab (242:242:242) (285:285:285))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (233:233:233))
        (PORT datab (355:355:355) (419:419:419))
        (PORT datac (346:346:346) (408:408:408))
        (PORT datad (284:284:284) (326:326:326))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (1012:1012:1012) (1174:1174:1174))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1376:1376:1376))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (632:632:632) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (604:604:604))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (635:635:635))
        (PORT datab (478:478:478) (568:568:568))
        (PORT datac (705:705:705) (809:809:809))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (407:407:407))
        (PORT datab (289:289:289) (333:333:333))
        (PORT datac (508:508:508) (602:602:602))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (465:465:465))
        (PORT datab (504:504:504) (586:586:586))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (432:432:432))
        (PORT datab (288:288:288) (333:333:333))
        (PORT datac (673:673:673) (793:793:793))
        (PORT datad (306:306:306) (351:351:351))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (833:833:833))
        (PORT datab (119:119:119) (149:149:149))
        (PORT datac (1012:1012:1012) (1174:1174:1174))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1376:1376:1376))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (632:632:632) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (150:150:150))
        (PORT datac (683:683:683) (810:810:810))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (607:607:607))
        (PORT datab (377:377:377) (460:460:460))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1189:1189:1189))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (655:655:655) (707:707:707))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (568:568:568))
        (PORT datab (665:665:665) (781:781:781))
        (PORT datac (724:724:724) (851:851:851))
        (PORT datad (188:188:188) (219:219:219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (931:931:931) (1027:1027:1027))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (794:794:794))
        (PORT datac (1068:1068:1068) (1228:1228:1228))
        (PORT datad (663:663:663) (777:777:777))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (281:281:281) (318:318:318))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (963:963:963))
        (PORT datab (1028:1028:1028) (1222:1222:1222))
        (PORT datac (485:485:485) (554:554:554))
        (PORT datad (1201:1201:1201) (1389:1389:1389))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (763:763:763))
        (PORT datab (1031:1031:1031) (1225:1225:1225))
        (PORT datac (1050:1050:1050) (1206:1206:1206))
        (PORT datad (1204:1204:1204) (1392:1392:1392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3572w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (507:507:507))
        (PORT datab (562:562:562) (674:674:674))
        (PORT datac (495:495:495) (572:572:572))
        (PORT datad (342:342:342) (399:399:399))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1479:1479:1479) (1685:1685:1685))
        (PORT datab (1029:1029:1029) (1223:1223:1223))
        (PORT datac (788:788:788) (894:894:894))
        (PORT datad (1202:1202:1202) (1389:1389:1389))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3665w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (515:515:515))
        (PORT datab (569:569:569) (682:682:682))
        (PORT datac (328:328:328) (385:385:385))
        (PORT datad (387:387:387) (454:454:454))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1355:1355:1355))
        (PORT datab (1027:1027:1027) (1220:1220:1220))
        (PORT datac (1015:1015:1015) (1154:1154:1154))
        (PORT datad (1200:1200:1200) (1388:1388:1388))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1507:1507:1507) (1791:1791:1791))
        (PORT datad (625:625:625) (730:730:730))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1116:1116:1116) (1321:1321:1321))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1814:1814:1814))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3612w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (465:465:465))
        (PORT datac (322:322:322) (364:364:364))
        (PORT datad (395:395:395) (471:471:471))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3425w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (472:472:472))
        (PORT datac (362:362:362) (436:436:436))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (1178:1178:1178))
        (PORT datab (1039:1039:1039) (1222:1222:1222))
        (PORT datac (1808:1808:1808) (2074:2074:2074))
        (PORT datad (1204:1204:1204) (1331:1331:1331))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (956:956:956))
        (PORT datab (1040:1040:1040) (1223:1223:1223))
        (PORT datac (1807:1807:1807) (2073:2073:2073))
        (PORT datad (1534:1534:1534) (1711:1711:1711))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (1182:1182:1182))
        (PORT datab (838:838:838) (951:951:951))
        (PORT datac (1027:1027:1027) (1205:1205:1205))
        (PORT datad (1949:1949:1949) (2226:2226:2226))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3469w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (510:510:510))
        (PORT datab (564:564:564) (677:677:677))
        (PORT datac (333:333:333) (390:390:390))
        (PORT datad (389:389:389) (456:456:456))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1151:1151:1151))
        (PORT datab (826:826:826) (939:939:939))
        (PORT datac (1037:1037:1037) (1232:1232:1232))
        (PORT datad (302:302:302) (347:347:347))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (656:656:656))
        (PORT datab (888:888:888) (1044:1044:1044))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (834:834:834) (983:983:983))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3348w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (205:205:205))
        (PORT datab (289:289:289) (340:340:340))
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3365w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (513:513:513))
        (PORT datab (567:567:567) (680:680:680))
        (PORT datac (497:497:497) (575:575:575))
        (PORT datad (345:345:345) (402:402:402))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1248:1248:1248))
        (PORT datab (348:348:348) (406:406:406))
        (PORT datac (953:953:953) (1113:1113:1113))
        (PORT datad (355:355:355) (407:407:407))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (581:581:581))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1089:1089:1089) (1287:1287:1287))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (354:354:354) (417:417:417))
        (PORT datac (1177:1177:1177) (1371:1371:1371))
        (PORT datad (1193:1193:1193) (1443:1443:1443))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (443:443:443))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (653:653:653) (768:768:768))
        (PORT datac (597:597:597) (689:689:689))
        (PORT datad (1014:1014:1014) (1160:1160:1160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1397:1397:1397))
        (PORT datab (653:653:653) (769:769:769))
        (PORT datac (328:328:328) (385:385:385))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (587:587:587))
        (PORT datab (338:338:338) (410:410:410))
        (PORT datac (112:112:112) (138:138:138))
        (PORT datad (404:404:404) (460:460:460))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (942:942:942) (1031:1031:1031))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (160:160:160))
        (PORT datac (227:227:227) (284:284:284))
        (PORT datad (132:132:132) (170:170:170))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1198:1198:1198))
        (PORT asdata (476:476:476) (519:519:519))
        (PORT ena (1214:1214:1214) (1364:1364:1364))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (994:994:994))
        (PORT datab (670:670:670) (770:770:770))
        (PORT datac (573:573:573) (680:680:680))
        (PORT datad (226:226:226) (283:283:283))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT ena (633:633:633) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (408:408:408))
        (PORT datab (337:337:337) (407:407:407))
        (PORT datad (128:128:128) (164:164:164))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (994:994:994))
        (PORT datab (245:245:245) (307:307:307))
        (PORT datac (741:741:741) (858:858:858))
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1198:1198:1198))
        (PORT asdata (460:460:460) (500:500:500))
        (PORT ena (1206:1206:1206) (1328:1328:1328))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (315:315:315))
        (PORT datab (291:291:291) (335:335:335))
        (PORT datad (480:480:480) (569:569:569))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (300:300:300))
        (PORT datab (137:137:137) (168:168:168))
        (PORT datad (88:88:88) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (356:356:356))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (249:249:249) (319:319:319))
        (PORT datad (273:273:273) (311:311:311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (151:151:151))
        (PORT datab (555:555:555) (646:646:646))
        (PORT datac (339:339:339) (411:411:411))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (440:440:440))
        (PORT datab (601:601:601) (707:707:707))
        (PORT datac (228:228:228) (285:285:285))
        (PORT datad (248:248:248) (309:309:309))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (436:436:436))
        (PORT datab (140:140:140) (187:187:187))
        (PORT datac (358:358:358) (433:433:433))
        (PORT datad (339:339:339) (406:406:406))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (479:479:479))
        (PORT datab (211:211:211) (272:272:272))
        (PORT datac (127:127:127) (167:167:167))
        (PORT datad (471:471:471) (546:546:546))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (400:400:400) (480:480:480))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (400:400:400) (478:478:478))
        (PORT datad (315:315:315) (372:372:372))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (264:264:264))
        (PORT datab (728:728:728) (828:828:828))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (968:968:968))
        (PORT datab (118:118:118) (148:148:148))
        (PORT datac (667:667:667) (791:791:791))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (1074:1074:1074))
        (PORT datab (491:491:491) (557:557:557))
        (PORT datac (358:358:358) (421:421:421))
        (PORT datad (479:479:479) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (429:429:429))
        (PORT datab (792:792:792) (927:927:927))
        (PORT datac (628:628:628) (730:730:730))
        (PORT datad (170:170:170) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1059:1059:1059) (1167:1167:1167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[4\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (115:115:115) (145:145:145))
        (PORT datab (446:446:446) (540:540:540))
        (PORT datad (222:222:222) (277:277:277))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (486:486:486) (536:536:536))
        (PORT ena (927:927:927) (1020:1020:1020))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (109:109:109) (129:129:129))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1280:1280:1280))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (428:428:428))
        (PORT datab (323:323:323) (375:375:375))
        (PORT datac (392:392:392) (467:467:467))
        (PORT datad (349:349:349) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (266:266:266) (285:285:285))
        (PORT ena (765:765:765) (823:823:823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1050:1050:1050))
        (PORT datab (321:321:321) (373:373:373))
        (PORT datac (395:395:395) (470:470:470))
        (PORT datad (353:353:353) (423:423:423))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT asdata (267:267:267) (287:287:287))
        (PORT ena (913:913:913) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (618:618:618))
        (PORT datab (237:237:237) (302:302:302))
        (PORT datac (185:185:185) (220:220:220))
        (PORT datad (427:427:427) (514:514:514))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (731:731:731) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (453:453:453))
        (PORT datab (383:383:383) (462:462:462))
        (PORT datad (213:213:213) (263:263:263))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (452:452:452))
        (PORT datab (218:218:218) (278:278:278))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (232:232:232) (279:279:279))
        (PORT datab (140:140:140) (187:187:187))
        (PORT datac (349:349:349) (417:417:417))
        (PORT datad (163:163:163) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (572:572:572))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (677:677:677))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (396:396:396) (486:486:486))
        (PORT datad (317:317:317) (361:361:361))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (623:623:623))
        (PORT datab (489:489:489) (567:567:567))
        (PORT datac (355:355:355) (417:417:417))
        (PORT datad (424:424:424) (510:510:510))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (638:638:638))
        (PORT datab (380:380:380) (461:461:461))
        (PORT datac (492:492:492) (582:582:582))
        (PORT datad (453:453:453) (524:524:524))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (522:522:522) (620:620:620))
        (PORT datac (493:493:493) (583:583:583))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (639:639:639))
        (PORT datad (173:173:173) (204:204:204))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (449:449:449))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (264:264:264))
        (PORT datab (783:783:783) (905:905:905))
        (PORT datac (292:292:292) (342:342:342))
        (PORT datad (435:435:435) (498:498:498))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (352:352:352))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (669:669:669) (793:793:793))
        (PORT datad (118:118:118) (135:135:135))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (1180:1180:1180))
        (PORT datab (472:472:472) (546:546:546))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (871:871:871) (1010:1010:1010))
        (PORT datac (200:200:200) (239:239:239))
        (PORT datad (365:365:365) (435:435:435))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (603:603:603))
        (PORT datab (127:127:127) (155:155:155))
        (PORT datac (314:314:314) (360:360:360))
        (PORT datad (741:741:741) (861:861:861))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (671:671:671))
        (PORT datab (769:769:769) (894:894:894))
        (PORT datac (459:459:459) (526:526:526))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (906:906:906))
        (PORT datab (310:310:310) (361:361:361))
        (PORT datac (664:664:664) (780:780:780))
        (PORT datad (660:660:660) (780:780:780))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1021:1021:1021) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (374:374:374))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3685w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (416:416:416))
        (PORT datab (127:127:127) (159:159:159))
        (PORT datac (148:148:148) (201:201:201))
        (PORT datad (110:110:110) (130:130:130))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2281:2281:2281) (2653:2653:2653))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1957:1957:1957))
        (PORT d[1] (3511:3511:3511) (4001:4001:4001))
        (PORT d[2] (2071:2071:2071) (2435:2435:2435))
        (PORT d[3] (2960:2960:2960) (3447:3447:3447))
        (PORT d[4] (4559:4559:4559) (5234:5234:5234))
        (PORT d[5] (1831:1831:1831) (2166:2166:2166))
        (PORT d[6] (3183:3183:3183) (3705:3705:3705))
        (PORT d[7] (2048:2048:2048) (2373:2373:2373))
        (PORT d[8] (2506:2506:2506) (2919:2919:2919))
        (PORT d[9] (3291:3291:3291) (3798:3798:3798))
        (PORT d[10] (1747:1747:1747) (2041:2041:2041))
        (PORT d[11] (3070:3070:3070) (3587:3587:3587))
        (PORT d[12] (1628:1628:1628) (1912:1912:1912))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1782:1782:1782))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2358:2358:2358) (2381:2381:2381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (4363:4363:4363))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1849:1849:1849) (2168:2168:2168))
        (PORT d[1] (3314:3314:3314) (3801:3801:3801))
        (PORT d[2] (2286:2286:2286) (2672:2672:2672))
        (PORT d[3] (3093:3093:3093) (3556:3556:3556))
        (PORT d[4] (2742:2742:2742) (3192:3192:3192))
        (PORT d[5] (2621:2621:2621) (3073:3073:3073))
        (PORT d[6] (1744:1744:1744) (2060:2060:2060))
        (PORT d[7] (3560:3560:3560) (4137:4137:4137))
        (PORT d[8] (2961:2961:2961) (3434:3434:3434))
        (PORT d[9] (2529:2529:2529) (2983:2983:2983))
        (PORT d[10] (2850:2850:2850) (3339:3339:3339))
        (PORT d[11] (2747:2747:2747) (3262:3262:3262))
        (PORT d[12] (3485:3485:3485) (4120:4120:4120))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2644:2644:2644))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2359:2359:2359) (2382:2382:2382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1153:1153:1153))
        (PORT datab (1187:1187:1187) (1334:1334:1334))
        (PORT datac (1040:1040:1040) (1235:1235:1235))
        (PORT datad (964:964:964) (1092:1092:1092))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2938:2938:2938))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1577:1577:1577))
        (PORT d[1] (3387:3387:3387) (3892:3892:3892))
        (PORT d[2] (2010:2010:2010) (2356:2356:2356))
        (PORT d[3] (3861:3861:3861) (4477:4477:4477))
        (PORT d[4] (4881:4881:4881) (5594:5594:5594))
        (PORT d[5] (1356:1356:1356) (1538:1538:1538))
        (PORT d[6] (4138:4138:4138) (4830:4830:4830))
        (PORT d[7] (3203:3203:3203) (3751:3751:3751))
        (PORT d[8] (2452:2452:2452) (2820:2820:2820))
        (PORT d[9] (3944:3944:3944) (4555:4555:4555))
        (PORT d[10] (1272:1272:1272) (1466:1466:1466))
        (PORT d[11] (3552:3552:3552) (4139:4139:4139))
        (PORT d[12] (2111:2111:2111) (2464:2464:2464))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1579:1579:1579) (1760:1760:1760))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2361:2361:2361) (2387:2387:2387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3383:3383:3383) (3954:3954:3954))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2190:2190:2190) (2565:2565:2565))
        (PORT d[1] (3642:3642:3642) (4170:4170:4170))
        (PORT d[2] (2120:2120:2120) (2474:2474:2474))
        (PORT d[3] (3715:3715:3715) (4274:4274:4274))
        (PORT d[4] (2681:2681:2681) (3100:3100:3100))
        (PORT d[5] (1423:1423:1423) (1645:1645:1645))
        (PORT d[6] (2856:2856:2856) (3350:3350:3350))
        (PORT d[7] (3105:3105:3105) (3589:3589:3589))
        (PORT d[8] (2792:2792:2792) (3239:3239:3239))
        (PORT d[9] (3118:3118:3118) (3628:3628:3628))
        (PORT d[10] (3184:3184:3184) (3713:3713:3713))
        (PORT d[11] (2068:2068:2068) (2450:2450:2450))
        (PORT d[12] (3676:3676:3676) (4329:4329:4329))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1862:1862:1862))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2362:2362:2362) (2388:2388:2388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1154:1154:1154))
        (PORT datab (846:846:846) (951:951:951))
        (PORT datac (1041:1041:1041) (1236:1236:1236))
        (PORT datad (1482:1482:1482) (1667:1667:1667))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (893:893:893) (1051:1051:1051))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3582w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (146:146:146))
        (PORT datab (125:125:125) (156:156:156))
        (PORT datac (154:154:154) (208:208:208))
        (PORT datad (329:329:329) (393:393:393))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1129:1129:1129))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2124:2124:2124))
        (PORT d[1] (2695:2695:2695) (3036:3036:3036))
        (PORT d[2] (1027:1027:1027) (1175:1175:1175))
        (PORT d[3] (2526:2526:2526) (2893:2893:2893))
        (PORT d[4] (1495:1495:1495) (1712:1712:1712))
        (PORT d[5] (968:968:968) (1164:1164:1164))
        (PORT d[6] (2827:2827:2827) (3272:3272:3272))
        (PORT d[7] (1121:1121:1121) (1268:1268:1268))
        (PORT d[8] (2128:2128:2128) (2418:2418:2418))
        (PORT d[9] (1479:1479:1479) (1680:1680:1680))
        (PORT d[10] (2587:2587:2587) (3006:3006:3006))
        (PORT d[11] (1024:1024:1024) (1174:1174:1174))
        (PORT d[12] (1389:1389:1389) (1563:1563:1563))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (857:857:857))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2416:2416:2416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (656:656:656) (759:759:759))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2165:2165:2165))
        (PORT d[1] (815:815:815) (933:933:933))
        (PORT d[2] (827:827:827) (956:956:956))
        (PORT d[3] (829:829:829) (950:950:950))
        (PORT d[4] (2028:2028:2028) (2339:2339:2339))
        (PORT d[5] (2149:2149:2149) (2504:2504:2504))
        (PORT d[6] (1099:1099:1099) (1298:1298:1298))
        (PORT d[7] (2394:2394:2394) (2745:2745:2745))
        (PORT d[8] (2278:2278:2278) (2608:2608:2608))
        (PORT d[9] (2208:2208:2208) (2521:2521:2521))
        (PORT d[10] (2010:2010:2010) (2351:2351:2351))
        (PORT d[11] (1784:1784:1784) (2110:2110:2110))
        (PORT d[12] (2142:2142:2142) (2431:2431:2431))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (978:978:978))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2392:2392:2392) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1789:1789:1789))
        (PORT datab (2052:2052:2052) (2353:2353:2353))
        (PORT datac (1208:1208:1208) (1405:1405:1405))
        (PORT datad (189:189:189) (222:222:222))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (831:831:831))
        (PORT datab (1347:1347:1347) (1618:1618:1618))
        (PORT datac (495:495:495) (596:596:596))
        (PORT datad (435:435:435) (501:501:501))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (887:887:887) (997:997:997))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (484:484:484) (573:573:573))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (938:938:938))
        (PORT datab (302:302:302) (349:349:349))
        (PORT datac (444:444:444) (522:522:522))
        (PORT datad (333:333:333) (386:386:386))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1204:1204:1204))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (953:953:953) (1048:1048:1048))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[6\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (358:358:358))
        (PORT datac (309:309:309) (368:368:368))
        (PORT datad (561:561:561) (661:661:661))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT asdata (471:471:471) (513:513:513))
        (PORT ena (666:666:666) (741:741:741))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (874:874:874))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (731:731:731))
        (PORT datab (346:346:346) (421:421:421))
        (PORT datac (879:879:879) (1008:1008:1008))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (736:736:736))
        (PORT datab (722:722:722) (841:841:841))
        (PORT datac (335:335:335) (394:394:394))
        (PORT datad (191:191:191) (240:240:240))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (503:503:503))
        (PORT datad (198:198:198) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (309:309:309) (367:367:367))
        (PORT datad (558:558:558) (657:657:657))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (585:585:585))
        (PORT datab (329:329:329) (386:386:386))
        (PORT datac (648:648:648) (755:755:755))
        (PORT datad (202:202:202) (238:238:238))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (435:435:435))
        (PORT datab (741:741:741) (876:876:876))
        (PORT datad (118:118:118) (135:135:135))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (557:557:557))
        (PORT datab (673:673:673) (792:792:792))
        (PORT datac (731:731:731) (858:858:858))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1235:1235:1235))
        (PORT datab (485:485:485) (557:557:557))
        (PORT datac (460:460:460) (523:523:523))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (957:957:957))
        (PORT datab (869:869:869) (1010:1010:1010))
        (PORT datac (105:105:105) (127:127:127))
        (PORT datad (105:105:105) (124:124:124))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (1049:1049:1049))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (722:722:722) (852:852:852))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1085:1085:1085) (1206:1206:1206))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (899:899:899))
        (PORT datab (633:633:633) (750:750:750))
        (PORT datac (637:637:637) (749:749:749))
        (PORT datad (631:631:631) (738:738:738))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (548:548:548))
        (PORT datab (205:205:205) (250:250:250))
        (PORT datac (769:769:769) (891:891:891))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (404:404:404))
        (PORT datab (420:420:420) (514:514:514))
        (PORT datac (112:112:112) (133:133:133))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (506:506:506))
        (PORT datab (665:665:665) (792:792:792))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (838:838:838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[17\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (374:374:374))
        (PORT datab (675:675:675) (797:797:797))
        (PORT datad (546:546:546) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (536:536:536))
        (PORT datab (498:498:498) (579:579:579))
        (PORT datac (380:380:380) (455:455:455))
        (PORT datad (462:462:462) (547:547:547))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (500:500:500))
        (PORT datab (663:663:663) (764:764:764))
        (PORT datac (402:402:402) (493:493:493))
        (PORT datad (461:461:461) (533:533:533))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (507:507:507))
        (PORT datac (105:105:105) (128:128:128))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (388:388:388))
        (PORT datab (552:552:552) (661:661:661))
        (PORT datac (500:500:500) (600:600:600))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (775:775:775) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (387:387:387))
        (PORT datab (550:550:550) (658:658:658))
        (PORT datac (755:755:755) (884:884:884))
        (PORT datad (175:175:175) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (643:643:643) (689:689:689))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (724:724:724))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (474:474:474) (511:511:511))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3612w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (395:395:395) (474:474:474))
        (PORT datac (362:362:362) (437:437:437))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (834:834:834))
        (PORT datab (741:741:741) (872:872:872))
        (PORT datac (447:447:447) (516:516:516))
        (PORT datad (662:662:662) (783:783:783))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1021:1021:1021) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (374:374:374))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1371:1371:1371))
        (PORT datab (1188:1188:1188) (1401:1401:1401))
        (PORT datac (1518:1518:1518) (1744:1744:1744))
        (PORT datad (371:371:371) (430:430:430))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (3257:3257:3257))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2993:2993:2993))
        (PORT d[1] (2797:2797:2797) (3209:3209:3209))
        (PORT d[2] (2652:2652:2652) (3114:3114:3114))
        (PORT d[3] (2675:2675:2675) (3098:3098:3098))
        (PORT d[4] (3718:3718:3718) (4230:4230:4230))
        (PORT d[5] (1955:1955:1955) (2276:2276:2276))
        (PORT d[6] (2830:2830:2830) (3308:3308:3308))
        (PORT d[7] (2919:2919:2919) (3413:3413:3413))
        (PORT d[8] (2216:2216:2216) (2553:2553:2553))
        (PORT d[9] (3265:3265:3265) (3740:3740:3740))
        (PORT d[10] (1528:1528:1528) (1780:1780:1780))
        (PORT d[11] (2583:2583:2583) (3021:3021:3021))
        (PORT d[12] (2656:2656:2656) (3104:3104:3104))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2406:2406:2406))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2390:2390:2390) (2417:2417:2417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (3347:3347:3347))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2348:2348:2348))
        (PORT d[1] (3152:3152:3152) (3623:3623:3623))
        (PORT d[2] (2566:2566:2566) (2998:2998:2998))
        (PORT d[3] (4088:4088:4088) (4736:4736:4736))
        (PORT d[4] (3554:3554:3554) (4107:4107:4107))
        (PORT d[5] (3087:3087:3087) (3576:3576:3576))
        (PORT d[6] (2419:2419:2419) (2835:2835:2835))
        (PORT d[7] (3450:3450:3450) (3942:3942:3942))
        (PORT d[8] (2386:2386:2386) (2757:2757:2757))
        (PORT d[9] (2493:2493:2493) (2932:2932:2932))
        (PORT d[10] (2785:2785:2785) (3228:3228:3228))
        (PORT d[11] (2507:2507:2507) (2934:2934:2934))
        (PORT d[12] (3429:3429:3429) (4002:4002:4002))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2046:2046:2046))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2391:2391:2391) (2418:2418:2418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3729:3729:3729))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (1993:1993:1993))
        (PORT d[1] (2819:2819:2819) (3230:3230:3230))
        (PORT d[2] (2386:2386:2386) (2794:2794:2794))
        (PORT d[3] (4023:4023:4023) (4652:4652:4652))
        (PORT d[4] (3901:3901:3901) (4435:4435:4435))
        (PORT d[5] (1379:1379:1379) (1564:1564:1564))
        (PORT d[6] (3830:3830:3830) (4470:4470:4470))
        (PORT d[7] (2745:2745:2745) (3208:3208:3208))
        (PORT d[8] (2621:2621:2621) (3002:3002:3002))
        (PORT d[9] (2710:2710:2710) (3104:3104:3104))
        (PORT d[10] (1080:1080:1080) (1248:1248:1248))
        (PORT d[11] (2532:2532:2532) (2967:2967:2967))
        (PORT d[12] (2486:2486:2486) (2905:2905:2905))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (2277:2277:2277))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2378:2378:2378) (2404:2404:2404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2715:2715:2715))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2956:2956:2956))
        (PORT d[1] (3838:3838:3838) (4392:4392:4392))
        (PORT d[2] (2100:2100:2100) (2449:2449:2449))
        (PORT d[3] (1925:1925:1925) (2220:2220:2220))
        (PORT d[4] (2858:2858:2858) (3309:3309:3309))
        (PORT d[5] (1702:1702:1702) (1964:1964:1964))
        (PORT d[6] (3025:3025:3025) (3536:3536:3536))
        (PORT d[7] (2787:2787:2787) (3213:3213:3213))
        (PORT d[8] (2834:2834:2834) (3289:3289:3289))
        (PORT d[9] (3466:3466:3466) (4020:4020:4020))
        (PORT d[10] (2497:2497:2497) (2931:2931:2931))
        (PORT d[11] (2112:2112:2112) (2507:2507:2507))
        (PORT d[12] (3700:3700:3700) (4363:4363:4363))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1624:1624:1624))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2379:2379:2379) (2405:2405:2405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (748:748:748))
        (PORT datab (690:690:690) (823:823:823))
        (PORT datac (1715:1715:1715) (1929:1929:1929))
        (PORT datad (743:743:743) (830:830:830))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1686:1686:1686) (1999:1999:1999))
        (PORT datab (353:353:353) (414:414:414))
        (PORT datac (529:529:529) (594:594:594))
        (PORT datad (730:730:730) (840:840:840))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (1104:1104:1104))
        (PORT datab (1030:1030:1030) (1224:1224:1224))
        (PORT datac (1167:1167:1167) (1301:1301:1301))
        (PORT datad (1202:1202:1202) (1390:1390:1390))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3340:3340:3340))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1785:1785:1785))
        (PORT d[1] (3213:3213:3213) (3694:3694:3694))
        (PORT d[2] (2002:2002:2002) (2347:2347:2347))
        (PORT d[3] (3884:3884:3884) (4510:4510:4510))
        (PORT d[4] (4703:4703:4703) (5387:5387:5387))
        (PORT d[5] (1539:1539:1539) (1754:1754:1754))
        (PORT d[6] (4116:4116:4116) (4800:4800:4800))
        (PORT d[7] (4189:4189:4189) (4878:4878:4878))
        (PORT d[8] (2294:2294:2294) (2640:2640:2640))
        (PORT d[9] (3928:3928:3928) (4537:4537:4537))
        (PORT d[10] (1423:1423:1423) (1639:1639:1639))
        (PORT d[11] (3456:3456:3456) (4036:4036:4036))
        (PORT d[12] (2570:2570:2570) (2982:2982:2982))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1972:1972:1972))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2344:2344:2344) (2368:2368:2368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2264:2264:2264) (2642:2642:2642))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2380:2380:2380))
        (PORT d[1] (3474:3474:3474) (3972:3972:3972))
        (PORT d[2] (2841:2841:2841) (3300:3300:3300))
        (PORT d[3] (3709:3709:3709) (4268:4268:4268))
        (PORT d[4] (2719:2719:2719) (3158:3158:3158))
        (PORT d[5] (1580:1580:1580) (1826:1826:1826))
        (PORT d[6] (2650:2650:2650) (3102:3102:3102))
        (PORT d[7] (3878:3878:3878) (4497:4497:4497))
        (PORT d[8] (2560:2560:2560) (2973:2973:2973))
        (PORT d[9] (3099:3099:3099) (3600:3600:3600))
        (PORT d[10] (3016:3016:3016) (3521:3521:3521))
        (PORT d[11] (2089:2089:2089) (2474:2474:2474))
        (PORT d[12] (3505:3505:3505) (4141:4141:4141))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (2201:2201:2201))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2345:2345:2345) (2369:2369:2369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1722:1722:1722))
        (PORT datab (856:856:856) (1024:1024:1024))
        (PORT datac (797:797:797) (902:902:902))
        (PORT datad (912:912:912) (1060:1060:1060))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1084:1084:1084))
        (PORT datab (1020:1020:1020) (1199:1199:1199))
        (PORT datac (1256:1256:1256) (1457:1457:1457))
        (PORT datad (917:917:917) (1031:1031:1031))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (847:847:847) (1001:1001:1001))
        (PORT datad (879:879:879) (1031:1031:1031))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3037:3037:3037) (3495:3495:3495))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2448:2448:2448))
        (PORT d[1] (3545:3545:3545) (4061:4061:4061))
        (PORT d[2] (1885:1885:1885) (2205:2205:2205))
        (PORT d[3] (2856:2856:2856) (3310:3310:3310))
        (PORT d[4] (4420:4420:4420) (5073:5073:5073))
        (PORT d[5] (1779:1779:1779) (2101:2101:2101))
        (PORT d[6] (2965:2965:2965) (3449:3449:3449))
        (PORT d[7] (2021:2021:2021) (2348:2348:2348))
        (PORT d[8] (2660:2660:2660) (3097:3097:3097))
        (PORT d[9] (3143:3143:3143) (3628:3628:3628))
        (PORT d[10] (2094:2094:2094) (2455:2455:2455))
        (PORT d[11] (1939:1939:1939) (2245:2245:2245))
        (PORT d[12] (1510:1510:1510) (1740:1740:1740))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1856:1856:1856) (2112:2112:2112))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2374:2374:2374) (2398:2398:2398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2609:2609:2609))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2641:2641:2641))
        (PORT d[1] (3149:3149:3149) (3583:3583:3583))
        (PORT d[2] (2084:2084:2084) (2419:2419:2419))
        (PORT d[3] (3051:3051:3051) (3510:3510:3510))
        (PORT d[4] (2434:2434:2434) (2811:2811:2811))
        (PORT d[5] (1874:1874:1874) (2195:2195:2195))
        (PORT d[6] (1707:1707:1707) (2010:2010:2010))
        (PORT d[7] (2887:2887:2887) (3316:3316:3316))
        (PORT d[8] (2846:2846:2846) (3282:3282:3282))
        (PORT d[9] (2619:2619:2619) (3062:3062:3062))
        (PORT d[10] (2556:2556:2556) (3006:3006:3006))
        (PORT d[11] (2521:2521:2521) (2990:2990:2990))
        (PORT d[12] (3453:3453:3453) (4067:4067:4067))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1493:1493:1493))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2375:2375:2375) (2399:2399:2399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1687:1687:1687))
        (PORT datab (855:855:855) (1023:1023:1023))
        (PORT datac (1477:1477:1477) (1700:1700:1700))
        (PORT datad (654:654:654) (749:749:749))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (853:853:853))
        (PORT datab (380:380:380) (448:448:448))
        (PORT datac (709:709:709) (791:791:791))
        (PORT datad (267:267:267) (306:306:306))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (2180:2180:2180))
        (PORT datab (341:341:341) (404:404:404))
        (PORT datac (324:324:324) (379:379:379))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (654:654:654) (770:770:770))
        (PORT datac (331:331:331) (390:390:390))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (643:643:643) (753:753:753))
        (PORT datac (174:174:174) (211:211:211))
        (PORT datad (774:774:774) (903:903:903))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1059:1059:1059) (1167:1167:1167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (540:540:540))
        (PORT datac (663:663:663) (778:778:778))
        (PORT datad (721:721:721) (845:845:845))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT asdata (513:513:513) (566:566:566))
        (PORT ena (650:650:650) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (460:460:460))
        (PORT datab (609:609:609) (705:705:705))
        (PORT datac (949:949:949) (1100:1100:1100))
        (PORT datad (713:713:713) (847:847:847))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (618:618:618) (668:668:668))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1191:1191:1191))
        (PORT datab (953:953:953) (1111:1111:1111))
        (PORT datac (889:889:889) (1024:1024:1024))
        (PORT datad (1040:1040:1040) (1201:1201:1201))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (475:475:475))
        (PORT datab (609:609:609) (713:713:713))
        (PORT datac (206:206:206) (262:262:262))
        (PORT datad (359:359:359) (428:428:428))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (473:473:473))
        (PORT datab (128:128:128) (176:176:176))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (483:483:483))
        (PORT datab (370:370:370) (438:438:438))
        (PORT datad (167:167:167) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (402:402:402))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (266:266:266) (305:305:305))
        (PORT datad (237:237:237) (294:294:294))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (1078:1078:1078))
        (PORT datab (469:469:469) (541:541:541))
        (PORT datac (481:481:481) (557:557:557))
        (PORT datad (351:351:351) (410:410:410))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (794:794:794) (928:928:928))
        (PORT datac (619:619:619) (721:721:721))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1059:1059:1059) (1167:1167:1167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (513:513:513) (621:621:621))
        (PORT datab (234:234:234) (292:292:292))
        (PORT datac (519:519:519) (599:599:599))
        (PORT datad (423:423:423) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (731:731:731) (788:788:788))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (1050:1050:1050))
        (PORT datab (485:485:485) (576:576:576))
        (PORT datac (513:513:513) (590:590:590))
        (PORT datad (715:715:715) (846:846:846))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (913:913:913) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (854:854:854))
        (PORT datab (218:218:218) (277:277:277))
        (PORT datac (359:359:359) (429:429:429))
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (265:265:265) (301:301:301))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1130:1130:1130) (1280:1280:1280))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (493:493:493))
        (PORT datab (484:484:484) (575:575:575))
        (PORT datac (512:512:512) (590:590:590))
        (PORT datad (465:465:465) (546:546:546))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1217:1217:1217) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (765:765:765) (823:823:823))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (452:452:452))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (192:192:192) (246:246:246))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (521:521:521))
        (PORT datab (361:361:361) (444:444:444))
        (PORT datac (303:303:303) (355:355:355))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (360:360:360) (426:426:426))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (321:321:321))
        (PORT datac (400:400:400) (479:479:479))
        (PORT datad (384:384:384) (460:460:460))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (322:322:322))
        (PORT datac (400:400:400) (478:478:478))
        (PORT datad (384:384:384) (460:460:460))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (468:468:468))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (117:117:117) (146:146:146))
        (PORT datad (117:117:117) (142:142:142))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (856:856:856))
        (PORT datab (378:378:378) (444:444:444))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (558:558:558) (647:647:647))
        (PORT datac (283:283:283) (329:329:329))
        (PORT datad (297:297:297) (343:343:343))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~24)
    (DELAY
      (ABSOLUTE
        (PORT datac (318:318:318) (375:375:375))
        (PORT datad (641:641:641) (763:763:763))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1434:1434:1434) (1392:1392:1392))
        (PORT asdata (460:460:460) (503:503:503))
        (PORT ena (513:513:513) (545:545:545))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (834:834:834))
        (PORT datab (683:683:683) (808:808:808))
        (PORT datac (509:509:509) (608:608:608))
        (PORT datad (492:492:492) (574:574:574))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1021:1021:1021) (1125:1125:1125))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (837:837:837))
        (PORT datab (505:505:505) (593:593:593))
        (PORT datac (606:606:606) (707:707:707))
        (PORT datad (503:503:503) (594:594:594))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1227:1227:1227) (1205:1205:1205))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (763:763:763) (826:826:826))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (863:863:863))
        (PORT datab (128:128:128) (175:175:175))
        (PORT datac (116:116:116) (158:158:158))
        (PORT datad (505:505:505) (593:593:593))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (617:617:617))
        (PORT datab (510:510:510) (599:599:599))
        (PORT datac (902:902:902) (1041:1041:1041))
        (PORT datad (678:678:678) (802:802:802))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT asdata (463:463:463) (503:503:503))
        (PORT ena (614:614:614) (648:648:648))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (179:179:179))
        (PORT datab (654:654:654) (764:764:764))
        (PORT datac (444:444:444) (510:510:510))
        (PORT datad (486:486:486) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (643:643:643))
        (PORT datab (382:382:382) (446:446:446))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (368:368:368) (446:446:446))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (584:584:584))
        (PORT datab (367:367:367) (430:430:430))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (391:391:391))
        (PORT datab (191:191:191) (231:231:231))
        (PORT datac (296:296:296) (340:340:340))
        (PORT datad (323:323:323) (369:369:369))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (578:578:578) (664:664:664))
        (PORT datac (596:596:596) (689:689:689))
        (PORT datad (537:537:537) (637:637:637))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (370:370:370))
        (PORT datab (807:807:807) (941:941:941))
        (PORT datac (678:678:678) (798:798:798))
        (PORT datad (352:352:352) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (584:584:584))
        (PORT datab (616:616:616) (726:726:726))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1206:1206:1206))
        (PORT asdata (407:407:407) (449:449:449))
        (PORT ena (681:681:681) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (994:994:994))
        (PORT datab (479:479:479) (571:571:571))
        (PORT datac (574:574:574) (681:681:681))
        (PORT datad (450:450:450) (517:517:517))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (633:633:633) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (780:780:780))
        (PORT datab (480:480:480) (572:572:572))
        (PORT datac (784:784:784) (918:918:918))
        (PORT datad (449:449:449) (516:516:516))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1197:1197:1197))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1328:1328:1328) (1470:1470:1470))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (455:455:455))
        (PORT datab (650:650:650) (761:761:761))
        (PORT datac (462:462:462) (539:539:539))
        (PORT datad (547:547:547) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (180:180:180))
        (PORT datab (452:452:452) (536:536:536))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (548:548:548) (648:648:648))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (917:917:917))
        (PORT datab (240:240:240) (304:304:304))
        (PORT datac (433:433:433) (516:516:516))
        (PORT datad (366:366:366) (448:448:448))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (861:861:861) (997:997:997))
        (PORT datab (133:133:133) (167:167:167))
        (PORT datac (119:119:119) (148:148:148))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (253:253:253))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (331:331:331) (388:388:388))
        (PORT datad (488:488:488) (561:561:561))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (681:681:681))
        (PORT datab (628:628:628) (747:747:747))
        (PORT datad (366:366:366) (436:436:436))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1205:1205:1205))
        (PORT asdata (282:282:282) (303:303:303))
        (PORT ena (677:677:677) (745:745:745))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (193:193:193))
        (PORT datab (892:892:892) (1028:1028:1028))
        (PORT datad (602:602:602) (705:705:705))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (762:762:762))
        (PORT datab (307:307:307) (358:358:358))
        (PORT datac (364:364:364) (447:447:447))
        (PORT datad (741:741:741) (861:861:861))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (537:537:537))
        (PORT datab (369:369:369) (434:434:434))
        (PORT datac (677:677:677) (796:796:796))
        (PORT datad (418:418:418) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (418:418:418))
        (PORT datab (365:365:365) (425:425:425))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (656:656:656))
        (PORT datab (198:198:198) (240:240:240))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (499:499:499) (564:564:564))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (912:912:912) (1052:1052:1052))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1424:1424:1424) (1390:1390:1390))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (669:669:669) (733:733:733))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[11\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (537:537:537) (653:653:653))
        (PORT datac (412:412:412) (495:495:495))
        (PORT datad (566:566:566) (637:637:637))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1199:1199:1199))
        (PORT asdata (688:688:688) (764:764:764))
        (PORT ena (650:650:650) (705:705:705))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1195:1195:1195))
        (PORT asdata (291:291:291) (309:309:309))
        (PORT ena (1385:1385:1385) (1582:1582:1582))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (612:612:612) (732:732:732))
        (PORT datad (869:869:869) (1018:1018:1018))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1048:1048:1048))
        (PORT datab (598:598:598) (713:713:713))
        (PORT datac (504:504:504) (616:616:616))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (886:886:886) (1047:1047:1047))
        (PORT datab (371:371:371) (434:434:434))
        (PORT datac (381:381:381) (456:456:456))
        (PORT datad (327:327:327) (380:380:380))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (312:312:312) (363:363:363))
        (PORT datac (506:506:506) (585:585:585))
        (PORT datad (736:736:736) (863:863:863))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (227:227:227))
        (PORT datac (635:635:635) (745:745:745))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (876:876:876))
        (PORT datab (198:198:198) (240:240:240))
        (PORT datac (636:636:636) (746:746:746))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (593:593:593))
        (PORT datab (756:756:756) (889:889:889))
        (PORT datac (172:172:172) (198:198:198))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (960:960:960))
        (PORT datab (867:867:867) (1008:1008:1008))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1450:1450:1450) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (656:656:656) (702:702:702))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (326:326:326) (378:378:378))
        (PORT datad (542:542:542) (642:642:642))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[15\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (416:416:416))
        (PORT datab (558:558:558) (666:666:666))
        (PORT datac (603:603:603) (709:709:709))
        (PORT datad (323:323:323) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (932:932:932))
        (PORT datad (181:181:181) (208:208:208))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[16\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (792:792:792))
        (PORT datab (467:467:467) (549:549:549))
        (PORT datac (537:537:537) (603:603:603))
        (PORT datad (331:331:331) (386:386:386))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (152:152:152))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (316:316:316) (360:360:360))
        (PORT datad (290:290:290) (334:334:334))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (793:793:793))
        (PORT datac (429:429:429) (492:492:492))
        (PORT datad (321:321:321) (374:374:374))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[17\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (789:789:789))
        (PORT datab (436:436:436) (494:494:494))
        (PORT datac (413:413:413) (468:468:468))
        (PORT datad (638:638:638) (742:742:742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (107:107:107) (131:131:131))
        (PORT datad (117:117:117) (140:140:140))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (167:167:167))
        (PORT datab (137:137:137) (168:168:168))
        (PORT datac (189:189:189) (220:220:220))
        (PORT datad (188:188:188) (219:219:219))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1215:1215:1215))
        (PORT datab (358:358:358) (430:430:430))
        (PORT datac (418:418:418) (490:490:490))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (501:501:501))
        (PORT datab (178:178:178) (217:217:217))
        (PORT datac (420:420:420) (493:493:493))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (718:718:718) (820:820:820))
        (PORT datac (466:466:466) (540:540:540))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1440:1440:1440))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (571:571:571) (643:643:643))
        (PORT sclr (972:972:972) (1125:1125:1125))
        (PORT sload (1247:1247:1247) (1132:1132:1132))
        (PORT ena (819:819:819) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3602w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (465:465:465))
        (PORT datab (108:108:108) (138:138:138))
        (PORT datac (320:320:320) (362:362:362))
        (PORT datad (394:394:394) (470:470:470))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2543:2543:2543))
        (PORT datab (295:295:295) (339:339:339))
        (PORT datac (1370:1370:1370) (1588:1588:1588))
        (PORT datad (362:362:362) (418:418:418))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (748:748:748))
        (PORT datab (689:689:689) (822:822:822))
        (PORT datac (972:972:972) (1121:1121:1121))
        (PORT datad (341:341:341) (385:385:385))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (2000:2000:2000))
        (PORT datab (535:535:535) (620:620:620))
        (PORT datac (536:536:536) (593:593:593))
        (PORT datad (729:729:729) (840:840:840))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (932:932:932))
        (PORT datab (1025:1025:1025) (1219:1219:1219))
        (PORT datac (537:537:537) (616:616:616))
        (PORT datad (1199:1199:1199) (1387:1387:1387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3645w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (506:506:506))
        (PORT datab (561:561:561) (673:673:673))
        (PORT datac (337:337:337) (394:394:394))
        (PORT datad (390:390:390) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (249:249:249))
        (PORT datab (1389:1389:1389) (1612:1612:1612))
        (PORT datac (1166:1166:1166) (1326:1326:1326))
        (PORT datad (997:997:997) (1180:1180:1180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1599:1599:1599) (1906:1906:1906))
        (PORT datac (600:600:600) (696:696:696))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1394:1394:1394))
        (PORT datab (385:385:385) (447:447:447))
        (PORT datac (1370:1370:1370) (1588:1588:1588))
        (PORT datad (999:999:999) (1182:1182:1182))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3562w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (516:516:516))
        (PORT datab (570:570:570) (683:683:683))
        (PORT datac (498:498:498) (576:576:576))
        (PORT datad (346:346:346) (403:403:403))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1589:1589:1589) (1773:1773:1773))
        (PORT datab (1009:1009:1009) (1150:1150:1150))
        (PORT datac (1366:1366:1366) (1584:1584:1584))
        (PORT datad (1002:1002:1002) (1185:1185:1185))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1326:1326:1326))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (1507:1507:1507) (1791:1791:1791))
        (PORT datad (330:330:330) (382:382:382))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (412:412:412))
        (PORT datab (655:655:655) (771:771:771))
        (PORT datac (328:328:328) (390:390:390))
        (PORT datad (324:324:324) (375:375:375))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (529:529:529))
        (PORT datab (803:803:803) (933:933:933))
        (PORT datac (620:620:620) (722:722:722))
        (PORT datad (166:166:166) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1216:1216:1216) (1196:1196:1196))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1059:1059:1059) (1167:1167:1167))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (532:532:532))
        (PORT datac (126:126:126) (166:166:166))
        (PORT datad (365:365:365) (427:427:427))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (843:843:843))
        (PORT datab (814:814:814) (961:961:961))
        (PORT datac (676:676:676) (799:799:799))
        (PORT datad (786:786:786) (905:905:905))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|RD_MI\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|RD_MI)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (520:520:520) (578:578:578))
        (PORT sclr (825:825:825) (961:961:961))
        (PORT sload (769:769:769) (861:861:861))
        (PORT ena (890:890:890) (961:961:961))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|re_flag\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (216:216:216))
        (PORT datad (351:351:351) (422:422:422))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|re_flag)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (219:219:219))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (177:177:177) (212:212:212))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|we_flag\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (735:735:735))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|we_flag)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (209:209:209) (261:261:261))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_we\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (404:404:404) (473:473:473))
        (PORT ena (506:506:506) (548:548:548))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT asdata (911:911:911) (1043:1043:1043))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT asdata (296:296:296) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT asdata (663:663:663) (749:749:749))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (894:894:894))
        (PORT datab (495:495:495) (590:590:590))
        (PORT datad (116:116:116) (153:153:153))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (670:670:670) (757:757:757))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT asdata (295:295:295) (335:335:335))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (303:303:303))
        (PORT datab (210:210:210) (251:251:251))
        (PORT datad (670:670:670) (757:757:757))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (577:577:577) (663:663:663))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1219:1219:1219))
        (PORT asdata (476:476:476) (536:536:536))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (594:594:594) (686:686:686))
        (PORT datad (109:109:109) (128:128:128))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (191:191:191) (224:224:224))
        (PORT datad (185:185:185) (217:217:217))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT asdata (993:993:993) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (1002:1002:1002))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datad (860:860:860) (1025:1025:1025))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (295:295:295) (343:343:343))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (508:508:508) (595:595:595))
        (PORT datad (295:295:295) (343:343:343))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT asdata (611:611:611) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT asdata (297:297:297) (337:337:337))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT asdata (1107:1107:1107) (1241:1241:1241))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (117:117:117) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (526:526:526))
        (PORT datab (1295:1295:1295) (1511:1511:1511))
        (PORT datad (117:117:117) (153:153:153))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (581:581:581))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|prev_addr_a1\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT asdata (295:295:295) (334:334:334))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (890:890:890))
        (PORT datab (608:608:608) (720:720:720))
        (PORT datad (360:360:360) (433:433:433))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (343:343:343) (402:402:402))
        (PORT datac (321:321:321) (379:379:379))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|addrs_change_flag_re\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (216:216:216))
        (PORT datad (419:419:419) (476:476:476))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|addrs_change_flag_re)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|d_ready_we\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (289:289:289))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (129:129:129) (176:176:176))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|d_ready_we\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (222:222:222))
        (PORT datab (144:144:144) (197:197:197))
        (PORT datac (175:175:175) (210:210:210))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|d_ready_we)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|addrs_change_flag_we\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (156:156:156) (209:209:209))
        (PORT datad (421:421:421) (478:478:478))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|addrs_change_flag_we)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (136:136:136) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (200:200:200))
        (PORT datab (142:142:142) (195:195:195))
        (PORT datac (146:146:146) (196:196:196))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[4\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (218:218:218))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datac (182:182:182) (221:221:221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|delay_temp_re\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1199:1199:1199) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (391:391:391) (452:452:452))
        (PORT ena (491:491:491) (524:524:524))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|d_ready_re\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (270:270:270))
        (PORT datab (140:140:140) (193:193:193))
        (PORT datac (180:180:180) (219:219:219))
        (PORT datad (179:179:179) (213:213:213))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|d_ready_re\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (138:138:138) (190:190:190))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|d_ready_re)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (316:316:316))
        (PORT datab (450:450:450) (530:530:530))
        (PORT datad (450:450:450) (520:520:520))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|d_ready_reg_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (536:536:536))
        (PORT datab (374:374:374) (449:449:449))
        (PORT datad (421:421:421) (483:483:483))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|d_ready_reg_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (483:483:483) (579:579:579))
        (PORT datac (115:115:115) (156:156:156))
        (PORT datad (675:675:675) (776:776:776))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (442:442:442))
        (PORT datab (727:727:727) (820:820:820))
        (PORT datac (336:336:336) (388:388:388))
        (PORT datad (355:355:355) (407:407:407))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (1192:1192:1192) (1349:1349:1349))
        (PORT datac (684:684:684) (771:771:771))
        (PORT datad (301:301:301) (336:336:336))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (296:296:296) (327:327:327))
        (PORT datad (196:196:196) (224:224:224))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (1104:1104:1104))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (170:170:170) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (168:168:168))
        (PORT datab (107:107:107) (136:136:136))
        (PORT datac (398:398:398) (459:459:459))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1440:1440:1440))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (821:821:821) (969:969:969))
        (PORT datad (679:679:679) (800:800:800))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (468:468:468) (562:562:562))
        (PORT datad (619:619:619) (724:724:724))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (175:175:175) (213:213:213))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (611:611:611))
        (PORT datab (160:160:160) (214:214:214))
        (PORT datac (571:571:571) (659:659:659))
        (PORT datad (885:885:885) (1012:1012:1012))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (168:168:168) (229:229:229))
        (PORT datad (346:346:346) (408:408:408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (683:683:683))
        (PORT datab (346:346:346) (418:418:418))
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (682:682:682))
        (PORT datac (496:496:496) (587:587:587))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (442:442:442))
        (PORT datab (346:346:346) (418:418:418))
        (PORT datac (120:120:120) (143:143:143))
        (PORT datad (145:145:145) (190:190:190))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[17\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (429:429:429) (493:493:493))
        (PORT datad (659:659:659) (766:766:766))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (355:355:355))
        (PORT datab (714:714:714) (824:824:824))
        (PORT datac (349:349:349) (394:394:394))
        (PORT datad (286:286:286) (323:323:323))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (833:833:833))
        (PORT datab (365:365:365) (420:420:420))
        (PORT datac (329:329:329) (388:388:388))
        (PORT datad (416:416:416) (466:466:466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (403:403:403))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (115:115:115) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (118:118:118) (141:141:141))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (165:165:165) (226:226:226))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1177:1177:1177) (1331:1331:1331))
        (PORT datad (178:178:178) (205:205:205))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (338:338:338))
        (PORT datab (529:529:529) (589:589:589))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1440:1440:1440))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (369:369:369) (443:443:443))
        (PORT datac (430:430:430) (504:504:504))
        (PORT datad (453:453:453) (524:524:524))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (587:587:587))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (321:321:321) (369:369:369))
        (PORT datad (406:406:406) (463:463:463))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (835:835:835))
        (PORT datab (818:818:818) (966:966:966))
        (PORT datac (462:462:462) (541:541:541))
        (PORT datad (784:784:784) (903:903:903))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (583:583:583))
        (PORT datac (314:314:314) (363:363:363))
        (PORT datad (408:408:408) (464:464:464))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (170:170:170) (223:223:223))
        (PORT datac (492:492:492) (569:569:569))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (428:428:428))
        (PORT datab (465:465:465) (547:547:547))
        (PORT datac (433:433:433) (507:507:507))
        (PORT datad (228:228:228) (290:290:290))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLR_PC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (255:255:255))
        (PORT datab (794:794:794) (927:927:927))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLR_PC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (439:439:439))
        (PORT datab (623:623:623) (740:740:740))
        (PORT datac (161:161:161) (195:195:195))
        (PORT datad (708:708:708) (840:840:840))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (623:623:623) (741:741:741))
        (PORT datac (480:480:480) (555:555:555))
        (PORT datad (709:709:709) (841:841:841))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1219:1219:1219) (1198:1198:1198))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (268:268:268))
        (PORT datab (171:171:171) (225:225:225))
        (PORT datac (468:468:468) (535:535:535))
        (PORT datad (100:100:100) (121:121:121))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (451:451:451) (531:531:531))
        (PORT datad (447:447:447) (517:517:517))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (122:122:122) (152:152:152))
        (PORT datac (296:296:296) (337:337:337))
        (PORT datad (225:225:225) (286:286:286))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|BMUX\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (328:328:328) (397:397:397))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LD_IR_PC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (585:585:585))
        (PORT datab (454:454:454) (526:526:526))
        (PORT datad (617:617:617) (722:722:722))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LD_IR_PC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (182:182:182))
        (PORT datab (170:170:170) (223:223:223))
        (PORT datac (480:480:480) (556:556:556))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (164:164:164))
        (PORT datac (187:187:187) (218:218:218))
        (PORT datad (122:122:122) (142:142:142))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (224:224:224))
        (PORT datab (177:177:177) (216:216:216))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (187:187:187) (218:218:218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (233:233:233))
        (PORT datab (718:718:718) (819:819:819))
        (PORT datac (466:466:466) (541:541:541))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1407:1407:1407) (1440:1440:1440))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (961:961:961))
        (PORT datad (690:690:690) (813:813:813))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|END_FLAG)
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (457:457:457) (494:494:494))
        (PORT sclr (926:926:926) (867:867:867))
        (PORT sload (1111:1111:1111) (1004:1004:1004))
        (PORT ena (916:916:916) (1006:1006:1006))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2564:2564:2564))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_CHECK_RX)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (132:132:132) (166:166:166))
        (PORT datac (310:310:310) (369:369:369))
        (PORT datad (215:215:215) (268:268:268))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (487:487:487))
        (PORT datab (575:575:575) (689:689:689))
        (PORT datac (146:146:146) (197:197:197))
        (PORT datad (162:162:162) (189:189:189))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (413:413:413))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_CHECK_RX)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (216:216:216) (275:275:275))
        (PORT datac (153:153:153) (202:202:202))
        (PORT datad (560:560:560) (668:668:668))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (353:353:353))
        (PORT datab (2242:2242:2242) (2544:2544:2544))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|rx_rdy_clr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|rdy\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (151:151:151))
        (PORT datab (384:384:384) (461:461:461))
        (PORT datad (190:190:190) (217:217:217))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|rdy)
    (DELAY
      (ABSOLUTE
        (PORT clk (1194:1194:1194) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (219:219:219))
        (PORT datab (164:164:164) (220:220:220))
        (PORT datad (475:475:475) (559:559:559))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (159:159:159) (214:214:214))
        (PORT datac (364:364:364) (441:441:441))
        (PORT datad (144:144:144) (187:187:187))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (237:237:237))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (274:274:274) (311:311:311))
        (PORT datad (166:166:166) (194:194:194))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (477:477:477))
        (PORT datab (398:398:398) (485:485:485))
        (PORT datac (357:357:357) (427:427:427))
        (PORT datad (140:140:140) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (184:184:184))
        (PORT datab (320:320:320) (385:385:385))
        (PORT datad (327:327:327) (394:394:394))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (653:653:653) (737:737:737))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (817:817:817) (927:927:927))
        (PORT ena (494:494:494) (530:530:530))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (397:397:397))
        (PORT datab (333:333:333) (405:405:405))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (231:231:231))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (403:403:403))
        (PORT datab (356:356:356) (423:423:423))
        (PORT datac (168:168:168) (202:202:202))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (533:533:533) (636:636:636))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (537:537:537) (604:604:604))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (437:437:437))
        (PORT datab (359:359:359) (432:432:432))
        (PORT datac (312:312:312) (369:369:369))
        (PORT datad (351:351:351) (409:409:409))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (213:213:213))
        (PORT datab (219:219:219) (273:273:273))
        (PORT datac (162:162:162) (195:195:195))
        (PORT datad (284:284:284) (324:324:324))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (237:237:237))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (2233:2233:2233) (2539:2539:2539))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|mode\.CMD_DEC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datad (146:146:146) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (386:386:386) (470:470:470))
        (PORT datac (291:291:291) (331:331:331))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (487:487:487))
        (PORT datad (138:138:138) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[3\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1219:1219:1219))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (551:551:551) (637:637:637))
        (PORT ena (645:645:645) (700:700:700))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[12\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (194:194:194))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[13\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[14\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[16\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[19\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[20\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (571:571:571) (661:661:661))
        (PORT ena (668:668:668) (725:725:725))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (413:413:413))
        (PORT datad (384:384:384) (461:461:461))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (685:685:685) (779:779:779))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (239:239:239) (298:298:298))
        (PORT datad (208:208:208) (256:256:256))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (700:700:700) (790:790:790))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (234:234:234) (291:291:291))
        (PORT datad (312:312:312) (369:369:369))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1218:1218:1218))
        (PORT asdata (658:658:658) (738:738:738))
        (PORT ena (496:496:496) (534:534:534))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (243:243:243) (305:305:305))
        (PORT datad (319:319:319) (384:384:384))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (223:223:223))
        (PORT datab (179:179:179) (218:218:218))
        (PORT datac (178:178:178) (215:215:215))
        (PORT datad (294:294:294) (338:338:338))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (399:399:399) (478:478:478))
        (PORT datad (483:483:483) (563:563:563))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (514:514:514) (586:586:586))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (401:401:401) (486:486:486))
        (PORT datad (372:372:372) (448:448:448))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (519:519:519) (588:588:588))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (405:405:405) (493:493:493))
        (PORT datad (637:637:637) (747:747:747))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (483:483:483) (535:535:535))
        (PORT ena (492:492:492) (528:528:528))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (412:412:412) (499:499:499))
        (PORT datad (493:493:493) (583:583:583))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (399:399:399))
        (PORT datab (549:549:549) (654:654:654))
        (PORT datac (325:325:325) (376:376:376))
        (PORT datad (162:162:162) (191:191:191))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (426:426:426))
        (PORT datab (116:116:116) (150:150:150))
        (PORT datac (205:205:205) (252:252:252))
        (PORT datad (137:137:137) (178:178:178))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (379:379:379) (450:450:450))
        (PORT datad (484:484:484) (572:572:572))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_BUSY)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (362:362:362) (426:426:426))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector81\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (224:224:224))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datad (187:187:187) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_wr_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (191:191:191))
        (PORT datab (150:150:150) (205:205:205))
        (PORT datad (345:345:345) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (196:196:196))
        (PORT datab (154:154:154) (206:206:206))
        (PORT datac (192:192:192) (236:236:236))
        (PORT datad (147:147:147) (192:192:192))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (191:191:191))
        (PORT datab (165:165:165) (220:220:220))
        (PORT datac (190:190:190) (233:233:233))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (150:150:150) (203:203:203))
        (PORT datad (344:344:344) (412:412:412))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (190:190:190))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (108:108:108) (128:128:128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_START)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (196:196:196))
        (PORT datab (144:144:144) (199:199:199))
        (PORT datac (90:90:90) (110:110:110))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (192:192:192))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (230:230:230))
        (PORT datab (139:139:139) (177:177:177))
        (PORT datac (161:161:161) (194:194:194))
        (PORT datad (195:195:195) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (236:236:236))
        (PORT datab (145:145:145) (184:184:184))
        (PORT datac (161:161:161) (188:188:188))
        (PORT datad (200:200:200) (243:243:243))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (272:272:272))
        (PORT datab (217:217:217) (273:273:273))
        (PORT datac (200:200:200) (248:248:248))
        (PORT datad (213:213:213) (261:261:261))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (169:169:169) (230:230:230))
        (PORT datab (138:138:138) (176:176:176))
        (PORT datac (162:162:162) (191:191:191))
        (PORT datad (194:194:194) (237:237:237))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (120:120:120) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (237:237:237))
        (PORT datab (146:146:146) (185:185:185))
        (PORT datac (161:161:161) (188:188:188))
        (PORT datad (201:201:201) (244:244:244))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (139:139:139) (178:178:178))
        (PORT datad (195:195:195) (238:238:238))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (270:270:270))
        (PORT datac (197:197:197) (242:242:242))
        (PORT datad (211:211:211) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (144:144:144) (193:193:193))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (231:231:231))
        (PORT datab (140:140:140) (179:179:179))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (195:195:195) (238:238:238))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (235:235:235))
        (PORT datab (215:215:215) (270:270:270))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (201:201:201) (246:246:246))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (155:155:155))
        (PORT datab (162:162:162) (216:216:216))
        (PORT datac (191:191:191) (235:235:235))
        (PORT datad (131:131:131) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (298:298:298))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (183:183:183) (223:223:223))
        (PORT datad (227:227:227) (279:279:279))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (214:214:214))
        (PORT datac (138:138:138) (188:188:188))
        (PORT datad (126:126:126) (167:167:167))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (197:197:197))
        (PORT datab (211:211:211) (256:256:256))
        (PORT datad (146:146:146) (191:191:191))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (196:196:196))
        (PORT datab (160:160:160) (215:215:215))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (380:380:380))
        (PORT datab (149:149:149) (204:204:204))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (138:138:138) (180:180:180))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (465:465:465) (519:519:519))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (309:309:309) (351:351:351))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (389:389:389) (456:456:456))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (325:325:325) (377:377:377))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1387:1387:1387))
        (PORT datab (647:647:647) (770:770:770))
        (PORT datac (689:689:689) (772:772:772))
        (PORT datad (1248:1248:1248) (1477:1477:1477))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (542:542:542) (651:651:651))
        (PORT datac (661:661:661) (773:773:773))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (310:310:310) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT asdata (645:645:645) (731:731:731))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (179:179:179) (243:243:243))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (1150:1150:1150) (1377:1377:1377))
        (PORT datac (1042:1042:1042) (1172:1172:1172))
        (PORT datad (458:458:458) (523:523:523))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1406:1406:1406))
        (PORT datab (909:909:909) (1063:1063:1063))
        (PORT datac (1136:1136:1136) (1356:1356:1356))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (889:889:889))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (912:912:912) (1072:1072:1072))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (792:792:792))
        (PORT datab (1167:1167:1167) (1351:1351:1351))
        (PORT datac (1418:1418:1418) (1678:1678:1678))
        (PORT datad (1222:1222:1222) (1376:1376:1376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3489w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (153:153:153))
        (PORT datab (392:392:392) (469:469:469))
        (PORT datac (370:370:370) (441:441:441))
        (PORT datad (308:308:308) (351:351:351))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1219:1219:1219))
        (PORT datab (1169:1169:1169) (1353:1353:1353))
        (PORT datac (1417:1417:1417) (1676:1676:1676))
        (PORT datad (1220:1220:1220) (1407:1407:1407))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (485:485:485))
        (PORT datab (440:440:440) (511:511:511))
        (PORT datac (1294:1294:1294) (1533:1533:1533))
        (PORT datad (438:438:438) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (130:130:130) (163:163:163))
        (PORT datac (960:960:960) (1102:1102:1102))
        (PORT datad (619:619:619) (713:713:713))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1214:1214:1214))
        (PORT datab (1064:1064:1064) (1272:1272:1272))
        (PORT datac (941:941:941) (1133:1133:1133))
        (PORT datad (981:981:981) (1126:1126:1126))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1171:1171:1171) (1326:1326:1326))
        (PORT datab (1063:1063:1063) (1271:1271:1271))
        (PORT datac (941:941:941) (1133:1133:1133))
        (PORT datad (831:831:831) (921:921:921))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (828:828:828) (982:982:982))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector74\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (441:441:441))
        (PORT datab (337:337:337) (401:401:401))
        (PORT datac (274:274:274) (312:312:312))
        (PORT datad (672:672:672) (770:770:770))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector74\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (596:596:596))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (454:454:454) (556:556:556))
        (PORT datad (238:238:238) (302:302:302))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ser_data_in\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (361:361:361) (425:425:425))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT asdata (524:524:524) (589:589:589))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1212:1212:1212))
        (PORT asdata (514:514:514) (582:582:582))
        (PORT ena (423:423:423) (450:450:450))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1417:1417:1417))
        (PORT datab (1542:1542:1542) (1801:1801:1801))
        (PORT datac (700:700:700) (799:799:799))
        (PORT datad (1249:1249:1249) (1478:1478:1478))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (829:829:829) (967:967:967))
        (PORT datad (513:513:513) (613:613:613))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1325:1325:1325))
        (PORT datab (1077:1077:1077) (1226:1226:1226))
        (PORT datac (873:873:873) (1050:1050:1050))
        (PORT datad (888:888:888) (1061:1061:1061))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (1346:1346:1346) (1596:1596:1596))
        (PORT datad (714:714:714) (846:846:846))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1256:1256:1256))
        (PORT datab (1065:1065:1065) (1273:1273:1273))
        (PORT datac (625:625:625) (711:711:711))
        (PORT datad (523:523:523) (598:598:598))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1352:1352:1352))
        (PORT datab (531:531:531) (607:607:607))
        (PORT datac (874:874:874) (1051:1051:1051))
        (PORT datad (887:887:887) (1060:1060:1060))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (1189:1189:1189))
        (PORT datab (354:354:354) (418:418:418))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (953:953:953) (1119:1119:1119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (416:416:416))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (863:863:863) (994:994:994))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1509:1509:1509))
        (PORT datab (1065:1065:1065) (1274:1274:1274))
        (PORT datac (938:938:938) (1129:1129:1129))
        (PORT datad (980:980:980) (1088:1088:1088))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (409:409:409))
        (PORT datab (103:103:103) (130:130:130))
        (PORT datac (318:318:318) (371:371:371))
        (PORT datad (953:953:953) (1118:1118:1118))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector73\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (182:182:182) (247:247:247))
        (PORT datac (386:386:386) (432:432:432))
        (PORT datad (591:591:591) (667:667:667))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector73\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (322:322:322))
        (PORT datab (469:469:469) (571:571:571))
        (PORT datac (262:262:262) (301:301:301))
        (PORT datad (515:515:515) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT asdata (539:539:539) (614:614:614))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1452:1452:1452))
        (PORT datab (1289:1289:1289) (1462:1462:1462))
        (PORT datac (1217:1217:1217) (1431:1431:1431))
        (PORT datad (1576:1576:1576) (1881:1881:1881))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1287:1287:1287) (1417:1417:1417))
        (PORT datab (1112:1112:1112) (1254:1254:1254))
        (PORT datac (867:867:867) (1040:1040:1040))
        (PORT datad (883:883:883) (1057:1057:1057))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1416:1416:1416))
        (PORT datab (892:892:892) (1071:1071:1071))
        (PORT datac (1890:1890:1890) (2173:2173:2173))
        (PORT datad (887:887:887) (1060:1060:1060))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (410:410:410))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (1001:1001:1001) (1167:1167:1167))
        (PORT datad (954:954:954) (1120:1120:1120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (1018:1018:1018))
        (PORT datab (503:503:503) (572:572:572))
        (PORT datac (176:176:176) (210:210:210))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (838:838:838))
        (PORT datab (1011:1011:1011) (1137:1137:1137))
        (PORT datac (875:875:875) (1052:1052:1052))
        (PORT datad (887:887:887) (1059:1059:1059))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (412:412:412))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (954:954:954) (1120:1120:1120))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (982:982:982))
        (PORT datab (1109:1109:1109) (1322:1322:1322))
        (PORT datac (1338:1338:1338) (1457:1457:1457))
        (PORT datad (1012:1012:1012) (1128:1128:1128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (510:510:510) (606:606:606))
        (PORT datad (850:850:850) (994:994:994))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector75\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (515:515:515) (616:616:616))
        (PORT datac (502:502:502) (575:575:575))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector75\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (330:330:330))
        (PORT datab (475:475:475) (578:578:578))
        (PORT datac (510:510:510) (579:579:579))
        (PORT datad (307:307:307) (355:355:355))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (338:338:338) (404:404:404))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector76\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (476:476:476) (579:579:579))
        (PORT datac (518:518:518) (587:587:587))
        (PORT datad (239:239:239) (303:303:303))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (455:455:455))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT asdata (524:524:524) (593:593:593))
        (PORT ena (491:491:491) (515:515:515))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (215:215:215))
        (PORT datab (244:244:244) (302:302:302))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (212:212:212))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (142:142:142) (192:192:192))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (219:219:219))
        (PORT datab (131:131:131) (178:178:178))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (243:243:243) (300:300:300))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (128:128:128) (169:169:169))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (195:195:195))
        (PORT datab (145:145:145) (200:200:200))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|tx)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|led_rx\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (485:485:485))
        (PORT datab (163:163:163) (220:220:220))
        (PORT datac (146:146:146) (195:195:195))
        (PORT datad (555:555:555) (662:662:662))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|led_rx\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (351:351:351))
        (PORT datab (2240:2240:2240) (2542:2542:2542))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|led_rx)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector72\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (2247:2247:2247) (2555:2555:2555))
        (PORT datad (195:195:195) (245:245:245))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|led_tx)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
