// Seed: 756329574
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_7;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output wor id_2,
    output tri0 id_3,
    output supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input tri id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wire id_15
);
  logic id_17 = -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
