Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Dec 18 22:24:44 2025
| Host         : DESKTOP-2CVGOV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  16          
SYNTH-9    Warning   Small multiplier                            8           
TIMING-18  Warning   Missing input or output delay               25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.695        0.000                      0                 1635        0.056        0.000                      0                 1635        4.500        0.000                       0                   905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          0.695        0.000                      0                 1502        0.056        0.000                      0                 1502        4.500        0.000                       0                   882  
  vga_clk_gen       14.433        0.000                      0                   63        0.277        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         2.994        0.000                      0                   64        0.716        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.043        0.000                      0                    6        0.964        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 3.782ns (40.768%)  route 5.495ns (59.232%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.569     5.121    fsm0/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518     5.639 r  fsm0/selection_index_reg[1]/Q
                         net (fo=48, routed)          0.735     6.374    fsm0/selection_index[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.498 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.498    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.951     7.981    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.579 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.728     9.308    fsm0/selectbox_addr6[5]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.303     9.611 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.492    10.103    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.124    10.227 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.227    fsm0/selectbox_addr[6]_i_37_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.607 r  fsm0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.607    fsm0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.764 f  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=3, routed)           0.584    11.347    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.332    11.679 f  fsm0/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.340    12.019    ram_selectbox/rgb_reg[10]_i_15
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.143 f  ram_selectbox/rgb_reg[11]_i_18/O
                         net (fo=14, routed)          0.682    12.826    ram_selectbox/RAM_reg_0
    SLICE_X10Y7          LUT2 (Prop_lut2_I1_O)        0.117    12.943 r  ram_selectbox/rgb_reg[5]_i_6/O
                         net (fo=1, routed)           0.443    13.385    ram_coin100/rgb_reg_reg[5]_4
    SLICE_X13Y7          LUT6 (Prop_lut6_I4_O)        0.348    13.733 r  ram_coin100/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.540    14.274    ram_coin100/rgb_reg[5]_i_2_n_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I0_O)        0.124    14.398 r  ram_coin100/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.398    ram_coin100_n_9
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)        0.031    15.092    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 3.565ns (38.674%)  route 5.653ns (61.326%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.569     5.121    fsm0/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518     5.639 r  fsm0/selection_index_reg[1]/Q
                         net (fo=48, routed)          0.735     6.374    fsm0/selection_index[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.498 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.498    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.951     7.981    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.579 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.728     9.308    fsm0/selectbox_addr6[5]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.303     9.611 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.492    10.103    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.124    10.227 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.227    fsm0/selectbox_addr[6]_i_37_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.607 r  fsm0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.607    fsm0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.764 r  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=3, routed)           0.584    11.347    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.332    11.679 r  fsm0/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.340    12.019    ram_selectbox/rgb_reg[10]_i_15
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  ram_selectbox/rgb_reg[11]_i_18/O
                         net (fo=14, routed)          0.691    12.834    coin_sel0/rgb_reg_reg[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124    12.958 f  coin_sel0/rgb_reg[10]_i_15/O
                         net (fo=1, routed)           0.517    13.475    avail_disp0/ram10/rgb_reg_reg[4]_1
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.599 r  avail_disp0/ram10/rgb_reg[10]_i_5/O
                         net (fo=5, routed)           0.616    14.215    avail_disp0/ram100/rgb_reg_reg[4]_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.124    14.339 r  avail_disp0/ram100/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.339    avail_disp0_n_74
    SLICE_X15Y6          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X15Y6          FDRE (Setup_fdre_C_D)        0.032    15.094    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.339    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 dispensed_coins_reg[1][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp_change_disp0/coin_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 3.760ns (40.706%)  route 5.477ns (59.294%))
  Logic Levels:           12  (CARRY4=4 LUT2=2 LUT3=2 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.555     5.107    clk_IBUF_BUFG
    SLICE_X35Y18         FDCE                                         r  dispensed_coins_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  dispensed_coins_reg[1][6]/Q
                         net (fo=7, routed)           0.836     6.399    disp_change_disp0/font_rom/text_line_sel_reg[0]_2[6]
    SLICE_X35Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.523 r  disp_change_disp0/font_rom/text_line_sel[0]_i_6__0/O
                         net (fo=1, routed)           0.307     6.830    disp_change_disp0/font_rom/text_line_sel[0]_i_6__0_n_0
    SLICE_X33Y16         LUT5 (Prop_lut5_I4_O)        0.124     6.954 f  disp_change_disp0/font_rom/text_line_sel[0]_i_2__0/O
                         net (fo=5, routed)           1.079     8.033    disp_change_disp0/font_rom/dispensed_coins_reg[1][3]_0
    SLICE_X15Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.157 r  disp_change_disp0/font_rom/BRAM_PC_VGA_0_i_32__1/O
                         net (fo=70, routed)          1.035     9.192    disp_change_disp0/font_rom_n_4
    SLICE_X11Y16         LUT3 (Prop_lut3_I1_O)        0.124     9.316 r  disp_change_disp0/coin_addr[2]_i_49/O
                         net (fo=1, routed)           0.000     9.316    disp_change_disp0/coin_addr[2]_i_49_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.896 r  disp_change_disp0/coin_addr_reg[2]_i_25/O[2]
                         net (fo=3, routed)           0.520    10.416    disp_change_disp0/coin_addr_reg[2]_i_25_n_5
    SLICE_X10Y16         LUT2 (Prop_lut2_I1_O)        0.302    10.718 r  disp_change_disp0/coin_addr[2]_i_28/O
                         net (fo=1, routed)           0.000    10.718    disp_change_disp0/coin_addr[2]_i_28_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.098 r  disp_change_disp0/coin_addr_reg[2]_i_19/CO[3]
                         net (fo=1, routed)           0.000    11.098    disp_change_disp0/coin_addr_reg[2]_i_19_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.317 r  disp_change_disp0/coin_addr_reg[8]_i_68/O[0]
                         net (fo=2, routed)           0.734    12.051    disp_change_disp0/coin_addr_reg[8]_i_68_n_7
    SLICE_X9Y15          LUT4 (Prop_lut4_I2_O)        0.295    12.346 r  disp_change_disp0/coin_addr[8]_i_39__0/O
                         net (fo=1, routed)           0.000    12.346    disp_change_disp0/coin_addr[8]_i_39__0_n_0
    SLICE_X9Y15          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.926 r  disp_change_disp0/coin_addr_reg[8]_i_17__0/O[2]
                         net (fo=1, routed)           0.307    13.233    disp_change_disp0/coin_addr_reg[8]_i_17__0_n_5
    SLICE_X8Y14          LUT5 (Prop_lut5_I4_O)        0.302    13.535 r  disp_change_disp0/coin_addr[8]_i_6/O
                         net (fo=1, routed)           0.659    14.194    disp_change_disp0/coin_addr[8]_i_6_n_0
    SLICE_X8Y15          LUT3 (Prop_lut3_I2_O)        0.150    14.344 r  disp_change_disp0/coin_addr[8]_i_2/O
                         net (fo=1, routed)           0.000    14.344    disp_change_disp0/p_1_in[8]
    SLICE_X8Y15          FDRE                                         r  disp_change_disp0/coin_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.447    14.819    disp_change_disp0/clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  disp_change_disp0/coin_addr_reg[8]/C
                         clock pessimism              0.259    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.118    15.160    disp_change_disp0/coin_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 ram_anim_tea/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 3.426ns (38.015%)  route 5.586ns (61.985%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.614     5.165    ram_anim_tea/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  ram_anim_tea/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.619 f  ram_anim_tea/RAM_reg/DOADO[2]
                         net (fo=1, routed)           1.001     8.620    anim_manager0/rgb_reg[11]_i_152_0[2]
    SLICE_X49Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.744 f  anim_manager0/rgb_reg[2]_i_27/O
                         net (fo=2, routed)           0.873     9.617    anim_manager0/rgb_reg[2]_i_27_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.741 f  anim_manager0/rgb_reg[2]_i_17/O
                         net (fo=2, routed)           0.897    10.639    anim_manager0/rgb_reg[2]_i_17_n_0
    SLICE_X46Y9          LUT4 (Prop_lut4_I0_O)        0.124    10.763 f  anim_manager0/rgb_reg[10]_i_26/O
                         net (fo=1, routed)           0.663    11.426    anim_manager0/rgb_reg[10]_i_26_n_0
    SLICE_X46Y9          LUT5 (Prop_lut5_I2_O)        0.148    11.574 r  anim_manager0/rgb_reg[10]_i_12/O
                         net (fo=5, routed)           0.536    12.110    ram0/rgb_reg_reg[10]_0
    SLICE_X46Y7          LUT6 (Prop_lut6_I3_O)        0.328    12.438 f  ram0/rgb_reg[6]_i_4/O
                         net (fo=1, routed)           1.616    14.054    avail_disp0/ram100/rgb_reg_reg[6]_1
    SLICE_X11Y6          LUT6 (Prop_lut6_I4_O)        0.124    14.178 r  avail_disp0/ram100/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    14.178    avail_disp0_n_73
    SLICE_X11Y6          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.187    15.013    
                         clock uncertainty           -0.035    14.977    
    SLICE_X11Y6          FDRE (Setup_fdre_C_D)        0.029    15.006    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -14.178    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 pixel_x_core_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 1.711ns (18.684%)  route 7.447ns (81.316%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.565     5.117    clk_IBUF_BUFG
    SLICE_X28Y11         FDRE                                         r  pixel_x_core_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.456     5.573 f  pixel_x_core_reg[8]/Q
                         net (fo=55, routed)          1.925     7.498    ram_coin10/coin_addr[8]_i_5__0[7]
    SLICE_X14Y9          LUT5 (Prop_lut5_I1_O)        0.156     7.654 r  ram_coin10/coin_addr[8]_i_15__0/O
                         net (fo=2, routed)           0.667     8.321    ram_coin10/pixel_x_core_reg[9]
    SLICE_X11Y5          LUT5 (Prop_lut5_I0_O)        0.355     8.676 r  ram_coin10/coin_addr[8]_i_11__1/O
                         net (fo=12, routed)          0.732     9.408    ram_coin100/coin_addr_reg[8]_2
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124     9.532 r  ram_coin100/coin_addr[8]_i_3__0/O
                         net (fo=22, routed)          0.977    10.509    ram_coin100/pixel_y_core_reg[7]_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.124    10.633 f  ram_coin100/rgb_reg[10]_i_18/O
                         net (fo=3, routed)           0.741    11.374    ram_coin100/RAM_reg_8
    SLICE_X12Y5          LUT5 (Prop_lut5_I0_O)        0.124    11.498 f  ram_coin100/rgb_reg[11]_i_39/O
                         net (fo=1, routed)           0.795    12.293    ram_coin100/rgb_reg[11]_i_39_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I2_O)        0.124    12.417 r  ram_coin100/rgb_reg[11]_i_13/O
                         net (fo=12, routed)          0.646    13.063    coin_sel0/rgb_reg_reg[0]_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I2_O)        0.124    13.187 r  coin_sel0/rgb_reg[11]_i_7/O
                         net (fo=7, routed)           0.963    14.150    anim_manager0/rgb_reg_reg[7]
    SLICE_X14Y5          LUT6 (Prop_lut6_I2_O)        0.124    14.274 r  anim_manager0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.274    anim_manager0_n_0
    SLICE_X14Y5          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.259    15.084    
                         clock uncertainty           -0.035    15.048    
    SLICE_X14Y5          FDRE (Setup_fdre_C_D)        0.079    15.127    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -14.274    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 3.725ns (40.879%)  route 5.387ns (59.121%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.569     5.121    fsm0/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518     5.639 r  fsm0/selection_index_reg[1]/Q
                         net (fo=48, routed)          0.735     6.374    fsm0/selection_index[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.498 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.498    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.951     7.981    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.579 r  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.492     9.072    fsm0/selectbox_addr6[5]
    SLICE_X13Y10         LUT3 (Prop_lut3_I0_O)        0.303     9.375 r  fsm0/selectbox_addr[6]_i_70/O
                         net (fo=1, routed)           0.311     9.685    fsm0/selectbox_addr[6]_i_70_n_0
    SLICE_X14Y9          LUT5 (Prop_lut5_I2_O)        0.124     9.809 r  fsm0/selectbox_addr[6]_i_46/O
                         net (fo=1, routed)           0.512    10.321    fsm0/selectbox_addr[6]_i_46_n_0
    SLICE_X13Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.706 r  fsm0/selectbox_addr_reg[6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    10.706    fsm0/selectbox_addr_reg[6]_i_25_n_0
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.977 r  fsm0/selectbox_addr_reg[6]_i_6/CO[0]
                         net (fo=3, routed)           0.636    11.613    fsm0/is_on_sprite1__0
    SLICE_X12Y7          LUT4 (Prop_lut4_I0_O)        0.373    11.986 f  fsm0/rgb_reg[3]_i_63/O
                         net (fo=1, routed)           0.446    12.432    ram_selectbox/rgb_reg[3]_i_7
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124    12.556 f  ram_selectbox/rgb_reg[3]_i_25/O
                         net (fo=1, routed)           0.564    13.120    ram_coin1/rgb_reg[3]_i_2
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.244 f  ram_coin1/rgb_reg[3]_i_7/O
                         net (fo=1, routed)           0.401    13.645    avail_disp0/ram100/rgb_reg_reg[3]_1
    SLICE_X13Y7          LUT6 (Prop_lut6_I4_O)        0.124    13.769 r  avail_disp0/ram100/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.340    14.109    avail_disp0/ram100/rgb_reg[3]_i_2_n_0
    SLICE_X13Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.233 r  avail_disp0/ram100/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.233    avail_disp0_n_75
    SLICE_X13Y6          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X13Y6          FDRE (Setup_fdre_C_D)        0.031    15.093    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -14.233    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.915ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 3.565ns (39.165%)  route 5.537ns (60.835%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.569     5.121    fsm0/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518     5.639 r  fsm0/selection_index_reg[1]/Q
                         net (fo=48, routed)          0.735     6.374    fsm0/selection_index[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.498 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.498    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.951     7.981    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.579 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.728     9.308    fsm0/selectbox_addr6[5]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.303     9.611 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.492    10.103    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.124    10.227 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.227    fsm0/selectbox_addr[6]_i_37_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.607 r  fsm0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.607    fsm0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.764 r  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=3, routed)           0.584    11.347    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.332    11.679 r  fsm0/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.340    12.019    ram_selectbox/rgb_reg[10]_i_15
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.143 r  ram_selectbox/rgb_reg[11]_i_18/O
                         net (fo=14, routed)          0.691    12.834    coin_sel0/rgb_reg_reg[0]
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.124    12.958 f  coin_sel0/rgb_reg[10]_i_15/O
                         net (fo=1, routed)           0.517    13.475    avail_disp0/ram10/rgb_reg_reg[4]_1
    SLICE_X12Y7          LUT6 (Prop_lut6_I3_O)        0.124    13.599 r  avail_disp0/ram10/rgb_reg[10]_i_5/O
                         net (fo=5, routed)           0.500    14.099    avail_disp0/ram100/rgb_reg_reg[4]_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.124    14.223 r  avail_disp0/ram100/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    14.223    avail_disp0_n_71
    SLICE_X12Y8          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.273    15.097    
                         clock uncertainty           -0.035    15.061    
    SLICE_X12Y8          FDRE (Setup_fdre_C_D)        0.077    15.138    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -14.223    
  -------------------------------------------------------------------
                         slack                                  0.915    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 ram_anim_tea/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.914ns  (logic 3.198ns (35.874%)  route 5.716ns (64.126%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.614     5.165    ram_anim_tea/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  ram_anim_tea/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y2          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.619 f  ram_anim_tea/RAM_reg/DOADO[10]
                         net (fo=1, routed)           1.058     8.677    anim_manager0/rgb_reg[11]_i_152_0[10]
    SLICE_X49Y9          LUT5 (Prop_lut5_I0_O)        0.124     8.801 f  anim_manager0/rgb_reg[10]_i_27/O
                         net (fo=2, routed)           0.726     9.527    anim_manager0/rgb_reg[10]_i_27_n_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.651 f  anim_manager0/rgb_reg[11]_i_152/O
                         net (fo=1, routed)           1.234    10.885    anim_manager0/rgb_reg[11]_i_152_n_0
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124    11.009 r  anim_manager0/rgb_reg[11]_i_72/O
                         net (fo=7, routed)           0.720    11.728    anim_manager0/rgb_reg[11]_i_72_n_0
    SLICE_X46Y8          LUT6 (Prop_lut6_I3_O)        0.124    11.852 r  anim_manager0/rgb_reg[1]_i_8/O
                         net (fo=1, routed)           1.291    13.143    anim_manager0/rgb_reg[1]_i_8_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I2_O)        0.124    13.267 f  anim_manager0/rgb_reg[1]_i_4/O
                         net (fo=1, routed)           0.689    13.956    ram_selectbox/rgb_reg_reg[1]_0
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.124    14.080 r  ram_selectbox/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.080    ram_selectbox_n_1
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.187    15.011    
                         clock uncertainty           -0.035    14.975    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)        0.029    15.004    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.080    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 3.565ns (39.427%)  route 5.477ns (60.573%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.569     5.121    fsm0/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fsm0/selection_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y9          FDCE (Prop_fdce_C_Q)         0.518     5.639 r  fsm0/selection_index_reg[1]/Q
                         net (fo=48, routed)          0.735     6.374    fsm0/selection_index[1]
    SLICE_X14Y10         LUT4 (Prop_lut4_I0_O)        0.124     6.498 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.498    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.031 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.951     7.981    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X15Y10         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.579 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.728     9.308    fsm0/selectbox_addr6[5]
    SLICE_X15Y9          LUT5 (Prop_lut5_I0_O)        0.303     9.611 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.492    10.103    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X14Y7          LUT3 (Prop_lut3_I1_O)        0.124    10.227 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.227    fsm0/selectbox_addr[6]_i_37_n_0
    SLICE_X14Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.607 r  fsm0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.607    fsm0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.764 f  fsm0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=3, routed)           0.584    11.347    fsm0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X13Y7          LUT5 (Prop_lut5_I1_O)        0.332    11.679 f  fsm0/rgb_reg[11]_i_48/O
                         net (fo=1, routed)           0.340    12.019    ram_selectbox/rgb_reg[10]_i_15
    SLICE_X10Y7          LUT6 (Prop_lut6_I5_O)        0.124    12.143 f  ram_selectbox/rgb_reg[11]_i_18/O
                         net (fo=14, routed)          0.686    12.830    ram_selectbox/RAM_reg_0
    SLICE_X10Y8          LUT2 (Prop_lut2_I1_O)        0.124    12.954 r  ram_selectbox/rgb_reg[11]_i_10/O
                         net (fo=1, routed)           0.410    13.363    avail_disp0/ram100/rgb_reg_reg[11]_4
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.124    13.487 r  avail_disp0/ram100/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.552    14.039    avail_disp0/ram100/rgb_reg[11]_i_4_n_0
    SLICE_X13Y5          LUT6 (Prop_lut6_I0_O)        0.124    14.163 r  avail_disp0/ram100/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.000    14.163    avail_disp0_n_69
    SLICE_X13Y5          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y5          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.273    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X13Y5          FDRE (Setup_fdre_C_D)        0.032    15.094    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -14.163    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 pixel_x_core_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 1.820ns (20.156%)  route 7.210ns (79.844%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.563     5.115    clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  pixel_x_core_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.419     5.534 f  pixel_x_core_reg[7]/Q
                         net (fo=79, routed)          1.069     6.603    anim_manager0/rgb_reg[11]_i_162_0[7]
    SLICE_X32Y9          LUT3 (Prop_lut3_I0_O)        0.325     6.928 f  anim_manager0/anim_addr[9]_i_13/O
                         net (fo=14, routed)          0.882     7.810    anim_manager0/anim_addr[9]_i_13_n_0
    SLICE_X30Y9          LUT6 (Prop_lut6_I1_O)        0.332     8.142 f  anim_manager0/rgb_reg[11]_i_134/O
                         net (fo=8, routed)           1.226     9.368    anim_manager0/pixel_x_core_reg[6]_3
    SLICE_X36Y9          LUT6 (Prop_lut6_I1_O)        0.124     9.492 f  anim_manager0/rgb_reg[2]_i_37/O
                         net (fo=1, routed)           0.742    10.234    anim_manager0/rgb_reg[2]_i_37_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.124    10.358 f  anim_manager0/rgb_reg[2]_i_33/O
                         net (fo=1, routed)           0.675    11.034    anim_manager0/rgb_reg[2]_i_33_n_0
    SLICE_X34Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.158 r  anim_manager0/rgb_reg[2]_i_22/O
                         net (fo=1, routed)           0.788    11.946    anim_manager0/rgb_reg[2]_i_22_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    12.070 f  anim_manager0/rgb_reg[2]_i_11/O
                         net (fo=3, routed)           0.968    13.038    anim_manager0/rgb_reg[2]_i_11_n_0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    13.162 f  anim_manager0/rgb_reg[0]_i_4/O
                         net (fo=1, routed)           0.859    14.021    ram_selectbox/rgb_reg_reg[0]_2
    SLICE_X15Y8          LUT6 (Prop_lut6_I4_O)        0.124    14.145 r  ram_selectbox/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.145    ram_selectbox_n_2
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.259    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X15Y8          FDRE (Setup_fdre_C_D)        0.031    15.078    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -14.145    
  -------------------------------------------------------------------
                         slack                                  0.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 disp_change_disp0/coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avail_disp0/ram1/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.561     1.474    disp_change_disp0/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  disp_change_disp0/coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  disp_change_disp0/coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    avail_disp0/ram1/RAM_reg_22[1]
    RAMB18_X0Y7          RAMB18E1                                     r  avail_disp0/ram1/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.873     2.031    avail_disp0/ram1/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  avail_disp0/ram1/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.716    avail_disp0/ram1/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 disp_change_disp0/coin_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avail_disp0/ram100/RAM_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.561     1.474    disp_change_disp0/clk_IBUF_BUFG
    SLICE_X9Y18          FDRE                                         r  disp_change_disp0/coin_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  disp_change_disp0/coin_addr_reg[1]/Q
                         net (fo=4, routed)           0.157     1.772    avail_disp0/ram100/RAM_reg_8[1]
    RAMB18_X0Y6          RAMB18E1                                     r  avail_disp0/ram100/RAM_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.873     2.031    avail_disp0/ram100/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  avail_disp0/ram100/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.499     1.533    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.716    avail_disp0/ram100/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 change_disp0/dispense_coin1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dispensed_coins_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.192ns (40.294%)  route 0.285ns (59.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.556     1.469    change_disp0/clk_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  change_disp0/dispense_coin1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  change_disp0/dispense_coin1_reg[1]/Q
                         net (fo=3, routed)           0.285     1.895    change_disp0/dispense_coin1_wire[1]
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.051     1.946 r  change_disp0/dispensed_coins[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.946    change_disp0_n_38
    SLICE_X29Y16         FDCE                                         r  dispensed_coins_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X29Y16         FDCE                                         r  dispensed_coins_reg[0][1]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X29Y16         FDCE (Hold_fdce_C_D)         0.107     1.843    dispensed_coins_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 selectbox_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_selectbox/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.869%)  route 0.210ns (56.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.566     1.479    clk_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  selectbox_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  selectbox_addr_reg[6]/Q
                         net (fo=1, routed)           0.210     1.853    ram_selectbox/Q[6]
    RAMB18_X0Y4          RAMB18E1                                     r  ram_selectbox/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.875     2.033    ram_selectbox/clk_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  ram_selectbox/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.555    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.738    ram_selectbox/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 change_disp0/count_10_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            change_disp0/dispense_coin10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.227ns (45.564%)  route 0.271ns (54.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.559     1.472    change_disp0/clk_IBUF_BUFG
    SLICE_X39Y17         FDCE                                         r  change_disp0/count_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDCE (Prop_fdce_C_Q)         0.128     1.600 r  change_disp0/count_10_reg[3]/Q
                         net (fo=7, routed)           0.271     1.872    change_disp0/count_10_reg_n_0_[3]
    SLICE_X34Y18         LUT2 (Prop_lut2_I1_O)        0.099     1.971 r  change_disp0/dispense_coin10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.971    change_disp0/dispense_coin10[3]_i_1_n_0
    SLICE_X34Y18         FDCE                                         r  change_disp0/dispense_coin10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.824     1.982    change_disp0/clk_IBUF_BUFG
    SLICE_X34Y18         FDCE                                         r  change_disp0/dispense_coin10_reg[3]/C
                         clock pessimism             -0.250     1.732    
    SLICE_X34Y18         FDCE (Hold_fdce_C_D)         0.121     1.853    change_disp0/dispense_coin10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.866%)  route 0.241ns (63.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X51Y7          FDRE                                         r  pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_reg[3]/Q
                         net (fo=2, routed)           0.241     1.863    ram0/Q[3]
    RAMB36_X2Y1          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.743    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 coins_inserted_reg[3][0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avail_coins_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.265ns (54.282%)  route 0.223ns (45.718%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.556     1.469    clk_IBUF_BUFG
    SLICE_X39Y20         FDCE                                         r  coins_inserted_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  coins_inserted_reg[3][0]/Q
                         net (fo=12, routed)          0.223     1.834    change_disp0/avail_coins_reg[3][7]_0[0]
    SLICE_X32Y20         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.958 r  change_disp0/avail_coins_reg[3][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    change_disp0_n_73
    SLICE_X32Y20         FDCE                                         r  avail_coins_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X32Y20         FDCE                                         r  avail_coins_reg[3][1]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X32Y20         FDCE (Hold_fdce_C_D)         0.105     1.836    avail_coins_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 change_disp0/dispense_coin10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            avail_coins_reg[2][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.249ns (51.098%)  route 0.238ns (48.902%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.557     1.470    change_disp0/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  change_disp0/dispense_coin10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  change_disp0/dispense_coin10_reg[7]/Q
                         net (fo=2, routed)           0.238     1.850    change_disp0/dispense_coin10_wire[7]
    SLICE_X33Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.895 r  change_disp0/avail_coins[2][7]_i_5/O
                         net (fo=1, routed)           0.000     1.895    change_disp0/avail_coins[2][7]_i_5_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.958 r  change_disp0/avail_coins_reg[2][7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    change_disp0_n_59
    SLICE_X33Y20         FDCE                                         r  avail_coins_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.823     1.981    clk_IBUF_BUFG
    SLICE_X33Y20         FDCE                                         r  avail_coins_reg[2][7]/C
                         clock pessimism             -0.250     1.731    
    SLICE_X33Y20         FDCE (Hold_fdce_C_D)         0.105     1.836    avail_coins_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 pixel_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.713%)  route 0.243ns (63.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X51Y9          FDRE                                         r  pixel_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y9          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  pixel_addr_reg[11]/Q
                         net (fo=2, routed)           0.243     1.864    ram0/Q[11]
    RAMB36_X2Y1          RAMB36E1                                     r  ram0/RAM_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.880     2.038    ram0/clk_IBUF_BUFG
    RAMB36_X2Y1          RAMB36E1                                     r  ram0/RAM_reg_0/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.743    ram0/RAM_reg_0
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 anim_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.902%)  route 0.252ns (64.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.565     1.478    clk_IBUF_BUFG
    SLICE_X47Y9          FDRE                                         r  anim_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  anim_addr_reg[7]/Q
                         net (fo=4, routed)           0.252     1.871    ram_anim_cola/Q[7]
    RAMB18_X1Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X1Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.479     1.559    
    RAMB18_X1Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.742    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  avail_disp0/font_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   avail_disp0/ram1/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   avail_disp0/ram1/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   avail_disp0/ram10/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8   avail_disp0/ram10/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   avail_disp0/ram100/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   avail_disp0/ram100/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   avail_disp0/ram5/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9   avail_disp0/ram5/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10  change_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y8   anim_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y8   anim_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y8   anim_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y8   anim_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y8   anim_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       14.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.067ns (21.497%)  route 3.896ns (78.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 26.201 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.169    11.688    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  vs0/v_count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.949    26.201    vs0/CLK
    SLICE_X11Y22         FDRE                                         r  vs0/v_count_reg_reg[4]/C
                         clock pessimism              0.385    26.586    
                         clock uncertainty           -0.035    26.551    
    SLICE_X11Y22         FDRE (Setup_fdre_C_R)       -0.429    26.122    vs0/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         26.122    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.433ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 1.067ns (21.497%)  route 3.896ns (78.503%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.201ns = ( 26.201 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.169    11.688    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X11Y22         FDRE                                         r  vs0/v_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.949    26.201    vs0/CLK
    SLICE_X11Y22         FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism              0.385    26.586    
                         clock uncertainty           -0.035    26.551    
    SLICE_X11Y22         FDRE (Setup_fdre_C_R)       -0.429    26.122    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.122    
                         arrival time                         -11.688    
  -------------------------------------------------------------------
                         slack                                 14.433    

Slack (MET) :             14.690ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 1.067ns (22.114%)  route 3.758ns (77.886%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.319ns = ( 26.319 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.030    11.550    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X11Y21         FDRE                                         r  vs0/v_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.067    26.319    vs0/CLK
    SLICE_X11Y21         FDRE                                         r  vs0/v_count_reg_reg[0]/C
                         clock pessimism              0.385    26.704    
                         clock uncertainty           -0.035    26.668    
    SLICE_X11Y21         FDRE (Setup_fdre_C_R)       -0.429    26.239    vs0/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.239    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 14.690    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.067ns (22.530%)  route 3.669ns (77.470%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns = ( 26.419 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.941    11.461    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.167    26.419    vs0/CLK
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[1]/C
                         clock pessimism              0.385    26.804    
                         clock uncertainty           -0.035    26.769    
    SLICE_X13Y21         FDRE (Setup_fdre_C_R)       -0.429    26.340    vs0/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 14.879    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.067ns (22.530%)  route 3.669ns (77.470%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns = ( 26.419 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.941    11.461    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.167    26.419    vs0/CLK
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism              0.385    26.804    
                         clock uncertainty           -0.035    26.769    
    SLICE_X13Y21         FDRE (Setup_fdre_C_R)       -0.429    26.340    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 14.879    

Slack (MET) :             14.879ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.067ns (22.530%)  route 3.669ns (77.470%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.419ns = ( 26.419 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.941    11.461    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.167    26.419    vs0/CLK
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[3]/C
                         clock pessimism              0.385    26.804    
                         clock uncertainty           -0.035    26.769    
    SLICE_X13Y21         FDRE (Setup_fdre_C_R)       -0.429    26.340    vs0/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         26.340    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                 14.879    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.067ns (23.724%)  route 3.431ns (76.276%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 26.210 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.703    11.222    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.958    26.210    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism              0.478    26.688    
                         clock uncertainty           -0.035    26.652    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.429    26.223    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         26.223    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 15.001    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.067ns (23.724%)  route 3.431ns (76.276%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 26.210 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.703    11.222    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.958    26.210    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism              0.478    26.688    
                         clock uncertainty           -0.035    26.652    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.429    26.223    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         26.223    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 15.001    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.067ns (23.724%)  route 3.431ns (76.276%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 26.210 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.703    11.222    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.958    26.210    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism              0.478    26.688    
                         clock uncertainty           -0.035    26.652    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.429    26.223    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         26.223    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 15.001    

Slack (MET) :             15.001ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.498ns  (logic 1.067ns (23.724%)  route 3.431ns (76.276%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 26.210 - 20.000 ) 
    Source Clock Delay      (SCD):    6.725ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.088     6.725    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.419     7.144 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=6, routed)           1.883     9.027    vs0/pixel_x[3]
    SLICE_X15Y22         LUT5 (Prop_lut5_I0_O)        0.322     9.349 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.844    10.193    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I0_O)        0.326    10.519 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.703    11.222    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.513    24.885    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.367    25.252 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.958    26.210    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism              0.478    26.688    
                         clock uncertainty           -0.035    26.652    
    SLICE_X13Y22         FDRE (Setup_fdre_C_R)       -0.429    26.223    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         26.223    
                         arrival time                         -11.222    
  -------------------------------------------------------------------
                         slack                                 15.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.227ns (64.361%)  route 0.126ns (35.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.633     2.278    vs0/CLK
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.128     2.406 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.126     2.531    vs0/pixel_y[3]
    SLICE_X13Y22         LUT6 (Prop_lut6_I4_O)        0.099     2.630 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.630    vs0/p_0_in__0[5]
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.617     2.809    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.548     2.261    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.092     2.353    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.183ns (47.213%)  route 0.205ns (52.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.542     2.186    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.205     2.532    vs0/pixel_x[0]
    SLICE_X15Y23         LUT2 (Prop_lut2_I0_O)        0.042     2.574 r  vs0/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.574    vs0/p_0_in[1]
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.797    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism             -0.611     2.186    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.107     2.293    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.574    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.184ns (47.106%)  route 0.207ns (52.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.542     2.186    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.207     2.534    vs0/pixel_x[0]
    SLICE_X15Y23         LUT4 (Prop_lut4_I1_O)        0.043     2.577 r  vs0/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.577    vs0/p_0_in[3]
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.797    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[3]/C
                         clock pessimism             -0.611     2.186    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.107     2.293    vs0/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.618%)  route 0.205ns (52.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.542     2.186    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     2.327 f  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.205     2.532    vs0/pixel_x[0]
    SLICE_X15Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.577 r  vs0/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.577    vs0/p_0_in[0]
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.797    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism             -0.611     2.186    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.091     2.277    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.376%)  route 0.207ns (52.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.542     2.186    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.207     2.534    vs0/pixel_x[0]
    SLICE_X15Y23         LUT3 (Prop_lut3_I1_O)        0.045     2.579 r  vs0/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.579    vs0/p_0_in[2]
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.797    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism             -0.611     2.186    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.092     2.278    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.579    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.187ns (44.410%)  route 0.234ns (55.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.234     2.571    vs0/pixel_y[6]
    SLICE_X13Y22         LUT3 (Prop_lut3_I2_O)        0.046     2.617 r  vs0/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.617    vs0/p_0_in__0[6]
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.617     2.809    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/C
                         clock pessimism             -0.613     2.196    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.105     2.301    vs0/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.227ns (54.707%)  route 0.188ns (45.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.611ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.542     2.186    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.128     2.314 r  vs0/h_count_reg_reg[1]/Q
                         net (fo=8, routed)           0.188     2.502    vs0/pixel_x[1]
    SLICE_X15Y23         LUT6 (Prop_lut6_I3_O)        0.099     2.601 r  vs0/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.601    vs0/p_0_in[5]
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.605     2.797    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[5]/C
                         clock pessimism             -0.611     2.186    
    SLICE_X15Y23         FDRE (Hold_fdre_C_D)         0.092     2.278    vs0/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.781ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.529     2.174    vs0/CLK
    SLICE_X9Y22          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     2.315 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.231     2.546    vs0/pixel_tick
    SLICE_X9Y22          LUT2 (Prop_lut2_I0_O)        0.045     2.591 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.591    vs0/mod2_reg_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.589     2.781    vs0/CLK
    SLICE_X9Y22          FDRE                                         r  vs0/mod2_reg_reg/C
                         clock pessimism             -0.608     2.174    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.092     2.266    vs0/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.190ns (43.780%)  route 0.244ns (56.220%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.244     2.581    vs0/pixel_y[6]
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.049     2.630 r  vs0/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.630    vs0/p_0_in__0[8]
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.617     2.809    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism             -0.613     2.196    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.107     2.303    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.257%)  route 0.244ns (56.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.244     2.581    vs0/pixel_y[6]
    SLICE_X13Y22         LUT4 (Prop_lut4_I1_O)        0.045     2.626 r  vs0/v_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.626    vs0/p_0_in__0[7]
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.859     2.017    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.175     2.192 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.617     2.809    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism             -0.613     2.196    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.092     2.288    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y23  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y23  vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y23  vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y23  vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y23  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X15Y23  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y23  vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y23  vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y23  vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X12Y23  vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X15Y23  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.642ns (13.772%)  route 4.020ns (86.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.880ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.853    11.548    rgb_reg
    SLICE_X11Y6          FDRE                                         r  rgb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.454    14.826    clk_IBUF_BUFG
    SLICE_X11Y6          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.180    15.006    
                         clock uncertainty           -0.035    14.970    
    SLICE_X11Y6          FDRE (Setup_fdre_C_R)       -0.429    14.541    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 0.642ns (14.841%)  route 3.684ns (85.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.517    11.212    rgb_reg
    SLICE_X12Y8          FDRE                                         r  rgb_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X12Y8          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X12Y8          FDRE (Setup_fdre_C_R)       -0.524    14.444    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -11.212    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.642ns (14.521%)  route 3.779ns (85.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.613    11.307    rgb_reg
    SLICE_X15Y6          FDRE                                         r  rgb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X15Y6          FDRE (Setup_fdre_C_R)       -0.429    14.540    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.642ns (15.009%)  route 3.635ns (84.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.469    11.163    rgb_reg
    SLICE_X14Y5          FDRE                                         r  rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X14Y5          FDRE (Setup_fdre_C_R)       -0.524    14.445    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.642ns (15.685%)  route 3.451ns (84.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.284    10.979    rgb_reg
    SLICE_X12Y6          FDRE                                         r  rgb_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X12Y6          FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X12Y6          FDRE (Setup_fdre_C_R)       -0.524    14.445    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.642ns (15.685%)  route 3.451ns (84.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.284    10.979    rgb_reg
    SLICE_X13Y6          FDRE                                         r  rgb_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    14.540    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.642ns (15.685%)  route 3.451ns (84.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.284    10.979    rgb_reg
    SLICE_X13Y6          FDRE                                         r  rgb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.453    14.825    clk_IBUF_BUFG
    SLICE_X13Y6          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.969    
    SLICE_X13Y6          FDRE (Setup_fdre_C_R)       -0.429    14.540    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -10.979    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.642ns (16.023%)  route 3.365ns (83.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.198    10.893    rgb_reg
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    14.539    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.642ns (16.023%)  route 3.365ns (83.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.198    10.893    rgb_reg
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    14.539    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 0.642ns (16.023%)  route 3.365ns (83.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.629     5.181    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456     5.637 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.249     6.886    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.518     7.404 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           2.167     9.571    vs0/pixel_x[7]
    SLICE_X13Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.695 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          1.198    10.893    rgb_reg
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.452    14.824    clk_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    15.004    
                         clock uncertainty           -0.035    14.968    
    SLICE_X15Y8          FDRE (Setup_fdre_C_R)       -0.429    14.539    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  3.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.202%)  route 0.164ns (53.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.564     2.208    vs0/CLK
    SLICE_X11Y22         FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     2.349 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.164     2.514    coin_count_disp0/pixel_y[4]
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.825     1.983    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[4]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.059     1.797    coin_count_disp0/pixel_y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.698%)  route 0.214ns (60.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=8, routed)           0.214     2.552    coin_count_disp0/pixel_y[7]
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.825     1.983    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[7]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.063     1.801    coin_count_disp0/pixel_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.508%)  route 0.216ns (60.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.216     2.553    coin_count_disp0/pixel_y[6]
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.825     1.983    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[6]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.063     1.801    coin_count_disp0/pixel_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.703%)  route 0.189ns (57.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.618     2.262    vs0/CLK
    SLICE_X11Y21         FDRE                                         r  vs0/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     2.403 r  vs0/v_count_reg_reg[0]/Q
                         net (fo=11, routed)          0.189     2.593    coin_count_disp0/pixel_y[0]
    SLICE_X10Y21         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.826     1.984    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[0]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.059     1.798    coin_count_disp0/pixel_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.726%)  route 0.254ns (64.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.254     2.591    coin_count_disp0/pixel_y[5]
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.825     1.983    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[5]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.052     1.790    coin_count_disp0/pixel_y_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.863ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.840%)  route 0.238ns (59.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    2.269ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.624     2.269    vs0/CLK
    SLICE_X12Y23         FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     2.433 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=9, routed)           0.238     2.670    coin_count_disp0/pixel_x[7]
    SLICE_X15Y24         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.822     1.980    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[7]/C
                         clock pessimism             -0.245     1.735    
    SLICE_X15Y24         FDRE (Hold_fdre_C_D)         0.072     1.807    coin_count_disp0/pixel_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.128ns (29.697%)  route 0.303ns (70.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.128     2.324 r  vs0/v_count_reg_reg[8]/Q
                         net (fo=7, routed)           0.303     2.627    coin_count_disp0/pixel_y[8]
    SLICE_X10Y23         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.823     1.981    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[8]/C
                         clock pessimism             -0.245     1.736    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.006     1.742    coin_count_disp0/pixel_y_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_x_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.361%)  route 0.356ns (71.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.186ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.542     2.186    vs0/CLK
    SLICE_X15Y23         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141     2.327 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.356     2.684    coin_count_disp0/pixel_x[0]
    SLICE_X8Y28          FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.826     1.984    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  coin_count_disp0/pixel_x_reg_reg[0]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.052     1.791    coin_count_disp0/pixel_x_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           2.684    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.926ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pixel_y_core_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.141ns (26.209%)  route 0.397ns (73.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.552     2.196    vs0/CLK
    SLICE_X13Y22         FDRE                                         r  vs0/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141     2.337 r  vs0/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          0.397     2.734    pixel_y[5]
    SLICE_X28Y19         FDRE                                         r  pixel_y_core_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.825     1.983    clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  pixel_y_core_reg[5]/C
                         clock pessimism             -0.245     1.738    
    SLICE_X28Y19         FDRE (Hold_fdre_C_D)         0.070     1.808    pixel_y_core_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/pixel_y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.942%)  route 0.315ns (69.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    2.278ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.590     1.503    clk_divider0/clk_IBUF_BUFG
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.633     2.278    vs0/CLK
    SLICE_X13Y21         FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141     2.419 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=9, routed)           0.315     2.733    coin_count_disp0/pixel_y[2]
    SLICE_X10Y21         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.826     1.984    coin_count_disp0/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  coin_count_disp0/pixel_y_reg_reg[2]/C
                         clock pessimism             -0.245     1.739    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.063     1.802    coin_count_disp0/pixel_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.733    
  -------------------------------------------------------------------
                         slack                                  0.931    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.964ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.580ns (16.543%)  route 2.926ns (83.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.555     5.107    main_state_machine/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  main_state_machine/current_state_reg/Q
                         net (fo=93, routed)          2.139     7.702    main_state_machine/current_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.826 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.787     8.613    fsm0/reset
    SLICE_X14Y9          FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.451    14.823    fsm0/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X14Y9          FDCE (Recov_fdce_C_CLR)     -0.319    14.655    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.736%)  route 2.690ns (82.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.555     5.107    main_state_machine/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  main_state_machine/current_state_reg/Q
                         net (fo=93, routed)          2.139     7.702    main_state_machine/current_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.826 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.551     8.377    fsm0/reset
    SLICE_X13Y11         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.450    14.822    fsm0/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.568    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.191ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.580ns (17.736%)  route 2.690ns (82.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.555     5.107    main_state_machine/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  main_state_machine/current_state_reg/Q
                         net (fo=93, routed)          2.139     7.702    main_state_machine/current_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.826 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.551     8.377    fsm0/reset
    SLICE_X13Y11         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.450    14.822    fsm0/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism              0.187    15.009    
                         clock uncertainty           -0.035    14.973    
    SLICE_X13Y11         FDCE (Recov_fdce_C_CLR)     -0.405    14.568    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.191    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.580ns (17.472%)  route 2.740ns (82.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.555     5.107    main_state_machine/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  main_state_machine/current_state_reg/Q
                         net (fo=93, routed)          2.139     7.702    main_state_machine/current_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.826 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.601     8.426    fsm0/reset
    SLICE_X12Y10         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.451    14.823    fsm0/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X12Y10         FDCE (Recov_fdce_C_CLR)     -0.319    14.655    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.580ns (17.472%)  route 2.740ns (82.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.555     5.107    main_state_machine/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  main_state_machine/current_state_reg/Q
                         net (fo=93, routed)          2.139     7.702    main_state_machine/current_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.826 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.601     8.426    fsm0/reset
    SLICE_X12Y10         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.451    14.823    fsm0/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X12Y10         FDCE (Recov_fdce_C_CLR)     -0.319    14.655    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.580ns (17.472%)  route 2.740ns (82.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.555     5.107    main_state_machine/clk_IBUF_BUFG
    SLICE_X41Y20         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.456     5.563 r  main_state_machine/current_state_reg/Q
                         net (fo=93, routed)          2.139     7.702    main_state_machine/current_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I0_O)        0.124     7.826 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.601     8.426    fsm0/reset
    SLICE_X12Y10         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         1.451    14.823    fsm0/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism              0.187    15.010    
                         clock uncertainty           -0.035    14.974    
    SLICE_X12Y10         FDCE (Recov_fdce_C_CLR)     -0.319    14.655    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  6.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.859%)  route 0.751ns (80.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  prev_state_reg/Q
                         net (fo=53, routed)          0.547     2.163    main_state_machine/prev_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.208 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.204     2.412    fsm0/reset
    SLICE_X12Y10         FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.836     1.994    fsm0/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X12Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.448    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.859%)  route 0.751ns (80.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  prev_state_reg/Q
                         net (fo=53, routed)          0.547     2.163    main_state_machine/prev_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.208 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.204     2.412    fsm0/reset
    SLICE_X12Y10         FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.836     1.994    fsm0/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X12Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.448    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.186ns (19.859%)  route 0.751ns (80.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  prev_state_reg/Q
                         net (fo=53, routed)          0.547     2.163    main_state_machine/prev_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.208 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.204     2.412    fsm0/reset
    SLICE_X12Y10         FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.836     1.994    fsm0/clk_IBUF_BUFG
    SLICE_X12Y10         FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X12Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.448    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.974%)  route 0.745ns (80.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  prev_state_reg/Q
                         net (fo=53, routed)          0.547     2.163    main_state_machine/prev_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.208 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.198     2.407    fsm0/reset
    SLICE_X13Y11         FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.836     1.994    fsm0/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism             -0.479     1.515    
    SLICE_X13Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.423    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.186ns (19.974%)  route 0.745ns (80.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  prev_state_reg/Q
                         net (fo=53, routed)          0.547     2.163    main_state_machine/prev_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.208 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.198     2.407    fsm0/reset
    SLICE_X13Y11         FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.836     1.994    fsm0/clk_IBUF_BUFG
    SLICE_X13Y11         FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism             -0.479     1.515    
    SLICE_X13Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.423    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.186ns (18.147%)  route 0.839ns (81.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.562     1.475    clk_IBUF_BUFG
    SLICE_X28Y12         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  prev_state_reg/Q
                         net (fo=53, routed)          0.547     2.163    main_state_machine/prev_state
    SLICE_X12Y10         LUT3 (Prop_lut3_I1_O)        0.045     2.208 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.292     2.500    fsm0/reset
    SLICE_X14Y9          FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=881, routed)         0.837     1.995    fsm0/clk_IBUF_BUFG
    SLICE_X14Y9          FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X14Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.449    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.051    





