$date
	Sat Oct 22 23:01:33 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#676505
b11010 !
1"
#676506
b11010 &
b11010 %
1$
#676507
0"
#676510
b1101 &
b1101 %
#676514
b101000 &
b101000 %
#676518
b10100 &
b10100 %
#676522
b1010 &
b1010 %
#676526
b101 &
b101 %
#676530
b10000 &
b10000 %
#676534
b1000 &
b1000 %
#676538
b100 &
b100 %
#676542
b10 &
b10 %
#676546
b1 &
b1 %
1#
#676550
b0 &
0#
b0 %
0$
#1740567
b1 !
1"
#1740570
b1 &
b1 %
1$
#1740571
0"
#1740574
1#
#1740578
b0 &
b0 %
0#
0$
#2669096
b10001 !
1"
#2669098
b10001 &
b10001 %
1$
#2669099
0"
#2669102
b110100 &
b110100 %
#2669106
b11010 &
b11010 %
#2669110
b1101 &
b1101 %
#2669114
b101000 &
b101000 %
#2669118
b10100 &
b10100 %
#2669122
b1010 &
b1010 %
#2669126
b101 &
b101 %
#2669130
b10000 &
b10000 %
#2669134
b1000 &
b1000 %
#2669138
b100 &
b100 %
#2669142
b10 &
b10 %
#2669146
b1 &
b1 %
1#
#2669150
b0 &
0#
b0 %
0$
#4500012
