	component conv_fixed16ToHalf is
		port (
			clk    : in  std_logic                     := 'X';             -- clk
			areset : in  std_logic                     := 'X';             -- reset
			a      : in  std_logic_vector(15 downto 0) := (others => 'X'); -- a
			q      : out std_logic_vector(15 downto 0)                     -- q
		);
	end component conv_fixed16ToHalf;

