Reading E:/fpga_user/fpga_soft/Modelsim_10.5/tcl/vsim/pref.tcl

# 10.5

# do cmd.do
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying E:/fpga_user/fpga_soft/Modelsim_10.5/win64/../modelsim.ini
# Compiling 1-Wire handler design and testbench...
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 04:57:15 on Oct 12,2025
# vlog -sv ../../rtl/one_wire/one_wire_master.v 
# -- Compiling module one_wire_master
# 
# Top level modules:
# 	one_wire_master
# End time: 04:57:15 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 04:57:15 on Oct 12,2025
# vlog -sv ../../rtl/one_wire/one_wire_handler.v 
# -- Compiling module one_wire_handler
# ** Error: ../../rtl/one_wire/one_wire_handler.v(313): Range must be bounded by constant expressions.
# ** Error: ../../rtl/one_wire/one_wire_handler.v(313): Range must be bounded by constant expressions.
# End time: 04:57:15 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: E:/fpga_user/fpga_soft/Modelsim_10.5/win64/vlog failed.
# Error in macro ./cmd.do line 25
# E:/fpga_user/fpga_soft/Modelsim_10.5/win64/vlog failed.
#     while executing
# "vlog -sv ../../rtl/one_wire/one_wire_handler.v"
#  quit -f
