[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~SimpleFSM|SimpleFSM>io_risingEdge",
    "sources":[
      "~SimpleFSM|SimpleFSM>io_din"
    ]
  }
]