

================================================================
== Vitis HLS Report for 'node11'
================================================================
* Date:           Wed Sep 25 13:00:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  4.684 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98324|    98324|  0.461 ms|  0.461 ms|  98324|  98324|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop50_loop51_loop52  |    98322|    98322|        31|         12|          1|  8192|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      437|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|     2112|     1842|    -|
|Memory               |       44|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|     1876|    -|
|Register             |        -|     -|     3440|      128|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       44|    15|     5552|     4283|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        3|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U668    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U669    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U670    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U665  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U666  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U667  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U671   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U672   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U673   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  15| 2112| 1842|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v146_U     |node11_v146_RAM_AUTO_1R1W  |        4|  0|   0|    0|  2048|   32|     1|        65536|
    |v147_U     |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_1_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_2_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_3_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_4_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_5_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_6_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_7_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_8_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_9_U   |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_10_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_11_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_12_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_13_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_14_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_15_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_16_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_17_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_18_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_19_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_20_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_21_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_22_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_23_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_24_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_25_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_26_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_27_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_28_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_29_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_30_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v147_31_U  |node11_v147_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v148_U     |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v148_1_U   |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v148_2_U   |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v148_3_U   |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v148_4_U   |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v148_5_U   |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v148_6_U   |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |v148_7_U   |node11_v148_RAM_AUTO_1R1W  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                           |       44|  0|   0|    0| 14336| 1312|    41|       458752|
    +-----------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln342_1_fu_1932_p2             |         +|   0|  0|  21|          14|           1|
    |add_ln342_fu_1947_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln343_1_fu_2138_p2             |         +|   0|  0|  17|          10|           1|
    |add_ln343_fu_2003_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln344_fu_2245_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln352_fu_2182_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln356_fu_2069_p2               |         +|   0|  0|  15|           8|           8|
    |and_ln342_fu_1985_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state29_pp0_stage4_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1476                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1478                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2049                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2053                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2069                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2072                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op293_read_state2     |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_2055_p2                   |      icmp|   0|  0|  12|           5|           1|
    |cmp39_fu_2045_p2                   |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln342_fu_1926_p2              |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln343_fu_1953_p2              |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln344_1_fu_2250_p2            |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln344_fu_1979_p2              |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln360_fu_2205_p2              |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln367_fu_2132_p2              |      icmp|   0|  0|  12|           4|           2|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage6_iter2  |        or|   0|  0|   2|           1|           1|
    |empty_322_fu_2299_p2               |        or|   0|  0|   6|           6|           2|
    |empty_323_fu_2316_p2               |        or|   0|  0|   6|           6|           2|
    |empty_324_fu_2281_p2               |        or|   0|  0|   6|           6|           1|
    |or_ln342_fu_1967_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln343_1_fu_2015_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln343_fu_2009_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln342_1_fu_1991_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln342_fu_1959_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln343_1_fu_2033_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln343_2_fu_2144_p3          |    select|   0|  0|  10|           1|           1|
    |select_ln343_fu_2021_p3            |    select|   0|  0|   5|           1|           1|
    |v159_1_fu_2360_p3                  |    select|   0|  0|  32|           1|           1|
    |v159_2_fu_2368_p3                  |    select|   0|  0|  32|           1|           1|
    |v159_3_fu_2376_p3                  |    select|   0|  0|  32|           1|           1|
    |v159_fu_2340_p3                    |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln342_fu_1973_p2               |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 437|         158|         108|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |add8679_fu_186                              |   9|          2|   32|         64|
    |ap_NS_fsm                                   |  65|         13|    1|         13|
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                     |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg            |   9|          2|    1|          2|
    |ap_phi_mux_v146_load_13_phi_fu_1652_p4      |   9|          2|   32|         64|
    |ap_phi_mux_v146_load_22_phi_fu_1661_p4      |   9|          2|   32|         64|
    |ap_phi_mux_v146_load_31_phi_fu_1670_p4      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_325_reg_1539     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_326_reg_1549     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_327_reg_1559     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_328_reg_1569     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_329_reg_1579     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_330_reg_1589     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_331_reg_1599     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_332_reg_1479     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_333_reg_1489     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_334_reg_1499     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_335_reg_1509     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_336_reg_1639     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_337_reg_1519     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_338_reg_1529     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_339_reg_1609     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_340_reg_1439     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_341_reg_1629     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_342_reg_1449     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_343_reg_1459     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_344_reg_1469     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter0_empty_345_reg_1619     |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_v146_load_13_reg_1649  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_v146_load_22_reg_1658  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_v146_load_31_reg_1667  |   9|          2|   32|         64|
    |ap_sig_allocacmp_add8679_load               |  14|          3|   32|         96|
    |ap_sig_allocacmp_add86_181_load             |   9|          2|   32|         64|
    |ap_sig_allocacmp_add86_283_load             |   9|          2|   32|         64|
    |ap_sig_allocacmp_add86_385_load             |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten20_load      |   9|          2|   14|         28|
    |ap_sig_allocacmp_indvar_flatten_load        |   9|          2|   10|         20|
    |ap_sig_allocacmp_v149_load                  |   9|          2|    6|         12|
    |ap_sig_allocacmp_v150_load                  |   9|          2|    5|         10|
    |ap_sig_allocacmp_v151_load                  |   9|          2|    5|         10|
    |grp_fu_1676_p0                              |  37|          7|   32|        224|
    |grp_fu_1676_p1                              |  43|          8|   32|        256|
    |grp_fu_1680_p0                              |  31|          6|   32|        192|
    |grp_fu_1680_p1                              |  26|          5|   32|        160|
    |grp_fu_1685_p0                              |  20|          4|   32|        128|
    |grp_fu_1685_p1                              |  14|          3|   32|         96|
    |grp_fu_1690_p0                              |  31|          6|   32|        192|
    |grp_fu_1690_p1                              |  31|          6|   32|        192|
    |grp_fu_1696_p0                              |  20|          4|   32|        128|
    |grp_fu_1696_p1                              |  20|          4|   32|        128|
    |grp_fu_1700_p0                              |  20|          4|   32|        128|
    |grp_fu_1700_p1                              |  20|          4|   32|        128|
    |grp_fu_1717_p0                              |  49|          9|   32|        288|
    |grp_fu_1717_p1                              |  65|         12|   32|        384|
    |grp_fu_1723_p0                              |  49|          9|   32|        288|
    |grp_fu_1723_p1                              |  65|         12|   32|        384|
    |grp_fu_1730_p0                              |  49|          9|   32|        288|
    |grp_fu_1730_p1                              |  59|         11|   32|        352|
    |indvar_flatten20_fu_182                     |   9|          2|   14|         28|
    |indvar_flatten_fu_174                       |   9|          2|   10|         20|
    |v146_address0                               |  26|          5|   11|         55|
    |v146_address1                               |  26|          5|   11|         55|
    |v146_d1                                     |  14|          3|   32|         96|
    |v147_10_address0                            |  14|          3|    8|         24|
    |v147_11_address0                            |  14|          3|    8|         24|
    |v147_12_address0                            |  14|          3|    8|         24|
    |v147_13_address0                            |  14|          3|    8|         24|
    |v147_14_address0                            |  14|          3|    8|         24|
    |v147_15_address0                            |  14|          3|    8|         24|
    |v147_16_address0                            |  14|          3|    8|         24|
    |v147_17_address0                            |  14|          3|    8|         24|
    |v147_18_address0                            |  14|          3|    8|         24|
    |v147_19_address0                            |  14|          3|    8|         24|
    |v147_1_address0                             |  14|          3|    8|         24|
    |v147_20_address0                            |  14|          3|    8|         24|
    |v147_21_address0                            |  14|          3|    8|         24|
    |v147_22_address0                            |  14|          3|    8|         24|
    |v147_23_address0                            |  14|          3|    8|         24|
    |v147_24_address0                            |  14|          3|    8|         24|
    |v147_25_address0                            |  14|          3|    8|         24|
    |v147_26_address0                            |  14|          3|    8|         24|
    |v147_27_address0                            |  14|          3|    8|         24|
    |v147_28_address0                            |  14|          3|    8|         24|
    |v147_29_address0                            |  14|          3|    8|         24|
    |v147_2_address0                             |  14|          3|    8|         24|
    |v147_30_address0                            |  14|          3|    8|         24|
    |v147_31_address0                            |  14|          3|    8|         24|
    |v147_3_address0                             |  14|          3|    8|         24|
    |v147_4_address0                             |  14|          3|    8|         24|
    |v147_5_address0                             |  14|          3|    8|         24|
    |v147_6_address0                             |  14|          3|    8|         24|
    |v147_7_address0                             |  14|          3|    8|         24|
    |v147_8_address0                             |  14|          3|    8|         24|
    |v147_9_address0                             |  14|          3|    8|         24|
    |v147_address0                               |  14|          3|    8|         24|
    |v148_1_address0                             |  14|          3|    9|         27|
    |v148_2_address0                             |  14|          3|    9|         27|
    |v148_3_address0                             |  14|          3|    9|         27|
    |v148_4_address0                             |  14|          3|    9|         27|
    |v148_5_address0                             |  14|          3|    9|         27|
    |v148_6_address0                             |  14|          3|    9|         27|
    |v148_7_address0                             |  14|          3|    9|         27|
    |v148_address0                               |  14|          3|    9|         27|
    |v149_fu_178                                 |   9|          2|    6|         12|
    |v150_fu_170                                 |   9|          2|    5|         10|
    |v151_fu_166                                 |   9|          2|    5|         10|
    |v274_0_blk_n                                |   9|          2|    1|          2|
    |v274_1_blk_n                                |   9|          2|    1|          2|
    |v274_2_blk_n                                |   9|          2|    1|          2|
    |v274_3_blk_n                                |   9|          2|    1|          2|
    |v276_0_blk_n                                |   9|          2|    1|          2|
    |v276_1_blk_n                                |   9|          2|    1|          2|
    |v276_2_blk_n                                |   9|          2|    1|          2|
    |v276_3_blk_n                                |   9|          2|    1|          2|
    |v276_4_blk_n                                |   9|          2|    1|          2|
    |v276_5_blk_n                                |   9|          2|    1|          2|
    |v276_6_blk_n                                |   9|          2|    1|          2|
    |v276_7_blk_n                                |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |1876|        388| 2080|       7413|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |add8679_fu_186                              |  32|   0|   32|          0|
    |add86_181_fu_190                            |  32|   0|   32|          0|
    |add86_283_fu_194                            |  32|   0|   32|          0|
    |add86_385_fu_198                            |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  12|   0|   12|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_empty_325_reg_1539     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_326_reg_1549     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_327_reg_1559     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_328_reg_1569     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_329_reg_1579     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_330_reg_1589     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_331_reg_1599     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_332_reg_1479     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_333_reg_1489     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_334_reg_1499     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_335_reg_1509     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_336_reg_1639     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_337_reg_1519     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_338_reg_1529     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_339_reg_1609     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_340_reg_1439     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_341_reg_1629     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_342_reg_1449     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_343_reg_1459     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_344_reg_1469     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter0_empty_345_reg_1619     |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v146_load_13_reg_1649  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v146_load_22_reg_1658  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v146_load_31_reg_1667  |  32|   0|   32|          0|
    |cmp21_reg_2518                              |   1|   0|    1|          0|
    |cmp39_reg_2514                              |   1|   0|    1|          0|
    |empty_325_reg_1539                          |  32|   0|   32|          0|
    |empty_326_reg_1549                          |  32|   0|   32|          0|
    |empty_327_reg_1559                          |  32|   0|   32|          0|
    |empty_328_reg_1569                          |  32|   0|   32|          0|
    |empty_329_reg_1579                          |  32|   0|   32|          0|
    |empty_330_reg_1589                          |  32|   0|   32|          0|
    |empty_331_reg_1599                          |  32|   0|   32|          0|
    |empty_332_reg_1479                          |  32|   0|   32|          0|
    |empty_333_reg_1489                          |  32|   0|   32|          0|
    |empty_334_reg_1499                          |  32|   0|   32|          0|
    |empty_335_reg_1509                          |  32|   0|   32|          0|
    |empty_337_reg_1519                          |  32|   0|   32|          0|
    |empty_338_reg_1529                          |  32|   0|   32|          0|
    |empty_340_reg_1439                          |  32|   0|   32|          0|
    |empty_342_reg_1449                          |  32|   0|   32|          0|
    |empty_343_reg_1459                          |  32|   0|   32|          0|
    |empty_344_reg_1469                          |  32|   0|   32|          0|
    |empty_reg_2508                              |   4|   0|    4|          0|
    |icmp_ln342_reg_2484                         |   1|   0|    1|          0|
    |icmp_ln344_1_reg_3119                       |   1|   0|    1|          0|
    |icmp_ln360_reg_2901                         |   1|   0|    1|          0|
    |icmp_ln360_reg_2901_pp0_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln367_reg_2802                         |   1|   0|    1|          0|
    |indvar_flatten20_fu_182                     |  14|   0|   14|          0|
    |indvar_flatten_fu_174                       |  10|   0|   10|          0|
    |or_ln343_reg_2497                           |   1|   0|    1|          0|
    |reg_1810                                    |  32|   0|   32|          0|
    |reg_1816                                    |  32|   0|   32|          0|
    |reg_1822                                    |  32|   0|   32|          0|
    |reg_1840                                    |  32|   0|   32|          0|
    |reg_1846                                    |  32|   0|   32|          0|
    |reg_1852                                    |  32|   0|   32|          0|
    |reg_1858                                    |  32|   0|   32|          0|
    |reg_1864                                    |  32|   0|   32|          0|
    |reg_1870                                    |  32|   0|   32|          0|
    |reg_1882                                    |  32|   0|   32|          0|
    |reg_1888                                    |  32|   0|   32|          0|
    |select_ln343_reg_2501                       |   5|   0|    5|          0|
    |tmp19_reg_3374                              |  32|   0|   32|          0|
    |tmp21_reg_3354                              |  32|   0|   32|          0|
    |tmp_s_reg_3266                              |   4|   0|    6|          2|
    |trunc_ln343_reg_2488                        |   5|   0|    5|          0|
    |trunc_ln343_reg_2488_pp0_iter1_reg          |   5|   0|    5|          0|
    |v146_addr_1_reg_3278                        |   9|   0|   11|          2|
    |v146_addr_1_reg_3278_pp0_iter2_reg          |   9|   0|   11|          2|
    |v146_addr_2_reg_3294                        |   9|   0|   11|          2|
    |v146_addr_2_reg_3294_pp0_iter2_reg          |   9|   0|   11|          2|
    |v146_addr_3_reg_3288                        |   9|   0|   11|          2|
    |v146_addr_3_reg_3288_pp0_iter2_reg          |   9|   0|   11|          2|
    |v146_addr_reg_3272                          |   9|   0|   11|          2|
    |v146_addr_reg_3272_pp0_iter2_reg            |   9|   0|   11|          2|
    |v146_load_1_reg_3304                        |  32|   0|   32|          0|
    |v146_load_reg_3299                          |  32|   0|   32|          0|
    |v147_10_addr_reg_2732                       |   8|   0|    8|          0|
    |v147_11_addr_reg_2737                       |   8|   0|    8|          0|
    |v147_12_addr_reg_2821                       |   8|   0|    8|          0|
    |v147_13_addr_reg_2742                       |   8|   0|    8|          0|
    |v147_14_addr_reg_2747                       |   8|   0|    8|          0|
    |v147_15_addr_reg_2752                       |   8|   0|    8|          0|
    |v147_16_addr_reg_2826                       |   8|   0|    8|          0|
    |v147_17_addr_reg_2757                       |   8|   0|    8|          0|
    |v147_18_addr_reg_2762                       |   8|   0|    8|          0|
    |v147_19_addr_reg_2767                       |   8|   0|    8|          0|
    |v147_1_addr_reg_2697                        |   8|   0|    8|          0|
    |v147_20_addr_reg_2831                       |   8|   0|    8|          0|
    |v147_21_addr_reg_2772                       |   8|   0|    8|          0|
    |v147_22_addr_reg_2777                       |   8|   0|    8|          0|
    |v147_23_addr_reg_2782                       |   8|   0|    8|          0|
    |v147_24_addr_reg_2836                       |   8|   0|    8|          0|
    |v147_25_addr_reg_2787                       |   8|   0|    8|          0|
    |v147_26_addr_reg_2792                       |   8|   0|    8|          0|
    |v147_27_addr_reg_2797                       |   8|   0|    8|          0|
    |v147_28_addr_reg_2841                       |   8|   0|    8|          0|
    |v147_29_addr_reg_2846                       |   8|   0|    8|          0|
    |v147_2_addr_reg_2702                        |   8|   0|    8|          0|
    |v147_30_addr_reg_2851                       |   8|   0|    8|          0|
    |v147_31_addr_reg_2856                       |   8|   0|    8|          0|
    |v147_3_addr_reg_2707                        |   8|   0|    8|          0|
    |v147_4_addr_reg_2811                        |   8|   0|    8|          0|
    |v147_5_addr_reg_2712                        |   8|   0|    8|          0|
    |v147_6_addr_reg_2717                        |   8|   0|    8|          0|
    |v147_7_addr_reg_2722                        |   8|   0|    8|          0|
    |v147_8_addr_reg_2816                        |   8|   0|    8|          0|
    |v147_9_addr_reg_2727                        |   8|   0|    8|          0|
    |v147_addr_reg_2806                          |   8|   0|    8|          0|
    |v148_1_addr_reg_2866                        |   9|   0|    9|          0|
    |v148_2_addr_reg_2871                        |   9|   0|    9|          0|
    |v148_3_addr_reg_2876                        |   9|   0|    9|          0|
    |v148_4_addr_reg_2881                        |   9|   0|    9|          0|
    |v148_5_addr_reg_2886                        |   9|   0|    9|          0|
    |v148_6_addr_reg_2891                        |   9|   0|    9|          0|
    |v148_7_addr_reg_2896                        |   9|   0|    9|          0|
    |v148_addr_reg_2861                          |   9|   0|    9|          0|
    |v149_fu_178                                 |   6|   0|    6|          0|
    |v150_fu_170                                 |   5|   0|    5|          0|
    |v151_fu_166                                 |   5|   0|    5|          0|
    |v156_1_reg_3135                             |  32|   0|   32|          0|
    |v156_2_reg_3146                             |  32|   0|   32|          0|
    |v156_3_reg_3158                             |  32|   0|   32|          0|
    |v156_4_reg_3169                             |  32|   0|   32|          0|
    |v156_5_reg_3180                             |  32|   0|   32|          0|
    |v156_6_reg_3192                             |  32|   0|   32|          0|
    |v156_7_reg_3204                             |  32|   0|   32|          0|
    |v156_reg_3123                               |  32|   0|   32|          0|
    |v158_22_reg_3216                            |  32|   0|   32|          0|
    |v158_2_reg_3153                             |  32|   0|   32|          0|
    |v158_37_reg_3221                            |  32|   0|   32|          0|
    |v158_3_reg_3164                             |  32|   0|   32|          0|
    |v158_4_reg_3175                             |  32|   0|   32|          0|
    |v158_52_reg_3226                            |  32|   0|   32|          0|
    |v158_5_reg_3187                             |  32|   0|   32|          0|
    |v158_6_reg_3199                             |  32|   0|   32|          0|
    |v158_7_reg_3211                             |  32|   0|   32|          0|
    |v158_reg_3130                               |  32|   0|   32|          0|
    |v160_10_reg_3339                            |  32|   0|   32|          0|
    |v160_11_reg_3246                            |  32|   0|   32|          0|
    |v160_1_reg_3231                             |  32|   0|   32|          0|
    |v160_20_reg_3261                            |  32|   0|   32|          0|
    |v160_24_reg_3236                            |  32|   0|   32|          0|
    |v160_25_reg_3319                            |  32|   0|   32|          0|
    |zext_ln356_1_reg_2522                       |   8|   0|   64|         56|
    |icmp_ln342_reg_2484                         |  64|  32|    1|          0|
    |icmp_ln344_1_reg_3119                       |  64|  32|    1|          0|
    |icmp_ln367_reg_2802                         |  64|  32|    1|          0|
    |or_ln343_reg_2497                           |  64|  32|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |3440| 128| 3262|         74|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|        node11|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|        node11|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|        node11|  return value|
|v276_0_dout            |   in|   32|     ap_fifo|        v276_0|       pointer|
|v276_0_num_data_valid  |   in|   10|     ap_fifo|        v276_0|       pointer|
|v276_0_fifo_cap        |   in|   10|     ap_fifo|        v276_0|       pointer|
|v276_0_empty_n         |   in|    1|     ap_fifo|        v276_0|       pointer|
|v276_0_read            |  out|    1|     ap_fifo|        v276_0|       pointer|
|v276_1_dout            |   in|   32|     ap_fifo|        v276_1|       pointer|
|v276_1_num_data_valid  |   in|   10|     ap_fifo|        v276_1|       pointer|
|v276_1_fifo_cap        |   in|   10|     ap_fifo|        v276_1|       pointer|
|v276_1_empty_n         |   in|    1|     ap_fifo|        v276_1|       pointer|
|v276_1_read            |  out|    1|     ap_fifo|        v276_1|       pointer|
|v276_2_dout            |   in|   32|     ap_fifo|        v276_2|       pointer|
|v276_2_num_data_valid  |   in|   10|     ap_fifo|        v276_2|       pointer|
|v276_2_fifo_cap        |   in|   10|     ap_fifo|        v276_2|       pointer|
|v276_2_empty_n         |   in|    1|     ap_fifo|        v276_2|       pointer|
|v276_2_read            |  out|    1|     ap_fifo|        v276_2|       pointer|
|v276_3_dout            |   in|   32|     ap_fifo|        v276_3|       pointer|
|v276_3_num_data_valid  |   in|   10|     ap_fifo|        v276_3|       pointer|
|v276_3_fifo_cap        |   in|   10|     ap_fifo|        v276_3|       pointer|
|v276_3_empty_n         |   in|    1|     ap_fifo|        v276_3|       pointer|
|v276_3_read            |  out|    1|     ap_fifo|        v276_3|       pointer|
|v276_4_dout            |   in|   32|     ap_fifo|        v276_4|       pointer|
|v276_4_num_data_valid  |   in|   10|     ap_fifo|        v276_4|       pointer|
|v276_4_fifo_cap        |   in|   10|     ap_fifo|        v276_4|       pointer|
|v276_4_empty_n         |   in|    1|     ap_fifo|        v276_4|       pointer|
|v276_4_read            |  out|    1|     ap_fifo|        v276_4|       pointer|
|v276_5_dout            |   in|   32|     ap_fifo|        v276_5|       pointer|
|v276_5_num_data_valid  |   in|   10|     ap_fifo|        v276_5|       pointer|
|v276_5_fifo_cap        |   in|   10|     ap_fifo|        v276_5|       pointer|
|v276_5_empty_n         |   in|    1|     ap_fifo|        v276_5|       pointer|
|v276_5_read            |  out|    1|     ap_fifo|        v276_5|       pointer|
|v276_6_dout            |   in|   32|     ap_fifo|        v276_6|       pointer|
|v276_6_num_data_valid  |   in|   10|     ap_fifo|        v276_6|       pointer|
|v276_6_fifo_cap        |   in|   10|     ap_fifo|        v276_6|       pointer|
|v276_6_empty_n         |   in|    1|     ap_fifo|        v276_6|       pointer|
|v276_6_read            |  out|    1|     ap_fifo|        v276_6|       pointer|
|v276_7_dout            |   in|   32|     ap_fifo|        v276_7|       pointer|
|v276_7_num_data_valid  |   in|   10|     ap_fifo|        v276_7|       pointer|
|v276_7_fifo_cap        |   in|   10|     ap_fifo|        v276_7|       pointer|
|v276_7_empty_n         |   in|    1|     ap_fifo|        v276_7|       pointer|
|v276_7_read            |  out|    1|     ap_fifo|        v276_7|       pointer|
|v143_0_0_address0      |  out|    8|   ap_memory|      v143_0_0|         array|
|v143_0_0_ce0           |  out|    1|   ap_memory|      v143_0_0|         array|
|v143_0_0_q0            |   in|   32|   ap_memory|      v143_0_0|         array|
|v143_0_1_address0      |  out|    8|   ap_memory|      v143_0_1|         array|
|v143_0_1_ce0           |  out|    1|   ap_memory|      v143_0_1|         array|
|v143_0_1_q0            |   in|   32|   ap_memory|      v143_0_1|         array|
|v143_0_2_address0      |  out|    8|   ap_memory|      v143_0_2|         array|
|v143_0_2_ce0           |  out|    1|   ap_memory|      v143_0_2|         array|
|v143_0_2_q0            |   in|   32|   ap_memory|      v143_0_2|         array|
|v143_0_3_address0      |  out|    8|   ap_memory|      v143_0_3|         array|
|v143_0_3_ce0           |  out|    1|   ap_memory|      v143_0_3|         array|
|v143_0_3_q0            |   in|   32|   ap_memory|      v143_0_3|         array|
|v143_1_0_address0      |  out|    8|   ap_memory|      v143_1_0|         array|
|v143_1_0_ce0           |  out|    1|   ap_memory|      v143_1_0|         array|
|v143_1_0_q0            |   in|   32|   ap_memory|      v143_1_0|         array|
|v143_1_1_address0      |  out|    8|   ap_memory|      v143_1_1|         array|
|v143_1_1_ce0           |  out|    1|   ap_memory|      v143_1_1|         array|
|v143_1_1_q0            |   in|   32|   ap_memory|      v143_1_1|         array|
|v143_1_2_address0      |  out|    8|   ap_memory|      v143_1_2|         array|
|v143_1_2_ce0           |  out|    1|   ap_memory|      v143_1_2|         array|
|v143_1_2_q0            |   in|   32|   ap_memory|      v143_1_2|         array|
|v143_1_3_address0      |  out|    8|   ap_memory|      v143_1_3|         array|
|v143_1_3_ce0           |  out|    1|   ap_memory|      v143_1_3|         array|
|v143_1_3_q0            |   in|   32|   ap_memory|      v143_1_3|         array|
|v143_2_0_address0      |  out|    8|   ap_memory|      v143_2_0|         array|
|v143_2_0_ce0           |  out|    1|   ap_memory|      v143_2_0|         array|
|v143_2_0_q0            |   in|   32|   ap_memory|      v143_2_0|         array|
|v143_2_1_address0      |  out|    8|   ap_memory|      v143_2_1|         array|
|v143_2_1_ce0           |  out|    1|   ap_memory|      v143_2_1|         array|
|v143_2_1_q0            |   in|   32|   ap_memory|      v143_2_1|         array|
|v143_2_2_address0      |  out|    8|   ap_memory|      v143_2_2|         array|
|v143_2_2_ce0           |  out|    1|   ap_memory|      v143_2_2|         array|
|v143_2_2_q0            |   in|   32|   ap_memory|      v143_2_2|         array|
|v143_2_3_address0      |  out|    8|   ap_memory|      v143_2_3|         array|
|v143_2_3_ce0           |  out|    1|   ap_memory|      v143_2_3|         array|
|v143_2_3_q0            |   in|   32|   ap_memory|      v143_2_3|         array|
|v143_3_0_address0      |  out|    8|   ap_memory|      v143_3_0|         array|
|v143_3_0_ce0           |  out|    1|   ap_memory|      v143_3_0|         array|
|v143_3_0_q0            |   in|   32|   ap_memory|      v143_3_0|         array|
|v143_3_1_address0      |  out|    8|   ap_memory|      v143_3_1|         array|
|v143_3_1_ce0           |  out|    1|   ap_memory|      v143_3_1|         array|
|v143_3_1_q0            |   in|   32|   ap_memory|      v143_3_1|         array|
|v143_3_2_address0      |  out|    8|   ap_memory|      v143_3_2|         array|
|v143_3_2_ce0           |  out|    1|   ap_memory|      v143_3_2|         array|
|v143_3_2_q0            |   in|   32|   ap_memory|      v143_3_2|         array|
|v143_3_3_address0      |  out|    8|   ap_memory|      v143_3_3|         array|
|v143_3_3_ce0           |  out|    1|   ap_memory|      v143_3_3|         array|
|v143_3_3_q0            |   in|   32|   ap_memory|      v143_3_3|         array|
|v143_4_0_address0      |  out|    8|   ap_memory|      v143_4_0|         array|
|v143_4_0_ce0           |  out|    1|   ap_memory|      v143_4_0|         array|
|v143_4_0_q0            |   in|   32|   ap_memory|      v143_4_0|         array|
|v143_4_1_address0      |  out|    8|   ap_memory|      v143_4_1|         array|
|v143_4_1_ce0           |  out|    1|   ap_memory|      v143_4_1|         array|
|v143_4_1_q0            |   in|   32|   ap_memory|      v143_4_1|         array|
|v143_4_2_address0      |  out|    8|   ap_memory|      v143_4_2|         array|
|v143_4_2_ce0           |  out|    1|   ap_memory|      v143_4_2|         array|
|v143_4_2_q0            |   in|   32|   ap_memory|      v143_4_2|         array|
|v143_4_3_address0      |  out|    8|   ap_memory|      v143_4_3|         array|
|v143_4_3_ce0           |  out|    1|   ap_memory|      v143_4_3|         array|
|v143_4_3_q0            |   in|   32|   ap_memory|      v143_4_3|         array|
|v143_5_0_address0      |  out|    8|   ap_memory|      v143_5_0|         array|
|v143_5_0_ce0           |  out|    1|   ap_memory|      v143_5_0|         array|
|v143_5_0_q0            |   in|   32|   ap_memory|      v143_5_0|         array|
|v143_5_1_address0      |  out|    8|   ap_memory|      v143_5_1|         array|
|v143_5_1_ce0           |  out|    1|   ap_memory|      v143_5_1|         array|
|v143_5_1_q0            |   in|   32|   ap_memory|      v143_5_1|         array|
|v143_5_2_address0      |  out|    8|   ap_memory|      v143_5_2|         array|
|v143_5_2_ce0           |  out|    1|   ap_memory|      v143_5_2|         array|
|v143_5_2_q0            |   in|   32|   ap_memory|      v143_5_2|         array|
|v143_5_3_address0      |  out|    8|   ap_memory|      v143_5_3|         array|
|v143_5_3_ce0           |  out|    1|   ap_memory|      v143_5_3|         array|
|v143_5_3_q0            |   in|   32|   ap_memory|      v143_5_3|         array|
|v143_6_0_address0      |  out|    8|   ap_memory|      v143_6_0|         array|
|v143_6_0_ce0           |  out|    1|   ap_memory|      v143_6_0|         array|
|v143_6_0_q0            |   in|   32|   ap_memory|      v143_6_0|         array|
|v143_6_1_address0      |  out|    8|   ap_memory|      v143_6_1|         array|
|v143_6_1_ce0           |  out|    1|   ap_memory|      v143_6_1|         array|
|v143_6_1_q0            |   in|   32|   ap_memory|      v143_6_1|         array|
|v143_6_2_address0      |  out|    8|   ap_memory|      v143_6_2|         array|
|v143_6_2_ce0           |  out|    1|   ap_memory|      v143_6_2|         array|
|v143_6_2_q0            |   in|   32|   ap_memory|      v143_6_2|         array|
|v143_6_3_address0      |  out|    8|   ap_memory|      v143_6_3|         array|
|v143_6_3_ce0           |  out|    1|   ap_memory|      v143_6_3|         array|
|v143_6_3_q0            |   in|   32|   ap_memory|      v143_6_3|         array|
|v143_7_0_address0      |  out|    8|   ap_memory|      v143_7_0|         array|
|v143_7_0_ce0           |  out|    1|   ap_memory|      v143_7_0|         array|
|v143_7_0_q0            |   in|   32|   ap_memory|      v143_7_0|         array|
|v143_7_1_address0      |  out|    8|   ap_memory|      v143_7_1|         array|
|v143_7_1_ce0           |  out|    1|   ap_memory|      v143_7_1|         array|
|v143_7_1_q0            |   in|   32|   ap_memory|      v143_7_1|         array|
|v143_7_2_address0      |  out|    8|   ap_memory|      v143_7_2|         array|
|v143_7_2_ce0           |  out|    1|   ap_memory|      v143_7_2|         array|
|v143_7_2_q0            |   in|   32|   ap_memory|      v143_7_2|         array|
|v143_7_3_address0      |  out|    8|   ap_memory|      v143_7_3|         array|
|v143_7_3_ce0           |  out|    1|   ap_memory|      v143_7_3|         array|
|v143_7_3_q0            |   in|   32|   ap_memory|      v143_7_3|         array|
|v274_0_din             |  out|   32|     ap_fifo|        v274_0|       pointer|
|v274_0_num_data_valid  |   in|   10|     ap_fifo|        v274_0|       pointer|
|v274_0_fifo_cap        |   in|   10|     ap_fifo|        v274_0|       pointer|
|v274_0_full_n          |   in|    1|     ap_fifo|        v274_0|       pointer|
|v274_0_write           |  out|    1|     ap_fifo|        v274_0|       pointer|
|v274_1_din             |  out|   32|     ap_fifo|        v274_1|       pointer|
|v274_1_num_data_valid  |   in|   10|     ap_fifo|        v274_1|       pointer|
|v274_1_fifo_cap        |   in|   10|     ap_fifo|        v274_1|       pointer|
|v274_1_full_n          |   in|    1|     ap_fifo|        v274_1|       pointer|
|v274_1_write           |  out|    1|     ap_fifo|        v274_1|       pointer|
|v274_2_din             |  out|   32|     ap_fifo|        v274_2|       pointer|
|v274_2_num_data_valid  |   in|   10|     ap_fifo|        v274_2|       pointer|
|v274_2_fifo_cap        |   in|   10|     ap_fifo|        v274_2|       pointer|
|v274_2_full_n          |   in|    1|     ap_fifo|        v274_2|       pointer|
|v274_2_write           |  out|    1|     ap_fifo|        v274_2|       pointer|
|v274_3_din             |  out|   32|     ap_fifo|        v274_3|       pointer|
|v274_3_num_data_valid  |   in|   10|     ap_fifo|        v274_3|       pointer|
|v274_3_fifo_cap        |   in|   10|     ap_fifo|        v274_3|       pointer|
|v274_3_full_n          |   in|    1|     ap_fifo|        v274_3|       pointer|
|v274_3_write           |  out|    1|     ap_fifo|        v274_3|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

