{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521525792875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521525792883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 20 14:03:11 2018 " "Processing started: Tue Mar 20 14:03:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521525792883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525792883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_flash_test -c spi_flash_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_flash_test -c spi_flash_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525792883 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521525794321 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521525794321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_ctrl " "Found entity 1: spi_flash_ctrl" {  } { { "src/spi_flash_ctrl.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_ctrl.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_test.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_test " "Found entity 1: spi_flash_test" {  } { { "src/spi_flash_test.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "src/spi_master.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_master.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_top " "Found entity 1: spi_flash_top" {  } { { "src/spi_flash_top.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_top.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file src/spi_flash_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/spi_flash_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/spi_flash_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_flash_cmd " "Found entity 1: spi_flash_cmd" {  } { { "src/spi_flash_cmd.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_cmd.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/seg_scan.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/seg_decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804692 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/key_debounce.v " "Can't analyze file -- file src/key_debounce.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1521525804705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521525804711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804711 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_flash_test " "Elaborating entity \"spi_flash_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521525804819 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flash_bulk_erase spi_flash_test.v(104) " "Verilog HDL Always Construct warning at spi_flash_test.v(104): inferring latch(es) for variable \"flash_bulk_erase\", which holds its previous value in one or more paths through the always construct" {  } { { "src/spi_flash_test.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1521525804827 "|spi_flash_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flash_bulk_erase spi_flash_test.v(104) " "Inferred latch for \"flash_bulk_erase\" at spi_flash_test.v(104)" {  } { { "src/spi_flash_test.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525804833 "|spi_flash_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m0\"" {  } { { "src/spi_flash_test.v" "ax_debounce_m0" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525804861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:seg_decoder_m0\"" {  } { { "src/spi_flash_test.v" "seg_decoder_m0" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525804871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_scan:seg_scan_m0\"" {  } { { "src/spi_flash_test.v" "seg_scan_m0" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525804879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_top spi_flash_top:spi_flash_top_m0 " "Elaborating entity \"spi_flash_top\" for hierarchy \"spi_flash_top:spi_flash_top_m0\"" {  } { { "src/spi_flash_test.v" "spi_flash_top_m0" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525804891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_ctrl spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0 " "Elaborating entity \"spi_flash_ctrl\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_flash_ctrl:spi_flash_ctrl_m0\"" {  } { { "src/spi_flash_top.v" "spi_flash_ctrl_m0" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525804904 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(148) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(148): all case item expressions in this case statement are onehot" {  } { { "src/spi_flash_ctrl.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_ctrl.v" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521525804906 "|spi_flash_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(171) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(171): all case item expressions in this case statement are onehot" {  } { { "src/spi_flash_ctrl.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_ctrl.v" 171 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521525804906 "|spi_flash_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_flash_ctrl.v(230) " "Verilog HDL Case Statement information at spi_flash_ctrl.v(230): all case item expressions in this case statement are onehot" {  } { { "src/spi_flash_ctrl.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_ctrl.v" 230 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1521525804907 "|spi_flash_test|spi_flash_top:spi_flash_top_m0|spi_flash_ctrl:spi_flash_ctrl_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_flash_cmd spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0 " "Elaborating entity \"spi_flash_cmd\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_flash_cmd:spi_flash_cmd_m0\"" {  } { { "src/spi_flash_top.v" "spi_flash_cmd_m0" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525804923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"spi_flash_top:spi_flash_top_m0\|spi_master:spi_master_m0\"" {  } { { "src/spi_flash_top.v" "spi_master_m0" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_top.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525804943 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/seg_scan.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/seg_scan.v" 77 -1 0 } } { "src/spi_flash_ctrl.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_ctrl.v" 148 -1 0 } } { "src/ax_debounce.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/ax_debounce.v" 39 -1 0 } } { "src/ax_debounce.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/ax_debounce.v" 51 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1521525805852 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1521525805852 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "src/spi_flash_test.v" "" { Text "D:/intel_project/AX301/demo/08_spi_flash_test/src/spi_flash_test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1521525805966 "|spi_flash_test|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1521525805966 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521525806075 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1521525806752 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521525807101 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521525807101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521525807383 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521525807383 ""} { "Info" "ICUT_CUT_TM_LCELLS" "389 " "Implemented 389 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521525807383 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521525807383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "661 " "Peak virtual memory: 661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521525807400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 14:03:27 2018 " "Processing ended: Tue Mar 20 14:03:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521525807400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521525807400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521525807400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521525807400 ""}
