Reading OpenROAD database at '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/43-openroad-resizertimingpostgrt/dynamic_noise_reduction.odb'…
Reading library file at '/foss/pdks/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.12/dist-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   dynamic_noise_reduction
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     4633
Number of terminals:      52
Number of snets:          2
Number of nets:           3305

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 297.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 96918.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 10140.
[INFO DRT-0033] via shape region query size = 2781.
[INFO DRT-0033] met2 shape region query size = 958.
[INFO DRT-0033] via2 shape region query size = 2163.
[INFO DRT-0033] met3 shape region query size = 946.
[INFO DRT-0033] via3 shape region query size = 2163.
[INFO DRT-0033] met4 shape region query size = 379.
[INFO DRT-0033] via4 shape region query size = 200.
[INFO DRT-0033] met5 shape region query size = 70.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1172 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 291 unique inst patterns.
[INFO DRT-0084]   Complete 1872 groups.
#scanned instances     = 4633
#unique  instances     = 297
#stdCellGenAp          = 8601
#stdCellValidPlanarAp  = 56
#stdCellValidViaAp     = 6739
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 11590
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:45, elapsed time = 00:00:22, memory = 159.54 (MB), peak = 159.54 (MB)

[INFO DRT-0157] Number of guides:     21808

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 8154.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 6057.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2885.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 95.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 19.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 11058 vertical wires in 1 frboxes and 6152 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 892 vertical wires in 1 frboxes and 1730 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 210.23 (MB), peak = 210.23 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 210.23 (MB), peak = 210.23 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 367.30 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 364.51 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:03, memory = 299.29 (MB).
    Completing 40% with 255 violations.
    elapsed time = 00:00:07, memory = 444.67 (MB).
    Completing 50% with 255 violations.
    elapsed time = 00:00:08, memory = 419.93 (MB).
    Completing 60% with 568 violations.
    elapsed time = 00:00:10, memory = 416.57 (MB).
    Completing 70% with 568 violations.
    elapsed time = 00:00:12, memory = 457.56 (MB).
    Completing 80% with 568 violations.
    elapsed time = 00:00:15, memory = 458.33 (MB).
    Completing 90% with 874 violations.
    elapsed time = 00:00:18, memory = 526.14 (MB).
    Completing 100% with 1178 violations.
    elapsed time = 00:00:20, memory = 497.32 (MB).
[INFO DRT-0199]   Number of violations = 1313.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      3      0      0      0
Metal Spacing       41      0    281     23     12
Min Hole             0      0      4      0      0
Recheck              1      0    102     31      1
Short                0      3    768     43      0
[INFO DRT-0267] cpu time = 00:01:47, elapsed time = 00:00:21, memory = 817.07 (MB), peak = 817.07 (MB)
Total wire length = 84334 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39704 um.
Total wire length on LAYER met2 = 40639 um.
Total wire length on LAYER met3 = 2449 um.
Total wire length on LAYER met4 = 1542 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22731.
Up-via summary (total 22731):

------------------------
 FR_MASTERSLICE        0
            li1    11580
           met1    10933
           met2      181
           met3       37
           met4        0
------------------------
                   22731


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1313 violations.
    elapsed time = 00:00:00, memory = 818.36 (MB).
    Completing 20% with 1313 violations.
    elapsed time = 00:00:01, memory = 818.36 (MB).
    Completing 30% with 1313 violations.
    elapsed time = 00:00:04, memory = 824.80 (MB).
    Completing 40% with 1271 violations.
    elapsed time = 00:00:06, memory = 834.34 (MB).
    Completing 50% with 1271 violations.
    elapsed time = 00:00:08, memory = 836.40 (MB).
    Completing 60% with 1138 violations.
    elapsed time = 00:00:09, memory = 836.40 (MB).
    Completing 70% with 1138 violations.
    elapsed time = 00:00:12, memory = 878.94 (MB).
    Completing 80% with 1138 violations.
    elapsed time = 00:00:13, memory = 878.94 (MB).
    Completing 90% with 893 violations.
    elapsed time = 00:00:17, memory = 882.62 (MB).
    Completing 100% with 732 violations.
    elapsed time = 00:00:18, memory = 882.88 (MB).
[INFO DRT-0199]   Number of violations = 732.
Viol/Layer        mcon   met1   met2
Cut Spacing          2      0      0
Metal Spacing        0    178     29
Short                0    512     11
[INFO DRT-0267] cpu time = 00:01:42, elapsed time = 00:00:19, memory = 885.72 (MB), peak = 914.00 (MB)
Total wire length = 83912 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39447 um.
Total wire length on LAYER met2 = 40472 um.
Total wire length on LAYER met3 = 2505 um.
Total wire length on LAYER met4 = 1487 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22685.
Up-via summary (total 22685):

------------------------
 FR_MASTERSLICE        0
            li1    11570
           met1    10901
           met2      181
           met3       33
           met4        0
------------------------
                   22685


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 732 violations.
    elapsed time = 00:00:00, memory = 885.72 (MB).
    Completing 20% with 732 violations.
    elapsed time = 00:00:00, memory = 886.75 (MB).
    Completing 30% with 732 violations.
    elapsed time = 00:00:03, memory = 886.75 (MB).
    Completing 40% with 697 violations.
    elapsed time = 00:00:04, memory = 886.99 (MB).
    Completing 50% with 697 violations.
    elapsed time = 00:00:07, memory = 886.99 (MB).
    Completing 60% with 775 violations.
    elapsed time = 00:00:09, memory = 886.99 (MB).
    Completing 70% with 775 violations.
    elapsed time = 00:00:12, memory = 886.99 (MB).
    Completing 80% with 775 violations.
    elapsed time = 00:00:15, memory = 886.99 (MB).
    Completing 90% with 825 violations.
    elapsed time = 00:00:18, memory = 890.86 (MB).
    Completing 100% with 720 violations.
    elapsed time = 00:00:21, memory = 890.86 (MB).
[INFO DRT-0199]   Number of violations = 720.
Viol/Layer        met1   met2
Metal Spacing      160     13
Short              515     32
[INFO DRT-0267] cpu time = 00:01:35, elapsed time = 00:00:21, memory = 890.86 (MB), peak = 914.00 (MB)
Total wire length = 83794 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 39347 um.
Total wire length on LAYER met2 = 40481 um.
Total wire length on LAYER met3 = 2463 um.
Total wire length on LAYER met4 = 1502 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 22659.
Up-via summary (total 22659):

------------------------
 FR_MASTERSLICE        0
            li1    11570
           met1    10878
           met2      177
           met3       34
           met4        0
------------------------
                   22659


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 720 violations.
    elapsed time = 00:00:00, memory = 891.89 (MB).
    Completing 20% with 720 violations.
    elapsed time = 00:00:00, memory = 891.89 (MB).
    Completing 30% with 720 violations.
    elapsed time = 00:00:03, memory = 891.89 (MB).
    Completing 40% with 564 violations.
    elapsed time = 00:00:05, memory = 913.02 (MB).
    Completing 50% with 564 violations.
    elapsed time = 00:00:05, memory = 913.02 (MB).
    Completing 60% with 375 violations.
    elapsed time = 00:00:06, memory = 913.02 (MB).
    Completing 70% with 375 violations.
    elapsed time = 00:00:07, memory = 913.02 (MB).
    Completing 80% with 375 violations.
    elapsed time = 00:00:09, memory = 913.02 (MB).
    Completing 90% with 203 violations.
    elapsed time = 00:00:10, memory = 913.34 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:11, memory = 913.34 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2
Metal Spacing        7      3
Short               10      0
[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:12, memory = 913.34 (MB), peak = 914.00 (MB)
Total wire length = 83703 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37931 um.
Total wire length on LAYER met2 = 40515 um.
Total wire length on LAYER met3 = 3733 um.
Total wire length on LAYER met4 = 1522 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23067.
Up-via summary (total 23067):

------------------------
 FR_MASTERSLICE        0
            li1    11570
           met1    11051
           met2      410
           met3       36
           met4        0
------------------------
                   23067


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 913.34 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 913.34 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 913.34 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 913.34 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 913.34 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 913.34 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 913.34 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 913.34 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:01, memory = 913.34 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 913.34 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 913.34 (MB), peak = 914.00 (MB)
Total wire length = 83699 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37918 um.
Total wire length on LAYER met2 = 40516 um.
Total wire length on LAYER met3 = 3742 um.
Total wire length on LAYER met4 = 1522 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23068.
Up-via summary (total 23068):

------------------------
 FR_MASTERSLICE        0
            li1    11570
           met1    11050
           met2      412
           met3       36
           met4        0
------------------------
                   23068


[INFO DRT-0198] Complete detail routing.
Total wire length = 83699 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 37918 um.
Total wire length on LAYER met2 = 40516 um.
Total wire length on LAYER met3 = 3742 um.
Total wire length on LAYER met4 = 1522 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 23068.
Up-via summary (total 23068):

------------------------
 FR_MASTERSLICE        0
            li1    11570
           met1    11050
           met2      412
           met3       36
           met4        0
------------------------
                   23068


[INFO DRT-0267] cpu time = 00:05:54, elapsed time = 00:01:15, memory = 913.34 (MB), peak = 914.00 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               204     765.73
  Tap cell                               1144    1431.37
  Antenna cell                             13      32.53
  Clock buffer                              4      88.84
  Timing Repair Buffer                    274    1541.48
  Inverter                                 68     255.24
  Sequential cell                          16     422.91
  Multi-Input combinational cell         2910   21563.18
  Total                                  4633   26101.28
Writing OpenROAD database to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/45-openroad-detailedrouting/dynamic_noise_reduction.odb'…
Writing netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/45-openroad-detailedrouting/dynamic_noise_reduction.nl.v'…
Writing powered netlist to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/45-openroad-detailedrouting/dynamic_noise_reduction.pnl.v'…
Writing layout to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/45-openroad-detailedrouting/dynamic_noise_reduction.def'…
Writing timing constraints to '/home/asic/workspace/asic_project/runs/RUN_2025-05-14_18-35-51/45-openroad-detailedrouting/dynamic_noise_reduction.sdc'…
