// Seed: 2019430343
module module_0 (
    input supply1 module_0
    , id_9,
    input wand id_1,
    output wand id_2,
    input tri id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7
);
  assign id_9 = 1'd0;
  module_2(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
module module_1 (
    output tri   id_0,
    output uwire id_1,
    output uwire id_2,
    input  wand  id_3,
    output wire  id_4
);
  wor  id_6;
  wire id_7;
  module_0(
      id_3, id_6, id_6, id_3, id_6, id_0, id_6, id_6
  );
  assign id_4 = id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_15;
  assign id_1 = 1;
  tri id_16, id_17, id_18, id_19;
  wire id_20;
  always $display;
  for (id_21 = 1'b0 | {1{1}}; id_15; id_16 = 1) genvar id_22;
endmodule
