{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523671821911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523671821919 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 19:10:21 2018 " "Processing started: Fri Apr 13 19:10:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523671821919 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523671821919 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Part5 -c Part5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523671821919 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523671822442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523671822442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part5.sv 1 1 " "Using design file part5.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Part5 " "Found entity 1: Part5" {  } { { "part5.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/part5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523671833850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523671833850 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Part5 " "Elaborating entity \"Part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523671833856 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_3w_5_to_1.sv 2 2 " "Using design file mux_3w_5_to_1.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3w_5_to_1 " "Found entity 1: Mux_3w_5_to_1" {  } { { "mux_3w_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_3w_5_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523671833878 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_3w_5_to_1_testbench " "Found entity 2: Mux_3w_5_to_1_testbench" {  } { { "mux_3w_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_3w_5_to_1.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523671833878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523671833878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3w_5_to_1 Mux_3w_5_to_1:Mux_3w_5_to_1_Part5_4 " "Elaborating entity \"Mux_3w_5_to_1\" for hierarchy \"Mux_3w_5_to_1:Mux_3w_5_to_1_Part5_4\"" {  } { { "part5.sv" "Mux_3w_5_to_1_Part5_4" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/part5.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523671833878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_5_to_1.sv 2 2 " "Using design file mux_5_to_1.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5_to_1 " "Found entity 1: Mux_5_to_1" {  } { { "mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_5_to_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523671833890 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_5_to_1_testbench " "Found entity 2: Mux_5_to_1_testbench" {  } { { "mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_5_to_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523671833890 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523671833890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w0 mux_5_to_1.sv(2) " "Verilog HDL Implicit Net warning at mux_5_to_1.sv(2): created implicit net for \"w0\"" {  } { { "mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_5_to_1.sv" 2 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523671833890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w1 mux_5_to_1.sv(3) " "Verilog HDL Implicit Net warning at mux_5_to_1.sv(3): created implicit net for \"w1\"" {  } { { "mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_5_to_1.sv" 3 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523671833890 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w2 mux_5_to_1.sv(4) " "Verilog HDL Implicit Net warning at mux_5_to_1.sv(4): created implicit net for \"w2\"" {  } { { "mux_5_to_1.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_5_to_1.sv" 4 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523671833890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_5_to_1 Mux_3w_5_to_1:Mux_3w_5_to_1_Part5_4\|Mux_5_to_1:Mux_5_to_1_part5_1 " "Elaborating entity \"Mux_5_to_1\" for hierarchy \"Mux_3w_5_to_1:Mux_3w_5_to_1_Part5_4\|Mux_5_to_1:Mux_5_to_1_part5_1\"" {  } { { "mux_3w_5_to_1.sv" "Mux_5_to_1_part5_1" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/mux_3w_5_to_1.sv" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523671833890 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexhelo.sv 1 1 " "Using design file hexhelo.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexHELO " "Found entity 1: HexHELO" {  } { { "hexhelo.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/hexhelo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523671833901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1523671833901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexHELO HexHELO:HexHELO_Part5_4 " "Elaborating entity \"HexHELO\" for hierarchy \"HexHELO:HexHELO_Part5_4\"" {  } { { "part5.sv" "HexHELO_Part5_4" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/part5.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523671833902 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523671835186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523671836162 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523671836162 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "part5.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/part5.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523671836220 "|Part5|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part5.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/part5.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523671836220 "|Part5|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "part5.sv" "" { Text "C:/Users/Epimetheus/Documents/Digital Systems Design/Labs/HW1/Part5/part5.sv" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523671836220 "|Part5|SW[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523671836220 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523671836220 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523671836220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523671836220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523671836220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "618 " "Peak virtual memory: 618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523671836240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 19:10:36 2018 " "Processing ended: Fri Apr 13 19:10:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523671836240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523671836240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523671836240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523671836240 ""}
