library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity notb is
port(
  b :  in std_logic_vector(3 downto 0);  
  saida  : out std_logic_vector(3 downto 0);   
  overflow:  out std_logic   
);
end notb;
 
architecture arq_notb of notb is
begin  

saida<= not b;
 
end arq_notb;