// Seed: 1559259823
module module_0 (
    input supply0 id_0
);
  initial begin
    id_2 <= 1;
  end
  wand  id_3 = id_0;
  wor   id_4;
  uwire id_5;
  assign id_4 = id_3 ? id_4 !=? id_0 : !id_3;
  assign id_5 = id_0;
  assign id_3 = 1;
  assign id_5 = 1 || id_4;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input  wor  id_1,
    input  tri1 id_2
);
  wire id_4, id_5;
  supply0 id_6 = id_1 == 1;
  tri1 id_7;
  assign id_7 = 1;
  logic [7:0] id_8;
  supply1 id_9 = 1'b0;
  module_0(
      id_1
  );
  assign id_8[1] = 1;
endmodule
