// Seed: 970963844
module module_0;
  parameter id_1 = 1'd0;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd99
) (
    id_1,
    _id_2
);
  input wire _id_2;
  output logic [7:0] id_1;
  module_0 modCall_1 ();
  assign id_1 = id_2;
  wire id_3;
  ;
  assign id_1[id_2] = 1;
endmodule
module module_2 (
    input  tri0 id_0,
    output wire id_1,
    inout  wor  id_2,
    input  wand id_3,
    output wor  id_4,
    output tri0 id_5,
    output tri0 id_6,
    output tri0 id_7
);
  notif0 primCall (id_1, id_2, id_3);
  module_0 modCall_1 ();
endmodule
