--
-- Generated by VASY
--
ENTITY mux_4bits IS
PORT(
  ctrl	: IN BIT;
  a	: IN BIT_VECTOR(3 DOWNTO 0);
  b	: IN BIT_VECTOR(3 DOWNTO 0);
  s	: OUT BIT_VECTOR(3 DOWNTO 0);
  vdd	: IN BIT;
  vss	: IN BIT
);
END mux_4bits;

ARCHITECTURE VBE OF mux_4bits IS

BEGIN

  s <= a WHEN (ctrl = '0') ELSE
     b;
END VBE;
