;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; CTS
CTS__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
CTS__0__MASK EQU 0x08
CTS__0__PC EQU CYREG_PRT0_PC3
CTS__0__PORT EQU 0
CTS__0__SHIFT EQU 3
CTS__AG EQU CYREG_PRT0_AG
CTS__AMUX EQU CYREG_PRT0_AMUX
CTS__BIE EQU CYREG_PRT0_BIE
CTS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CTS__BYP EQU CYREG_PRT0_BYP
CTS__CTL EQU CYREG_PRT0_CTL
CTS__DM0 EQU CYREG_PRT0_DM0
CTS__DM1 EQU CYREG_PRT0_DM1
CTS__DM2 EQU CYREG_PRT0_DM2
CTS__DR EQU CYREG_PRT0_DR
CTS__INP_DIS EQU CYREG_PRT0_INP_DIS
CTS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
CTS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CTS__LCD_EN EQU CYREG_PRT0_LCD_EN
CTS__MASK EQU 0x08
CTS__PORT EQU 0
CTS__PRT EQU CYREG_PRT0_PRT
CTS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CTS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CTS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CTS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CTS__PS EQU CYREG_PRT0_PS
CTS__SHIFT EQU 3
CTS__SLW EQU CYREG_PRT0_SLW

; DSR
DSR__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
DSR__0__MASK EQU 0x20
DSR__0__PC EQU CYREG_PRT0_PC5
DSR__0__PORT EQU 0
DSR__0__SHIFT EQU 5
DSR__AG EQU CYREG_PRT0_AG
DSR__AMUX EQU CYREG_PRT0_AMUX
DSR__BIE EQU CYREG_PRT0_BIE
DSR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DSR__BYP EQU CYREG_PRT0_BYP
DSR__CTL EQU CYREG_PRT0_CTL
DSR__DM0 EQU CYREG_PRT0_DM0
DSR__DM1 EQU CYREG_PRT0_DM1
DSR__DM2 EQU CYREG_PRT0_DM2
DSR__DR EQU CYREG_PRT0_DR
DSR__INP_DIS EQU CYREG_PRT0_INP_DIS
DSR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DSR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DSR__LCD_EN EQU CYREG_PRT0_LCD_EN
DSR__MASK EQU 0x20
DSR__PORT EQU 0
DSR__PRT EQU CYREG_PRT0_PRT
DSR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DSR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DSR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DSR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DSR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DSR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DSR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DSR__PS EQU CYREG_PRT0_PS
DSR__SHIFT EQU 5
DSR__SLW EQU CYREG_PRT0_SLW

; DTR
DTR__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
DTR__0__MASK EQU 0x10
DTR__0__PC EQU CYREG_PRT0_PC4
DTR__0__PORT EQU 0
DTR__0__SHIFT EQU 4
DTR__AG EQU CYREG_PRT0_AG
DTR__AMUX EQU CYREG_PRT0_AMUX
DTR__BIE EQU CYREG_PRT0_BIE
DTR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
DTR__BYP EQU CYREG_PRT0_BYP
DTR__CTL EQU CYREG_PRT0_CTL
DTR__DM0 EQU CYREG_PRT0_DM0
DTR__DM1 EQU CYREG_PRT0_DM1
DTR__DM2 EQU CYREG_PRT0_DM2
DTR__DR EQU CYREG_PRT0_DR
DTR__INP_DIS EQU CYREG_PRT0_INP_DIS
DTR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
DTR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
DTR__LCD_EN EQU CYREG_PRT0_LCD_EN
DTR__MASK EQU 0x10
DTR__PORT EQU 0
DTR__PRT EQU CYREG_PRT0_PRT
DTR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
DTR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
DTR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
DTR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
DTR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
DTR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
DTR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
DTR__PS EQU CYREG_PRT0_PS
DTR__SHIFT EQU 4
DTR__SLW EQU CYREG_PRT0_SLW

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; RTS
RTS__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
RTS__0__MASK EQU 0x04
RTS__0__PC EQU CYREG_PRT0_PC2
RTS__0__PORT EQU 0
RTS__0__SHIFT EQU 2
RTS__AG EQU CYREG_PRT0_AG
RTS__AMUX EQU CYREG_PRT0_AMUX
RTS__BIE EQU CYREG_PRT0_BIE
RTS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RTS__BYP EQU CYREG_PRT0_BYP
RTS__CTL EQU CYREG_PRT0_CTL
RTS__DM0 EQU CYREG_PRT0_DM0
RTS__DM1 EQU CYREG_PRT0_DM1
RTS__DM2 EQU CYREG_PRT0_DM2
RTS__DR EQU CYREG_PRT0_DR
RTS__INP_DIS EQU CYREG_PRT0_INP_DIS
RTS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RTS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RTS__LCD_EN EQU CYREG_PRT0_LCD_EN
RTS__MASK EQU 0x04
RTS__PORT EQU 0
RTS__PRT EQU CYREG_PRT0_PRT
RTS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RTS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RTS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RTS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RTS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RTS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RTS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RTS__PS EQU CYREG_PRT0_PS
RTS__SHIFT EQU 2
RTS__SLW EQU CYREG_PRT0_SLW

; RXD
RXD__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
RXD__0__MASK EQU 0x02
RXD__0__PC EQU CYREG_PRT0_PC1
RXD__0__PORT EQU 0
RXD__0__SHIFT EQU 1
RXD__AG EQU CYREG_PRT0_AG
RXD__AMUX EQU CYREG_PRT0_AMUX
RXD__BIE EQU CYREG_PRT0_BIE
RXD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RXD__BYP EQU CYREG_PRT0_BYP
RXD__CTL EQU CYREG_PRT0_CTL
RXD__DM0 EQU CYREG_PRT0_DM0
RXD__DM1 EQU CYREG_PRT0_DM1
RXD__DM2 EQU CYREG_PRT0_DM2
RXD__DR EQU CYREG_PRT0_DR
RXD__INP_DIS EQU CYREG_PRT0_INP_DIS
RXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RXD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RXD__LCD_EN EQU CYREG_PRT0_LCD_EN
RXD__MASK EQU 0x02
RXD__PORT EQU 0
RXD__PRT EQU CYREG_PRT0_PRT
RXD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RXD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RXD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RXD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RXD__PS EQU CYREG_PRT0_PS
RXD__SHIFT EQU 1
RXD__SLW EQU CYREG_PRT0_SLW

; TXD
TXD__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
TXD__0__MASK EQU 0x01
TXD__0__PC EQU CYREG_PRT0_PC0
TXD__0__PORT EQU 0
TXD__0__SHIFT EQU 0
TXD__AG EQU CYREG_PRT0_AG
TXD__AMUX EQU CYREG_PRT0_AMUX
TXD__BIE EQU CYREG_PRT0_BIE
TXD__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TXD__BYP EQU CYREG_PRT0_BYP
TXD__CTL EQU CYREG_PRT0_CTL
TXD__DM0 EQU CYREG_PRT0_DM0
TXD__DM1 EQU CYREG_PRT0_DM1
TXD__DM2 EQU CYREG_PRT0_DM2
TXD__DR EQU CYREG_PRT0_DR
TXD__INP_DIS EQU CYREG_PRT0_INP_DIS
TXD__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TXD__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TXD__LCD_EN EQU CYREG_PRT0_LCD_EN
TXD__MASK EQU 0x01
TXD__PORT EQU 0
TXD__PRT EQU CYREG_PRT0_PRT
TXD__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TXD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TXD__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TXD__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TXD__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TXD__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TXD__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TXD__PS EQU CYREG_PRT0_PS
TXD__SHIFT EQU 0
TXD__SLW EQU CYREG_PRT0_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB03_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB03_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB03_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB00_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB00_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB00_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB00_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB00_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB00_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB02_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB02_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB01_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB01_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB01_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB01_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB01_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB01_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB02_A0
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB02_A1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB02_D0
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB02_D1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB02_F0
UART_DEBUG_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB02_F1
UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
UART_DEBUG_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
UART_DEBUG_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
UART_DEBUG_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
UART_DEBUG_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
UART_DEBUG_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
UART_DEBUG_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
UART_DEBUG_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
UART_DEBUG_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_DEBUG_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
UART_DEBUG_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
UART_DEBUG_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
UART_DEBUG_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_DEBUG_BUART_sTX_TxSts__0__POS EQU 0
UART_DEBUG_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_DEBUG_BUART_sTX_TxSts__1__POS EQU 1
UART_DEBUG_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
UART_DEBUG_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
UART_DEBUG_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_DEBUG_BUART_sTX_TxSts__2__POS EQU 2
UART_DEBUG_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_DEBUG_BUART_sTX_TxSts__3__POS EQU 3
UART_DEBUG_BUART_sTX_TxSts__MASK EQU 0x0F
UART_DEBUG_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB05_MSK
UART_DEBUG_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
UART_DEBUG_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB05_ST
UART_DEBUG_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_DEBUG_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_DEBUG_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_DEBUG_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_DEBUG_IntClock__INDEX EQU 0x01
UART_DEBUG_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_DEBUG_IntClock__PM_ACT_MSK EQU 0x02
UART_DEBUG_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_DEBUG_IntClock__PM_STBY_MSK EQU 0x02
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01
UART_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_RXInternalInterrupt__INTC_MASK EQU 0x01
UART_RXInternalInterrupt__INTC_NUMBER EQU 0
UART_RXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SIM_DET
SIM_DET__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
SIM_DET__0__MASK EQU 0x40
SIM_DET__0__PC EQU CYREG_PRT0_PC6
SIM_DET__0__PORT EQU 0
SIM_DET__0__SHIFT EQU 6
SIM_DET__AG EQU CYREG_PRT0_AG
SIM_DET__AMUX EQU CYREG_PRT0_AMUX
SIM_DET__BIE EQU CYREG_PRT0_BIE
SIM_DET__BIT_MASK EQU CYREG_PRT0_BIT_MASK
SIM_DET__BYP EQU CYREG_PRT0_BYP
SIM_DET__CTL EQU CYREG_PRT0_CTL
SIM_DET__DM0 EQU CYREG_PRT0_DM0
SIM_DET__DM1 EQU CYREG_PRT0_DM1
SIM_DET__DM2 EQU CYREG_PRT0_DM2
SIM_DET__DR EQU CYREG_PRT0_DR
SIM_DET__INP_DIS EQU CYREG_PRT0_INP_DIS
SIM_DET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
SIM_DET__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
SIM_DET__LCD_EN EQU CYREG_PRT0_LCD_EN
SIM_DET__MASK EQU 0x40
SIM_DET__PORT EQU 0
SIM_DET__PRT EQU CYREG_PRT0_PRT
SIM_DET__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
SIM_DET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
SIM_DET__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
SIM_DET__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
SIM_DET__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
SIM_DET__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
SIM_DET__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
SIM_DET__PS EQU CYREG_PRT0_PS
SIM_DET__SHIFT EQU 6
SIM_DET__SLW EQU CYREG_PRT0_SLW

; TX_DEBUG
TX_DEBUG__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
TX_DEBUG__0__MASK EQU 0x80
TX_DEBUG__0__PC EQU CYREG_PRT0_PC7
TX_DEBUG__0__PORT EQU 0
TX_DEBUG__0__SHIFT EQU 7
TX_DEBUG__AG EQU CYREG_PRT0_AG
TX_DEBUG__AMUX EQU CYREG_PRT0_AMUX
TX_DEBUG__BIE EQU CYREG_PRT0_BIE
TX_DEBUG__BIT_MASK EQU CYREG_PRT0_BIT_MASK
TX_DEBUG__BYP EQU CYREG_PRT0_BYP
TX_DEBUG__CTL EQU CYREG_PRT0_CTL
TX_DEBUG__DM0 EQU CYREG_PRT0_DM0
TX_DEBUG__DM1 EQU CYREG_PRT0_DM1
TX_DEBUG__DM2 EQU CYREG_PRT0_DM2
TX_DEBUG__DR EQU CYREG_PRT0_DR
TX_DEBUG__INP_DIS EQU CYREG_PRT0_INP_DIS
TX_DEBUG__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
TX_DEBUG__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
TX_DEBUG__LCD_EN EQU CYREG_PRT0_LCD_EN
TX_DEBUG__MASK EQU 0x80
TX_DEBUG__PORT EQU 0
TX_DEBUG__PRT EQU CYREG_PRT0_PRT
TX_DEBUG__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
TX_DEBUG__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
TX_DEBUG__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
TX_DEBUG__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
TX_DEBUG__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
TX_DEBUG__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
TX_DEBUG__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
TX_DEBUG__PS EQU CYREG_PRT0_PS
TX_DEBUG__SHIFT EQU 7
TX_DEBUG__SLW EQU CYREG_PRT0_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x4000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x1000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
