
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9008 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 340.840 ; gain = 130.773
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_ALU_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_ALU_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ALU_0_0' (1#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_ALU_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_CLK_div1_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_CLK_div1_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_CLK_div1_0_0' (2#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_CLK_div1_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ControlUnit_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_ControlUnit_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ControlUnit_0_0' (3#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_ControlUnit_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_DataMem_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_DataMem_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_DataMem_0_0' (4#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_DataMem_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_DisplayControl_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_DisplayControl_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_DisplayControl_0_0' (5#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_DisplayControl_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_InsMemory_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_InsMemory_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_InsMemory_0_0' (6#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_InsMemory_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MuxForReadData1_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForReadData1_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MuxForReadData1_0_0' (7#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForReadData1_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MuxForReadData2_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForReadData2_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MuxForReadData2_0_0' (8#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForReadData2_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MuxForWriteData_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForWriteData_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MuxForWriteData_0_0' (9#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForWriteData_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_MuxForWriteReg_0_1' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForWriteReg_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_MuxForWriteReg_0_1' (10#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_MuxForWriteReg_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_PC_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_PC_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_PC_0_0' (11#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_PC_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_RegisterFile_0_1' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_RegisterFile_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_RegisterFile_0_1' (12#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_RegisterFile_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_SignZeroExtend_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_SignZeroExtend_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_SignZeroExtend_0_0' (13#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_SignZeroExtend_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_avoidshake_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_avoidshake_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_avoidshake_0_0' (14#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_avoidshake_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_choose_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_choose_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_choose_0_0' (15#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_choose_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_40hz_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_clk_40hz_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_40hz_0_0' (16#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_clk_40hz_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_x7seg_msg_0_0' [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_x7seg_msg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_x7seg_msg_0_0' (17#1) [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/realtime/design_1_x7seg_msg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (18#1) [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'top' (19#1) [C:/.Xilinx/CPU/CPU.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design top has unconnected port rst2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 377.133 ; gain = 167.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 377.133 ; gain = 167.066
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ALU_0_0' instantiated as 'desgin_1/ALU_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:84]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_CLK_div1_0_0' instantiated as 'desgin_1/CLK_div1_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:91]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ControlUnit_0_0' instantiated as 'desgin_1/ControlUnit_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:95]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_DataMem_0_0' instantiated as 'desgin_1/DataMem_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:111]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_DisplayControl_0_0' instantiated as 'desgin_1/DisplayControl_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:118]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_InsMemory_0_0' instantiated as 'desgin_1/InsMemory_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:129]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_MuxForReadData1_0_0' instantiated as 'desgin_1/MuxForReadData1_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:139]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_MuxForReadData2_0_0' instantiated as 'desgin_1/MuxForReadData2_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:144]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_MuxForWriteData_0_0' instantiated as 'desgin_1/MuxForWriteData_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:149]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_MuxForWriteReg_0_1' instantiated as 'desgin_1/MuxForWriteReg_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:154]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_PC_0_0' instantiated as 'desgin_1/PC' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:159]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_RegisterFile_0_1' instantiated as 'desgin_1/RegisterFile_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:164]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_SignZeroExtend_0_0' instantiated as 'desgin_1/SignZeroExtend_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:174]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_avoidshake_0_0' instantiated as 'desgin_1/avoidshake_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:178]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_choose_0_0' instantiated as 'desgin_1/choose_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:182]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_40hz_0_0' instantiated as 'desgin_1/clk_40hz_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:189]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_x7seg_msg_0_0' instantiated as 'desgin_1/x7seg_msg_0' [C:/.Xilinx/CPU/CPU.srcs/sources_1/bd/design_1/hdl/design_1.v:193]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp/design_1_PC_0_0_in_context.xdc] for cell 'desgin_1/PC'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp/design_1_PC_0_0_in_context.xdc] for cell 'desgin_1/PC'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_2/design_1_InsMemory_0_0_in_context.xdc] for cell 'desgin_1/InsMemory_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_2/design_1_InsMemory_0_0_in_context.xdc] for cell 'desgin_1/InsMemory_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_3/design_1_ControlUnit_0_0_in_context.xdc] for cell 'desgin_1/ControlUnit_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_3/design_1_ControlUnit_0_0_in_context.xdc] for cell 'desgin_1/ControlUnit_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_4/design_1_RegisterFile_0_1_in_context.xdc] for cell 'desgin_1/RegisterFile_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_4/design_1_RegisterFile_0_1_in_context.xdc] for cell 'desgin_1/RegisterFile_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_5/design_1_DataMem_0_0_in_context.xdc] for cell 'desgin_1/DataMem_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_5/design_1_DataMem_0_0_in_context.xdc] for cell 'desgin_1/DataMem_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_6/design_1_ALU_0_0_in_context.xdc] for cell 'desgin_1/ALU_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_6/design_1_ALU_0_0_in_context.xdc] for cell 'desgin_1/ALU_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_7/design_1_SignZeroExtend_0_0_in_context.xdc] for cell 'desgin_1/SignZeroExtend_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_7/design_1_SignZeroExtend_0_0_in_context.xdc] for cell 'desgin_1/SignZeroExtend_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_8/design_1_MuxForReadData1_0_0_in_context.xdc] for cell 'desgin_1/MuxForReadData1_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_8/design_1_MuxForReadData1_0_0_in_context.xdc] for cell 'desgin_1/MuxForReadData1_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_9/design_1_MuxForReadData2_0_0_in_context.xdc] for cell 'desgin_1/MuxForReadData2_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_9/design_1_MuxForReadData2_0_0_in_context.xdc] for cell 'desgin_1/MuxForReadData2_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_10/design_1_MuxForWriteData_0_0_in_context.xdc] for cell 'desgin_1/MuxForWriteData_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_10/design_1_MuxForWriteData_0_0_in_context.xdc] for cell 'desgin_1/MuxForWriteData_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_11/design_1_MuxForWriteReg_0_1_in_context.xdc] for cell 'desgin_1/MuxForWriteReg_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_11/design_1_MuxForWriteReg_0_1_in_context.xdc] for cell 'desgin_1/MuxForWriteReg_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_12/design_1_DisplayControl_0_0_in_context.xdc] for cell 'desgin_1/DisplayControl_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_12/design_1_DisplayControl_0_0_in_context.xdc] for cell 'desgin_1/DisplayControl_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_13/design_1_x7seg_msg_0_0_in_context.xdc] for cell 'desgin_1/x7seg_msg_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_13/design_1_x7seg_msg_0_0_in_context.xdc] for cell 'desgin_1/x7seg_msg_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_14/design_1_CLK_div1_0_0_in_context.xdc] for cell 'desgin_1/CLK_div1_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_14/design_1_CLK_div1_0_0_in_context.xdc] for cell 'desgin_1/CLK_div1_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_15/design_1_choose_0_0_in_context.xdc] for cell 'desgin_1/choose_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_15/design_1_choose_0_0_in_context.xdc] for cell 'desgin_1/choose_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_16/design_1_clk_40hz_0_0_in_context.xdc] for cell 'desgin_1/clk_40hz_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_16/design_1_clk_40hz_0_0_in_context.xdc] for cell 'desgin_1/clk_40hz_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_17/design_1_avoidshake_0_0_in_context.xdc] for cell 'desgin_1/avoidshake_0'
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/.Xil/Vivado-8584-DESKTOP-91Q36U2/dcp_17/design_1_avoidshake_0_0_in_context.xdc] for cell 'desgin_1/avoidshake_0'
Parsing XDC File [C:/.Xilinx/CPU/CPU.srcs/constrs_1/new/cpu1.xdc]
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.srcs/constrs_1/new/cpu1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/.Xilinx/CPU/CPU.srcs/constrs_1/new/cpu1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/.Xilinx/CPU/CPU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 631.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for desgin_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/ALU_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/CLK_div1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/ControlUnit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/DataMem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/DisplayControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/InsMemory_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/MuxForReadData1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/MuxForReadData2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/MuxForWriteData_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/MuxForWriteReg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/PC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/RegisterFile_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/SignZeroExtend_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/avoidshake_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/choose_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/clk_40hz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desgin_1/x7seg_msg_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design top has unconnected port rst2
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_ALU_0_0             |         1|
|2     |design_1_CLK_div1_0_0        |         1|
|3     |design_1_ControlUnit_0_0     |         1|
|4     |design_1_DataMem_0_0         |         1|
|5     |design_1_DisplayControl_0_0  |         1|
|6     |design_1_InsMemory_0_0       |         1|
|7     |design_1_MuxForReadData1_0_0 |         1|
|8     |design_1_MuxForReadData2_0_0 |         1|
|9     |design_1_MuxForWriteData_0_0 |         1|
|10    |design_1_MuxForWriteReg_0_1  |         1|
|11    |design_1_PC_0_0              |         1|
|12    |design_1_RegisterFile_0_1    |         1|
|13    |design_1_SignZeroExtend_0_0  |         1|
|14    |design_1_avoidshake_0_0      |         1|
|15    |design_1_choose_0_0          |         1|
|16    |design_1_clk_40hz_0_0        |         1|
|17    |design_1_x7seg_msg_0_0       |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_ALU_0_0             |     1|
|2     |design_1_CLK_div1_0_0        |     1|
|3     |design_1_ControlUnit_0_0     |     1|
|4     |design_1_DataMem_0_0         |     1|
|5     |design_1_DisplayControl_0_0  |     1|
|6     |design_1_InsMemory_0_0       |     1|
|7     |design_1_MuxForReadData1_0_0 |     1|
|8     |design_1_MuxForReadData2_0_0 |     1|
|9     |design_1_MuxForWriteData_0_0 |     1|
|10    |design_1_MuxForWriteReg_0_1  |     1|
|11    |design_1_PC_0_0              |     1|
|12    |design_1_RegisterFile_0_1    |     1|
|13    |design_1_SignZeroExtend_0_0  |     1|
|14    |design_1_avoidshake_0_0      |     1|
|15    |design_1_choose_0_0          |     1|
|16    |design_1_clk_40hz_0_0        |     1|
|17    |design_1_x7seg_msg_0_0       |     1|
|18    |IBUF                         |     7|
|19    |OBUF                         |    11|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |   458|
|2     |  desgin_1 |design_1 |   440|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 631.039 ; gain = 108.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 631.039 ; gain = 420.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 642.559 ; gain = 381.516
INFO: [Common 17-1381] The checkpoint 'C:/.Xilinx/CPU/CPU.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 642.559 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov 18 00:37:45 2017...
