<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>v8: /home/w1redch4d/Documents/browser-exploitation/v8/v8/src/codegen/riscv/base-assembler-riscv.h Source File</title>
<link rel="icon" href="v8.svg" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="v8.svg"/></td>
  <td id="projectalign">
   <div id="projectname">v8
   </div>
   <div id="projectbrief">V8 is Googleâ€™s open source high-performance JavaScript and WebAssembly engine, written in C++. It is used in Chrome and in Node.js, among others. It implements ECMAScript and WebAssembly, and runs on Windows, macOS, and Linux systems that use x64, IA-32, or ARM processors. V8 can be embedded into any C++ application.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_7cf1b5e32c0ccac638cac1ebc38d93b6.html">codegen</a></li><li class="navelem"><a class="el" href="dir_be2475e88804a7eda4e16b27c4041512.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">base-assembler-riscv.h</div></div>
</div><!--header-->
<div class="contents">
<a href="base-assembler-riscv_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// Copyright (c) 1994-2006 Sun Microsystems Inc.</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">// All Rights Reserved.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">//</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// modification, are permitted provided that the following conditions are</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">// met:</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// - Redistributions of source code must retain the above copyright notice,</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// - Redistribution in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// documentation and/or other materials provided with the distribution.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// - Neither the name of Sun Microsystems or the names of contributors may</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// be used to endorse or promote products derived from this software without</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// specific prior written permission.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// The original source code covered by the above license above has been</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// modified significantly by Google Inc.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Copyright 2021 the V8 project authors. All rights reserved.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#ifndef V8_CODEGEN_RISCV_BASE_ASSEMBLER_RISCV_H_</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define V8_CODEGEN_RISCV_BASE_ASSEMBLER_RISCV_H_</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#include &lt;stdio.h&gt;</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#include &lt;memory&gt;</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#include &lt;set&gt;</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#include &quot;<a class="code" href="codegen_2assembler_8h.html">src/codegen/assembler.h</a>&quot;</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#include &quot;<a class="code" href="constant-pool_8h.html">src/codegen/constant-pool.h</a>&quot;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#include &quot;<a class="code" href="external-reference_8h.html">src/codegen/external-reference.h</a>&quot;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#include &quot;<a class="code" href="label_8h.html">src/codegen/label.h</a>&quot;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#include &quot;<a class="code" href="machine-type_8h.html">src/codegen/machine-type.h</a>&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#include &quot;<a class="code" href="constants-riscv_8h.html">src/codegen/riscv/constants-riscv.h</a>&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#include &quot;<a class="code" href="register-riscv_8h.html">src/codegen/riscv/register-riscv.h</a>&quot;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#include &quot;<a class="code" href="contexts_8h.html">src/objects/contexts.h</a>&quot;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="preprocessor">#include &quot;<a class="code" href="smi_8h.html">src/objects/smi.h</a>&quot;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacev8.html">v8</a> {</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">namespace </span><a class="code hl_variable" href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">internal</a> {</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="foldopen" id="foldopen00056" data-start="" data-end="">
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="base-assembler-riscv_8h.html#a5c8ef3c24dad2c469a42784a9a39403b">   56</a></span><span class="preprocessor">#define DEBUG_PRINTF(...)     \</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="preprocessor">  if (v8_flags.riscv_debug) { \</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="preprocessor">    printf(__VA_ARGS__);      \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">  }</span></div>
</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">class </span>SafepointTableBuilder;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="foldopen" id="foldopen00063" data-start="{" data-end="};">
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">   63</a></span><span class="keyword">class </span><a class="code hl_class" href="classv8_1_1internal_1_1AssemblerRiscvBase.html">AssemblerRiscvBase</a> {</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> <span class="keyword">protected</span>:</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="comment">// Returns the branch offset to the given label from the current code</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="comment">// position. Links the label to the current position if it is still unbound.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  <span class="comment">// Manages the jump elimination optimization if the second parameter is true.</span></div>
<div class="foldopen" id="foldopen00068" data-start="{" data-end="};">
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1">   68</a></span>  <span class="keyword">enum</span> <a class="code hl_enumeration" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1">OffsetSize</a> : <span class="keywordtype">int</span> {</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028">   69</a></span>    <a class="code hl_enumvalue" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028">kOffset21</a> = 21,  <span class="comment">// RISCV jal</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6">   70</a></span>    <a class="code hl_enumvalue" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6">kOffset12</a> = 12,  <span class="comment">// RISCV imm12</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e">   71</a></span>    <a class="code hl_enumvalue" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e">kOffset20</a> = 20,  <span class="comment">// RISCV imm20</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db">   72</a></span>    <a class="code hl_enumvalue" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db">kOffset13</a> = 13,  <span class="comment">// RISCV branch</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2">   73</a></span>    <a class="code hl_enumvalue" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2">kOffset32</a> = 32,  <span class="comment">// RISCV auipc + instr_I</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b">   74</a></span>    <a class="code hl_enumvalue" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b">kOffset11</a> = 11,  <span class="comment">// RISCV C_J</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <a class="code hl_enumvalue" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec">kOffset9</a> = 9     <span class="comment">// RISCV compressed branch</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec">   76</a></span>  };</div>
</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">   77</a></span>  <span class="keyword">virtual</span> int32_t <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">branch_offset_helper</a>(<a class="code hl_class" href="classv8_1_1internal_1_1Label.html">Label</a>* <a class="code hl_variable" href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">L</a>, <a class="code hl_enumeration" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1">OffsetSize</a> bits) = 0;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">   79</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">emit</a>(<a class="code hl_typedef" href="namespacev8_1_1internal.html#a237e00a229c8576f2a3eca5266189a8e">Instr</a> <a class="code hl_variable" href="liveedit-diff_8cc.html#a6150e0515f7202e2fb518f7206ed97dc">x</a>) = 0;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a5e64ced9ca6078bf64b4cbeb2e269dfa">   80</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a5e64ced9ca6078bf64b4cbeb2e269dfa">emit</a>(<a class="code hl_typedef" href="namespacev8_1_1internal.html#a68e2fb70831357edf874e03e6754eda4">ShortInstr</a> <a class="code hl_variable" href="liveedit-diff_8cc.html#a6150e0515f7202e2fb518f7206ed97dc">x</a>) = 0;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a231c2afc72fd27929e962fb27fa4a8c0">   81</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a231c2afc72fd27929e962fb27fa4a8c0">emit</a>(uint64_t <a class="code hl_variable" href="liveedit-diff_8cc.html#a6150e0515f7202e2fb518f7206ed97dc">x</a>) = 0;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">   83</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">ClearVectorunit</a>() = 0;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="comment">// Instruction generation.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">// ----- Top-level instruction formats match those in the ISA manual</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// (R, I, S, B, U, J). These match the formats defined in LLVM&#39;s</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// RISCVInstrFormats.td.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2);</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">GenInstrR</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2);</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(uint8_t funct2, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                  <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm);</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">GenInstrR4</a>(uint8_t funct2, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>                  <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs3,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>                  <a class="code hl_enumeration" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm);</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ababdee354a86a6697f62ce56005518f5">GenInstrRAtomic</a>(uint8_t funct5, <span class="keywordtype">bool</span> aq, <span class="keywordtype">bool</span> rl, uint8_t funct3,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>                       <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2e204f362c62c99bb1f17a25274dfe6b">GenInstrRFrm</a>(uint8_t funct7, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>                    <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">FPURoundingMode</a> frm);</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                 int16_t imm12);</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">GenInstrI</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int16_t imm12);</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">GenInstrIShift</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                      <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">GenInstrIShiftW</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>                       <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">GenInstrS</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                 int16_t imm12);</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">GenInstrS</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>                 <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2, int16_t imm12);</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">GenInstrB</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>                 int16_t imm12);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">GenInstrU</a>(<a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int32_t imm20);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">GenInstrJ</a>(<a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int32_t imm20);</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">GenInstrCR</a>(uint8_t funct4, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">GenInstrCA</a>(uint8_t funct6, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, uint8_t funct,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                  <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">GenInstrCI</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, int8_t imm6);</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                   uint8_t uimm6);</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">GenInstrCIU</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>                   uint8_t uimm6);</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">GenInstrCIW</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>                   uint8_t uimm8);</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">GenInstrCSS</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>                   uint8_t uimm6);</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">GenInstrCSS</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>                   uint8_t uimm6);</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">GenInstrCL</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>                  uint8_t uimm5);</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">GenInstrCL</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>                  <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t uimm5);</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">GenInstrCS</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                  uint8_t uimm5);</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">GenInstrCS</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>                  <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t uimm5);</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">GenInstrCJ</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, uint16_t uint11);</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">GenInstrCB</a>(uint8_t funct3, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>                  uint8_t uimm8);</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">GenInstrCBA</a>(uint8_t funct3, uint8_t funct2, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">BaseOpcode</a> opcode,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>                   <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int8_t imm6);</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="comment">// ----- Instruction class templates match those in LLVM&#39;s RISCVInstrInfo.td</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">GenInstrBranchCC_rri</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>                            int16_t imm12);</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">GenInstrLoad_ri</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>                       int16_t imm12);</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">GenInstrStore_rri</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2,</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>                         int16_t imm12);</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">GenInstrALU_ri</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, int16_t imm12);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">GenInstrShift_ri</a>(<span class="keywordtype">bool</span> arithshift, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>                        <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">GenInstrALU_rr</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>                      <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a78ba2ada73b5e6a6fc9a00c930e692db">GenInstrCSR_ir</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#ab61883ba91681ec3a17ac5f2c889e337">ControlStatusReg</a> csr,</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>                      <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1);</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a93017ca32f77b3d92eece20a409f4c7c">GenInstrCSR_ii</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd, <a class="code hl_enumeration" href="namespacev8_1_1internal.html#ab61883ba91681ec3a17ac5f2c889e337">ControlStatusReg</a> csr,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                      uint8_t rs1);</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">GenInstrShiftW_ri</a>(<span class="keywordtype">bool</span> arithshift, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>                         <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, uint8_t shamt);</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">GenInstrALUW_rr</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                       <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8c6004de8a02e11050fb83dd9e959ef6">GenInstrPriv</a>(uint8_t funct7, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">GenInstrLoadFP_ri</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1,</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>                         int16_t imm12);</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">GenInstrStoreFP_rri</a>(uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                           int16_t imm12);</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>                        <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2);</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>                        <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rd,</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>                        <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>                        <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rs2);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">GenInstrALUFP_rr</a>(uint8_t funct7, uint8_t funct3, <a class="code hl_class" href="classv8_1_1internal_1_1Register.html">Register</a> rd,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                        <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs1, <a class="code hl_class" href="classv8_1_1internal_1_1FPURegister.html">FPURegister</a> rs2);</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">  189</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">BlockTrampolinePoolFor</a>(<span class="keywordtype">int</span> instructions) = 0;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>};</div>
</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>}  <span class="comment">// namespace internal</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>}  <span class="comment">// namespace v8</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#endif  </span><span class="comment">// V8_CODEGEN_RISCV_BASE_ASSEMBLER_RISCV_H_</span></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html">v8::internal::AssemblerRiscvBase</a></div><div class="ttdef"><b>Definition</b> <a href="#l00063">base-assembler-riscv.h:63</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a04a0df783c64e7f1e226d6a8927f54cb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a04a0df783c64e7f1e226d6a8927f54cb">v8::internal::AssemblerRiscvBase::GenInstrIShiftW</a></div><div class="ttdeci">void GenInstrIShiftW(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00184">base-assembler-riscv.cc:184</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a18281c5f780288c0a7c686c78f24efdb"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a18281c5f780288c0a7c686c78f24efdb">v8::internal::AssemblerRiscvBase::GenInstrR</a></div><div class="ttdeci">void GenInstrR(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00044">base-assembler-riscv.cc:44</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a1d3baeb7b2aed30f6e7c475b9dacb201"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a1d3baeb7b2aed30f6e7c475b9dacb201">v8::internal::AssemblerRiscvBase::GenInstrCI</a></div><div class="ttdeci">void GenInstrCI(uint8_t funct3, BaseOpcode opcode, Register rd, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00267">base-assembler-riscv.cc:267</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a231c2afc72fd27929e962fb27fa4a8c0"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a231c2afc72fd27929e962fb27fa4a8c0">v8::internal::AssemblerRiscvBase::emit</a></div><div class="ttdeci">virtual void emit(uint64_t x)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a2435c7beb4d86ab767dee966fdc5ea62"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2435c7beb4d86ab767dee966fdc5ea62">v8::internal::AssemblerRiscvBase::GenInstrBranchCC_rri</a></div><div class="ttdeci">void GenInstrBranchCC_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00391">base-assembler-riscv.cc:391</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a26fc099c51302be428ad764d6207fb4c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a26fc099c51302be428ad764d6207fb4c">v8::internal::AssemblerRiscvBase::emit</a></div><div class="ttdeci">virtual void emit(Instr x)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a2e204f362c62c99bb1f17a25274dfe6b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a2e204f362c62c99bb1f17a25274dfe6b">v8::internal::AssemblerRiscvBase::GenInstrRFrm</a></div><div class="ttdeci">void GenInstrRFrm(uint8_t funct7, BaseOpcode opcode, Register rd, Register rs1, Register rs2, FPURoundingMode frm)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00144">base-assembler-riscv.cc:144</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a31d8f40d722d5743a00c1053dc9782c4"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a31d8f40d722d5743a00c1053dc9782c4">v8::internal::AssemblerRiscvBase::GenInstrJ</a></div><div class="ttdeci">void GenInstrJ(BaseOpcode opcode, Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00238">base-assembler-riscv.cc:238</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a3bffedf0cb06c6f357fd8d37b0fe2ee1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3bffedf0cb06c6f357fd8d37b0fe2ee1">v8::internal::AssemblerRiscvBase::GenInstrLoad_ri</a></div><div class="ttdeci">void GenInstrLoad_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00396">base-assembler-riscv.cc:396</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a3fe7132e79ed0c6a1213db38a4a8587d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a3fe7132e79ed0c6a1213db38a4a8587d">v8::internal::AssemblerRiscvBase::GenInstrALU_ri</a></div><div class="ttdeci">void GenInstrALU_ri(uint8_t funct3, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00406">base-assembler-riscv.cc:406</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a534db77c149492eb5e44bccfa4ed612c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a534db77c149492eb5e44bccfa4ed612c">v8::internal::AssemblerRiscvBase::GenInstrR4</a></div><div class="ttdeci">void GenInstrR4(uint8_t funct2, BaseOpcode opcode, Register rd, Register rs1, Register rs2, Register rs3, FPURoundingMode frm)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00110">base-assembler-riscv.cc:110</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a54eb09cfaa2661fae13d2779d6f2c5f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a54eb09cfaa2661fae13d2779d6f2c5f5">v8::internal::AssemblerRiscvBase::GenInstrShift_ri</a></div><div class="ttdeci">void GenInstrShift_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00411">base-assembler-riscv.cc:411</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a55719019600ad1623ed7abd3613b2c94"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a55719019600ad1623ed7abd3613b2c94">v8::internal::AssemblerRiscvBase::branch_offset_helper</a></div><div class="ttdeci">virtual int32_t branch_offset_helper(Label *L, OffsetSize bits)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a5e64ced9ca6078bf64b4cbeb2e269dfa"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a5e64ced9ca6078bf64b4cbeb2e269dfa">v8::internal::AssemblerRiscvBase::emit</a></div><div class="ttdeci">virtual void emit(ShortInstr x)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1">v8::internal::AssemblerRiscvBase::OffsetSize</a></div><div class="ttdeci">OffsetSize</div><div class="ttdef"><b>Definition</b> <a href="#l00068">base-assembler-riscv.h:68</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a07c63fd582708af45e7b91ce5a65068b">v8::internal::AssemblerRiscvBase::kOffset11</a></div><div class="ttdeci">@ kOffset11</div><div class="ttdef"><b>Definition</b> <a href="#l00074">base-assembler-riscv.h:74</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a48bcea542958c37f5b692060d6e8a9a6">v8::internal::AssemblerRiscvBase::kOffset12</a></div><div class="ttdeci">@ kOffset12</div><div class="ttdef"><b>Definition</b> <a href="#l00070">base-assembler-riscv.h:70</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1a84625ae038a83853c04c454b55213eec">v8::internal::AssemblerRiscvBase::kOffset9</a></div><div class="ttdeci">@ kOffset9</div><div class="ttdef"><b>Definition</b> <a href="#l00076">base-assembler-riscv.h:75</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ac98a1157085642f4829b80121d1816b2">v8::internal::AssemblerRiscvBase::kOffset32</a></div><div class="ttdeci">@ kOffset32</div><div class="ttdef"><b>Definition</b> <a href="#l00073">base-assembler-riscv.h:73</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1acb043e7d9a7e1ccef0cd656610867028">v8::internal::AssemblerRiscvBase::kOffset21</a></div><div class="ttdeci">@ kOffset21</div><div class="ttdef"><b>Definition</b> <a href="#l00069">base-assembler-riscv.h:69</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae09096407fd5e8a2e77405f1b727997e">v8::internal::AssemblerRiscvBase::kOffset20</a></div><div class="ttdeci">@ kOffset20</div><div class="ttdef"><b>Definition</b> <a href="#l00071">base-assembler-riscv.h:71</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a662c13f64df1df2bcdfb75d7cd9848d1ae373e019a66ab97d6880a502686e44db">v8::internal::AssemblerRiscvBase::kOffset13</a></div><div class="ttdeci">@ kOffset13</div><div class="ttdef"><b>Definition</b> <a href="#l00072">base-assembler-riscv.h:72</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a6d62f231a18981751b4d4f7d8884818c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a6d62f231a18981751b4d4f7d8884818c">v8::internal::AssemblerRiscvBase::GenInstrALUW_rr</a></div><div class="ttdeci">void GenInstrALUW_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00442">base-assembler-riscv.cc:442</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a77c606d067fa7ac0c7b3b76b0fe4895a"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77c606d067fa7ac0c7b3b76b0fe4895a">v8::internal::AssemblerRiscvBase::GenInstrCR</a></div><div class="ttdeci">void GenInstrCR(uint8_t funct4, BaseOpcode opcode, Register rd, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00249">base-assembler-riscv.cc:249</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a77df2359423b7b7186f4510b3560816e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a77df2359423b7b7186f4510b3560816e">v8::internal::AssemblerRiscvBase::GenInstrCB</a></div><div class="ttdeci">void GenInstrCB(uint8_t funct3, BaseOpcode opcode, Register rs1, uint8_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00371">base-assembler-riscv.cc:371</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a78ba2ada73b5e6a6fc9a00c930e692db"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a78ba2ada73b5e6a6fc9a00c930e692db">v8::internal::AssemblerRiscvBase::GenInstrCSR_ir</a></div><div class="ttdeci">void GenInstrCSR_ir(uint8_t funct3, Register rd, ControlStatusReg csr, Register rs1)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00425">base-assembler-riscv.cc:425</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a80a20f91bb79415095888c2bf7a51c56"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a80a20f91bb79415095888c2bf7a51c56">v8::internal::AssemblerRiscvBase::GenInstrALU_rr</a></div><div class="ttdeci">void GenInstrALU_rr(uint8_t funct7, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00419">base-assembler-riscv.cc:419</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a81049efd581890d0cf800f8ac6732c23"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a81049efd581890d0cf800f8ac6732c23">v8::internal::AssemblerRiscvBase::GenInstrCIU</a></div><div class="ttdeci">void GenInstrCIU(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00276">base-assembler-riscv.cc:276</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a8c6004de8a02e11050fb83dd9e959ef6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8c6004de8a02e11050fb83dd9e959ef6">v8::internal::AssemblerRiscvBase::GenInstrPriv</a></div><div class="ttdeci">void GenInstrPriv(uint8_t funct7, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00448">base-assembler-riscv.cc:448</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a8e93a09f6d213f050c44885cd5e05a3e"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a8e93a09f6d213f050c44885cd5e05a3e">v8::internal::AssemblerRiscvBase::GenInstrCJ</a></div><div class="ttdeci">void GenInstrCJ(uint8_t funct3, BaseOpcode opcode, uint16_t uint11)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00341">base-assembler-riscv.cc:341</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a93017ca32f77b3d92eece20a409f4c7c"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a93017ca32f77b3d92eece20a409f4c7c">v8::internal::AssemblerRiscvBase::GenInstrCSR_ii</a></div><div class="ttdeci">void GenInstrCSR_ii(uint8_t funct3, Register rd, ControlStatusReg csr, uint8_t rs1)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00430">base-assembler-riscv.cc:430</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a96819bf0b7c8403b1dac82b59aade514"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a96819bf0b7c8403b1dac82b59aade514">v8::internal::AssemblerRiscvBase::GenInstrStore_rri</a></div><div class="ttdeci">void GenInstrStore_rri(uint8_t funct3, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00401">base-assembler-riscv.cc:401</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a986b4203cbddabe1645f00246bf683a5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a986b4203cbddabe1645f00246bf683a5">v8::internal::AssemblerRiscvBase::GenInstrStoreFP_rri</a></div><div class="ttdeci">void GenInstrStoreFP_rri(uint8_t funct3, Register rs1, FPURegister rs2, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00458">base-assembler-riscv.cc:458</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_a9c47b06cb14d448c65ce612ab4a64590"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#a9c47b06cb14d448c65ce612ab4a64590">v8::internal::AssemblerRiscvBase::GenInstrCL</a></div><div class="ttdeci">void GenInstrCL(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t uimm5)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00319">base-assembler-riscv.cc:319</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aab88bf8af5ce22a96aab492f9b547033"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aab88bf8af5ce22a96aab492f9b547033">v8::internal::AssemblerRiscvBase::GenInstrALUFP_rr</a></div><div class="ttdeci">void GenInstrALUFP_rr(uint8_t funct7, uint8_t funct3, FPURegister rd, FPURegister rs1, FPURegister rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00463">base-assembler-riscv.cc:463</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aae563d42d86f22abb69e9b5c24330e07"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aae563d42d86f22abb69e9b5c24330e07">v8::internal::AssemblerRiscvBase::ClearVectorunit</a></div><div class="ttdeci">virtual void ClearVectorunit()=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab0aa6607019bcf62d0c0fb7a4c155772"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab0aa6607019bcf62d0c0fb7a4c155772">v8::internal::AssemblerRiscvBase::GenInstrS</a></div><div class="ttdeci">void GenInstrS(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00195">base-assembler-riscv.cc:195</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab358318c561bf54f73abfb75966d30f8"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab358318c561bf54f73abfb75966d30f8">v8::internal::AssemblerRiscvBase::GenInstrCBA</a></div><div class="ttdeci">void GenInstrCBA(uint8_t funct3, uint8_t funct2, BaseOpcode opcode, Register rs1, int8_t imm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00380">base-assembler-riscv.cc:380</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ab389e96929073a7672c9fef77db876c1"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ab389e96929073a7672c9fef77db876c1">v8::internal::AssemblerRiscvBase::GenInstrI</a></div><div class="ttdeci">void GenInstrI(uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00154">base-assembler-riscv.cc:154</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ababdee354a86a6697f62ce56005518f5"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ababdee354a86a6697f62ce56005518f5">v8::internal::AssemblerRiscvBase::GenInstrRAtomic</a></div><div class="ttdeci">void GenInstrRAtomic(uint8_t funct5, bool aq, bool rl, uint8_t funct3, Register rd, Register rs1, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00133">base-assembler-riscv.cc:133</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_abda53bd8096c02126436565d95878481"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#abda53bd8096c02126436565d95878481">v8::internal::AssemblerRiscvBase::GenInstrU</a></div><div class="ttdeci">void GenInstrU(BaseOpcode opcode, Register rd, int32_t imm20)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00231">base-assembler-riscv.cc:231</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ac0a0f751a7516b29245d342e9cd4795d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac0a0f751a7516b29245d342e9cd4795d">v8::internal::AssemblerRiscvBase::GenInstrB</a></div><div class="ttdeci">void GenInstrB(uint8_t funct3, BaseOpcode opcode, Register rs1, Register rs2, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00218">base-assembler-riscv.cc:218</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ac1dff23356d0b8954014f36788029275"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ac1dff23356d0b8954014f36788029275">v8::internal::AssemblerRiscvBase::BlockTrampolinePoolFor</a></div><div class="ttdeci">virtual void BlockTrampolinePoolFor(int instructions)=0</div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ad60665c72d3f4fd44903c96cdeb46c49"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad60665c72d3f4fd44903c96cdeb46c49">v8::internal::AssemblerRiscvBase::GenInstrCA</a></div><div class="ttdeci">void GenInstrCA(uint8_t funct6, BaseOpcode opcode, Register rd, uint8_t funct, Register rs2)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00257">base-assembler-riscv.cc:257</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_ad8d15d9a290e13f162ae61315b595c0f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#ad8d15d9a290e13f162ae61315b595c0f">v8::internal::AssemblerRiscvBase::GenInstrCS</a></div><div class="ttdeci">void GenInstrCS(uint8_t funct3, BaseOpcode opcode, Register rs2, Register rs1, uint8_t uimm5)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00348">base-assembler-riscv.cc:348</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_adb601bbea0954489184c396c47977446"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb601bbea0954489184c396c47977446">v8::internal::AssemblerRiscvBase::GenInstrCIW</a></div><div class="ttdeci">void GenInstrCIW(uint8_t funct3, BaseOpcode opcode, Register rd, uint8_t uimm8)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00294">base-assembler-riscv.cc:294</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_adb88251b69568c10eac6a439000f2a4d"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#adb88251b69568c10eac6a439000f2a4d">v8::internal::AssemblerRiscvBase::GenInstrLoadFP_ri</a></div><div class="ttdeci">void GenInstrLoadFP_ri(uint8_t funct3, FPURegister rd, Register rs1, int16_t imm12)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00453">base-assembler-riscv.cc:453</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aed99eeb6bcc2da3129a056d8f0baa6f6"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aed99eeb6bcc2da3129a056d8f0baa6f6">v8::internal::AssemblerRiscvBase::GenInstrShiftW_ri</a></div><div class="ttdeci">void GenInstrShiftW_ri(bool arithshift, uint8_t funct3, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00435">base-assembler-riscv.cc:435</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_aef0643289d719fa98306a9945f1ac83f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#aef0643289d719fa98306a9945f1ac83f">v8::internal::AssemblerRiscvBase::GenInstrCSS</a></div><div class="ttdeci">void GenInstrCSS(uint8_t funct3, BaseOpcode opcode, FPURegister rs2, uint8_t uimm6)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00311">base-assembler-riscv.cc:311</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1AssemblerRiscvBase_html_afb4629a9458575e00a5f9feaaf73ee6f"><div class="ttname"><a href="classv8_1_1internal_1_1AssemblerRiscvBase.html#afb4629a9458575e00a5f9feaaf73ee6f">v8::internal::AssemblerRiscvBase::GenInstrIShift</a></div><div class="ttdeci">void GenInstrIShift(uint8_t funct7, uint8_t funct3, BaseOpcode opcode, Register rd, Register rs1, uint8_t shamt)</div><div class="ttdef"><b>Definition</b> <a href="base-assembler-riscv_8cc_source.html#l00173">base-assembler-riscv.cc:173</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1FPURegister_html"><div class="ttname"><a href="classv8_1_1internal_1_1FPURegister.html">v8::internal::FPURegister</a></div><div class="ttdef"><b>Definition</b> <a href="register-riscv_8h_source.html#l00201">register-riscv.h:201</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Label_html"><div class="ttname"><a href="classv8_1_1internal_1_1Label.html">v8::internal::Label</a></div><div class="ttdef"><b>Definition</b> <a href="label_8h_source.html#l00019">label.h:19</a></div></div>
<div class="ttc" id="aclassv8_1_1internal_1_1Register_html"><div class="ttname"><a href="classv8_1_1internal_1_1Register.html">v8::internal::Register</a></div><div class="ttdef"><b>Definition</b> <a href="register-x64_8h_source.html#l00061">register-x64.h:61</a></div></div>
<div class="ttc" id="acodegen_2assembler_8h_html"><div class="ttname"><a href="codegen_2assembler_8h.html">assembler.h</a></div></div>
<div class="ttc" id="aconstant-pool_8h_html"><div class="ttname"><a href="constant-pool_8h.html">constant-pool.h</a></div></div>
<div class="ttc" id="aconstants-riscv_8h_html"><div class="ttname"><a href="constants-riscv_8h.html">constants-riscv.h</a></div></div>
<div class="ttc" id="acontexts_8h_html"><div class="ttname"><a href="contexts_8h.html">contexts.h</a></div></div>
<div class="ttc" id="aexternal-reference_8h_html"><div class="ttname"><a href="external-reference_8h.html">external-reference.h</a></div></div>
<div class="ttc" id="alabel_8h_html"><div class="ttname"><a href="label_8h.html">label.h</a></div></div>
<div class="ttc" id="aliveedit-diff_8cc_html_a6150e0515f7202e2fb518f7206ed97dc"><div class="ttname"><a href="liveedit-diff_8cc.html#a6150e0515f7202e2fb518f7206ed97dc">x</a></div><div class="ttdeci">int x</div><div class="ttdef"><b>Definition</b> <a href="liveedit-diff_8cc_source.html#l00060">liveedit-diff.cc:60</a></div></div>
<div class="ttc" id="amachine-type_8h_html"><div class="ttname"><a href="machine-type_8h.html">machine-type.h</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a237e00a229c8576f2a3eca5266189a8e"><div class="ttname"><a href="namespacev8_1_1internal.html#a237e00a229c8576f2a3eca5266189a8e">v8::internal::Instr</a></div><div class="ttdeci">int32_t Instr</div><div class="ttdef"><b>Definition</b> <a href="constants-arm_8h_source.html#l00138">constants-arm.h:138</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a5031451934208565c827c86d9eb86c5a"><div class="ttname"><a href="namespacev8_1_1internal.html#a5031451934208565c827c86d9eb86c5a">v8::internal::internal</a></div><div class="ttdeci">internal</div><div class="ttdef"><b>Definition</b> <a href="wasm-objects-inl_8h_source.html#l00457">wasm-objects-inl.h:457</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a68432e0286fadb63d524e475affa65fb"><div class="ttname"><a href="namespacev8_1_1internal.html#a68432e0286fadb63d524e475affa65fb">v8::internal::L</a></div><div class="ttdeci">constexpr int L</div><div class="ttdef"><b>Definition</b> <a href="constants-arm_8h_source.html#l00174">constants-arm.h:174</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_a68e2fb70831357edf874e03e6754eda4"><div class="ttname"><a href="namespacev8_1_1internal.html#a68e2fb70831357edf874e03e6754eda4">v8::internal::ShortInstr</a></div><div class="ttdeci">int16_t ShortInstr</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00198">base-constants-riscv.h:198</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ab61883ba91681ec3a17ac5f2c889e337"><div class="ttname"><a href="namespacev8_1_1internal.html#ab61883ba91681ec3a17ac5f2c889e337">v8::internal::ControlStatusReg</a></div><div class="ttdeci">ControlStatusReg</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00546">base-constants-riscv.h:546</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_ae44b680736024dd587e6d14f2db2a13b"><div class="ttname"><a href="namespacev8_1_1internal.html#ae44b680736024dd587e6d14f2db2a13b">v8::internal::FPURoundingMode</a></div><div class="ttdeci">FPURoundingMode</div><div class="ttdef"><b>Definition</b> <a href="constants-loong64_8h_source.html#l00671">constants-loong64.h:671</a></div></div>
<div class="ttc" id="anamespacev8_1_1internal_html_af063e6c12112e99237fb099c005e7e97"><div class="ttname"><a href="namespacev8_1_1internal.html#af063e6c12112e99237fb099c005e7e97">v8::internal::BaseOpcode</a></div><div class="ttdeci">BaseOpcode</div><div class="ttdef"><b>Definition</b> <a href="base-constants-riscv_8h_source.html#l00628">base-constants-riscv.h:628</a></div></div>
<div class="ttc" id="anamespacev8_html"><div class="ttname"><a href="namespacev8.html">v8</a></div><div class="ttdef"><b>Definition</b> <a href="api-arguments-inl_8h_source.html#l00017">api-arguments-inl.h:17</a></div></div>
<div class="ttc" id="aregister-riscv_8h_html"><div class="ttname"><a href="register-riscv_8h.html">register-riscv.h</a></div></div>
<div class="ttc" id="asmi_8h_html"><div class="ttname"><a href="smi_8h.html">smi.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Apr 3 2025 08:17:05 for v8 by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
