--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 160405365927 paths analyzed, 4750 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  13.028ns.
--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_9 (SLICE_X8Y198.B6), 7072249988 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.028ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_9 (FF)
  Data Path Delay:      12.969ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (1.109 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X36Y109.D5     net (fanout=245)      2.771   Core0/ID_I<16>
    SLICE_X36Y109.D      Tilo                  0.043   Core0/uRF/RegisterTable_1<23>
                                                       Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.D4     net (fanout=1)        0.411   Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_412
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.DMUX    Tcind                 0.228   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X8Y198.B6      net (fanout=1)        0.407   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<9>
    SLICE_X8Y198.CLK     Tas                  -0.022   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC161
                                                       Core0/REG_PC[15]_dff_2_9
    -------------------------------------------------  ---------------------------
    Total                                     12.969ns (3.199ns logic, 9.770ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.028ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_9 (FF)
  Data Path Delay:      12.969ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (1.109 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X36Y109.D5     net (fanout=245)      2.771   Core0/ID_I<16>
    SLICE_X36Y109.D      Tilo                  0.043   Core0/uRF/RegisterTable_1<23>
                                                       Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.D4     net (fanout=1)        0.411   Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_412
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.DMUX    Tcind                 0.228   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X8Y198.B6      net (fanout=1)        0.407   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<9>
    SLICE_X8Y198.CLK     Tas                  -0.022   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC161
                                                       Core0/REG_PC[15]_dff_2_9
    -------------------------------------------------  ---------------------------
    Total                                     12.969ns (3.199ns logic, 9.770ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.019ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_9 (FF)
  Data Path Delay:      12.960ns (Levels of Logic = 11)
  Clock Path Skew:      -0.024ns (1.109 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X47Y110.A1     net (fanout=245)      2.533   Core0/ID_I<16>
    SLICE_X47Y110.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_836
                                                       Core0/uRF/Mmux_DoutA_836
    SLICE_X36Y112.C4     net (fanout=1)        0.638   Core0/uRF/Mmux_DoutA_836
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.DMUX    Tcind                 0.228   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X8Y198.B6      net (fanout=1)        0.407   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<9>
    SLICE_X8Y198.CLK     Tas                  -0.022   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC161
                                                       Core0/REG_PC[15]_dff_2_9
    -------------------------------------------------  ---------------------------
    Total                                     12.960ns (3.201ns logic, 9.759ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X5Y198.D5), 18232472447 paths
--------------------------------------------------------------------------------
Delay (setup path):     13.012ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Data Path Delay:      13.007ns (Levels of Logic = 14)
  Clock Path Skew:      0.030ns (1.163 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X36Y109.D5     net (fanout=245)      2.771   Core0/ID_I<16>
    SLICE_X36Y109.D      Tilo                  0.043   Core0/uRF/RegisterTable_1<23>
                                                       Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.D4     net (fanout=1)        0.411   Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_412
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.COUT    Topcyb                0.310   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.BMUX    Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor<15>
    SLICE_X6Y198.D5      net (fanout=2)        0.537   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<13>
    SLICE_X6Y198.COUT    Topcyd                0.223   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_lut<13>_INV_0
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.BMUX    Tcinb                 0.247   Core0/BrTaken
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_xor<15>
    SLICE_X5Y198.D5      net (fanout=1)        0.237   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<15>
    SLICE_X5Y198.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Mmux_NextPC71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (3.441ns logic, 9.566ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.012ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Data Path Delay:      13.007ns (Levels of Logic = 14)
  Clock Path Skew:      0.030ns (1.163 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X36Y109.D5     net (fanout=245)      2.771   Core0/ID_I<16>
    SLICE_X36Y109.D      Tilo                  0.043   Core0/uRF/RegisterTable_1<23>
                                                       Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.D4     net (fanout=1)        0.411   Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_412
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.COUT    Topcyb                0.310   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.BMUX    Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor<15>
    SLICE_X6Y198.D5      net (fanout=2)        0.537   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<13>
    SLICE_X6Y198.COUT    Topcyd                0.223   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_lut<13>_INV_0
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.BMUX    Tcinb                 0.247   Core0/BrTaken
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_xor<15>
    SLICE_X5Y198.D5      net (fanout=1)        0.237   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<15>
    SLICE_X5Y198.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Mmux_NextPC71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (3.441ns logic, 9.566ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     13.006ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Data Path Delay:      13.001ns (Levels of Logic = 14)
  Clock Path Skew:      0.030ns (1.163 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X36Y109.D5     net (fanout=245)      2.771   Core0/ID_I<16>
    SLICE_X36Y109.D      Tilo                  0.043   Core0/uRF/RegisterTable_1<23>
                                                       Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.D4     net (fanout=1)        0.411   Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_412
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.A6      net (fanout=17)       0.579   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.COUT    Topcya                0.302   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<0>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.BMUX    Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor<15>
    SLICE_X6Y198.D5      net (fanout=2)        0.537   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<13>
    SLICE_X6Y198.COUT    Topcyd                0.223   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_lut<13>_INV_0
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.BMUX    Tcinb                 0.247   Core0/BrTaken
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_xor<15>
    SLICE_X5Y198.D5      net (fanout=1)        0.237   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<15>
    SLICE_X5Y198.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Mmux_NextPC71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     13.001ns (3.433ns logic, 9.568ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_11 (SLICE_X8Y198.D5), 10240157245 paths
--------------------------------------------------------------------------------
Delay (setup path):     12.996ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Data Path Delay:      12.937ns (Levels of Logic = 12)
  Clock Path Skew:      -0.024ns (1.109 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X36Y109.D5     net (fanout=245)      2.771   Core0/ID_I<16>
    SLICE_X36Y109.D      Tilo                  0.043   Core0/uRF/RegisterTable_1<23>
                                                       Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.D4     net (fanout=1)        0.411   Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_412
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.COUT    Tbyp                  0.054   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.BMUX    Tcinb                 0.247   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X8Y198.D5      net (fanout=1)        0.303   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<11>
    SLICE_X8Y198.CLK     Tas                  -0.023   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.937ns (3.271ns logic, 9.666ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.996ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Data Path Delay:      12.937ns (Levels of Logic = 12)
  Clock Path Skew:      -0.024ns (1.109 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X36Y109.D5     net (fanout=245)      2.771   Core0/ID_I<16>
    SLICE_X36Y109.D      Tilo                  0.043   Core0/uRF/RegisterTable_1<23>
                                                       Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.D4     net (fanout=1)        0.411   Core0/uRF/Mmux_DoutA_937
    SLICE_X36Y112.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_412
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.COUT    Tbyp                  0.054   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.BMUX    Tcinb                 0.247   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X8Y198.D5      net (fanout=1)        0.303   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<11>
    SLICE_X8Y198.CLK     Tas                  -0.023   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.937ns (3.271ns logic, 9.666ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     12.987ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Data Path Delay:      12.928ns (Levels of Logic = 12)
  Clock Path Skew:      -0.024ns (1.109 - 1.133)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y29.DOBDO0  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X30Y160.B5     net (fanout=36)       0.844   I<16>
    SLICE_X30Y160.B      Tilo                  0.043   Core0/ID_I<16>
                                                       Core0/Mmux_ID_I81
    SLICE_X47Y110.A1     net (fanout=245)      2.533   Core0/ID_I<16>
    SLICE_X47Y110.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_836
                                                       Core0/uRF/Mmux_DoutA_836
    SLICE_X36Y112.C4     net (fanout=1)        0.638   Core0/uRF/Mmux_DoutA_836
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.COUT    Tbyp                  0.054   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.BMUX    Tcinb                 0.247   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X8Y198.D5      net (fanout=1)        0.303   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<11>
    SLICE_X8Y198.CLK     Tas                  -0.023   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                     12.928ns (3.273ns logic, 9.655ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM7 (RAMB36_X0Y32.ADDRARDADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_42_13 (FF)
  Destination:          CoreMem0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (0.797 - 0.476)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_42_13 to CoreMem0/Mram_RAM7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X9Y147.BQ             Tcko                  0.100   Core0/MEM_ExResult[31]_dff_42<14>
                                                              Core0/MEM_ExResult[31]_dff_42_13
    RAMB36_X0Y32.ADDRARDADDRU12 net (fanout=36)       0.427   Core0/MEM_ExResult[31]_dff_42<13>
    RAMB36_X0Y32.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM7
                                                              CoreMem0/Mram_RAM7
    --------------------------------------------------------  ---------------------------
    Total                                             0.344ns (-0.083ns logic, 0.427ns route)
                                                              (-24.1% logic, 124.1% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM7 (RAMB36_X0Y32.ADDRARDADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_42_13 (FF)
  Destination:          CoreMem0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.321ns (0.797 - 0.476)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_42_13 to CoreMem0/Mram_RAM7
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X9Y147.BQ             Tcko                  0.100   Core0/MEM_ExResult[31]_dff_42<14>
                                                              Core0/MEM_ExResult[31]_dff_42_13
    RAMB36_X0Y32.ADDRARDADDRL12 net (fanout=36)       0.429   Core0/MEM_ExResult[31]_dff_42<13>
    RAMB36_X0Y32.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM7
                                                              CoreMem0/Mram_RAM7
    --------------------------------------------------------  ---------------------------
    Total                                             0.346ns (-0.083ns logic, 0.429ns route)
                                                              (-24.0% logic, 124.0% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_67_9 (SLICE_X32Y195.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_DataIn[31]_dff_44_9 (FF)
  Destination:          Core0/WB_StoreData[31]_dff_67_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.228ns (Levels of Logic = 0)
  Clock Path Skew:      0.202ns (0.663 - 0.461)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_DataIn[31]_dff_44_9 to Core0/WB_StoreData[31]_dff_67_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y195.BQ     Tcko                  0.100   Core0/MEM_DataIn[31]_dff_44<11>
                                                       Core0/MEM_DataIn[31]_dff_44_9
    SLICE_X32Y195.BX     net (fanout=1)        0.166   Core0/MEM_DataIn[31]_dff_44<9>
    SLICE_X32Y195.CLK    Tckdi       (-Th)     0.038   Core0/WB_StoreData[31]_dff_67<11>
                                                       Core0/WB_StoreData[31]_dff_67_9
    -------------------------------------------------  ---------------------------
    Total                                      0.228ns (0.062ns logic, 0.166ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 8802256 paths analyzed, 2424 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.432ns.
--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_9 (SLICE_X8Y198.B6), 392692 paths
--------------------------------------------------------------------------------
Offset (setup paths):   12.432ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_9 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.179ns (Levels of Logic = 12)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.DMUX    Tcind                 0.228   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X8Y198.B6      net (fanout=1)        0.407   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<9>
    SLICE_X8Y198.CLK     Tas                  -0.022   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC161
                                                       Core0/REG_PC[15]_dff_2_9
    -------------------------------------------------  ---------------------------
    Total                                     16.179ns (2.153ns logic, 14.026ns route)
                                                       (13.3% logic, 86.7% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y198.CLK     net (fanout=459)      1.216   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.769ns logic, 3.003ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   12.418ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_9 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.165ns (Levels of Logic = 12)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.A6      net (fanout=17)       0.579   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topac                 0.388   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<0>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.DMUX    Tcind                 0.228   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X8Y198.B6      net (fanout=1)        0.407   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<9>
    SLICE_X8Y198.CLK     Tas                  -0.022   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC161
                                                       Core0/REG_PC[15]_dff_2_9
    -------------------------------------------------  ---------------------------
    Total                                     16.165ns (2.137ns logic, 14.028ns route)
                                                       (13.2% logic, 86.8% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y198.CLK     net (fanout=459)      1.216   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.769ns logic, 3.003ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   12.315ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_9 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.062ns (Levels of Logic = 13)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X43Y183.D1     net (fanout=245)      1.643   Core0/ID_I<17>
    SLICE_X43Y183.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_995
                                                       Core0/uRF/Mmux_DoutA_995
    SLICE_X47Y185.D2     net (fanout=1)        0.669   Core0/uRF/Mmux_DoutA_995
    SLICE_X47Y185.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_731
                                                       Core0/uRF/Mmux_DoutA_431
                                                       Core0/uRF/Mmux_DoutA_2_f7_30
    SLICE_X24Y173.A2     net (fanout=3)        1.120   Core0/ID_RegDA<9>
    SLICE_X24Y173.A      Tilo                  0.043   N144
                                                       Core0/Mmux_ID_ExOpA_FW32_SW0
    SLICE_X17Y158.B1     net (fanout=2)        1.019   N144
    SLICE_X17Y158.B      Tilo                  0.043   N403
                                                       Core0/uALU/Res<9>_SW2
    SLICE_X17Y158.A4     net (fanout=1)        0.232   N563
    SLICE_X17Y158.A      Tilo                  0.043   N403
                                                       Core0/Mmux_ID_ExOpA_FW32
    SLICE_X16Y160.B1     net (fanout=2)        0.620   Core0/ID_ExOpA_FW<9>
    SLICE_X16Y160.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ6
                                                       Core0/uBranchCTRL/FlagZ6
    SLICE_X8Y188.A2      net (fanout=1)        1.220   Core0/uBranchCTRL/FlagZ6
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.DMUX    Tcind                 0.228   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X8Y198.B6      net (fanout=1)        0.407   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<9>
    SLICE_X8Y198.CLK     Tas                  -0.022   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC161
                                                       Core0/REG_PC[15]_dff_2_9
    -------------------------------------------------  ---------------------------
    Total                                     16.062ns (2.194ns logic, 13.868ns route)
                                                       (13.7% logic, 86.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y198.CLK     net (fanout=459)      1.216   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.769ns logic, 3.003ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_15 (SLICE_X5Y198.D5), 1010305 paths
--------------------------------------------------------------------------------
Offset (setup paths):   12.416ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.217ns (Levels of Logic = 15)
  Clock Path Delay:     3.826ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.COUT    Topcyb                0.310   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.BMUX    Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor<15>
    SLICE_X6Y198.D5      net (fanout=2)        0.537   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<13>
    SLICE_X6Y198.COUT    Topcyd                0.223   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_lut<13>_INV_0
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.BMUX    Tcinb                 0.247   Core0/BrTaken
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_xor<15>
    SLICE_X5Y198.D5      net (fanout=1)        0.237   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<15>
    SLICE_X5Y198.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Mmux_NextPC71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     16.217ns (2.395ns logic, 13.822ns route)
                                                       (14.8% logic, 85.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y198.CLK     net (fanout=459)      1.270   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.769ns logic, 3.057ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Offset (setup paths):   12.410ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.211ns (Levels of Logic = 15)
  Clock Path Delay:     3.826ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.A6      net (fanout=17)       0.579   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.COUT    Topcya                0.302   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<0>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X7Y196.BMUX    Tcinb                 0.246   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<15>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_xor<15>
    SLICE_X6Y198.D5      net (fanout=2)        0.537   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<13>
    SLICE_X6Y198.COUT    Topcyd                0.223   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_lut<13>_INV_0
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.BMUX    Tcinb                 0.247   Core0/BrTaken
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_xor<15>
    SLICE_X5Y198.D5      net (fanout=1)        0.237   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<15>
    SLICE_X5Y198.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Mmux_NextPC71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     16.211ns (2.387ns logic, 13.824ns route)
                                                       (14.7% logic, 85.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y198.CLK     net (fanout=459)      1.270   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.769ns logic, 3.057ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Offset (setup paths):   12.366ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.167ns (Levels of Logic = 14)
  Clock Path Delay:     3.826ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.COUT    Tbyp                  0.054   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.COUT    Tbyp                  0.054   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X6Y199.BMUX    Tcinb                 0.247   Core0/BrTaken
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_xor<15>
    SLICE_X5Y198.D5      net (fanout=1)        0.237   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<15>
    SLICE_X5Y198.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Mmux_NextPC71
                                                       Core0/REG_PC[15]_dff_2_15
    -------------------------------------------------  ---------------------------
    Total                                     16.167ns (2.311ns logic, 13.856ns route)
                                                       (14.3% logic, 85.7% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y198.CLK     net (fanout=459)      1.270   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.769ns logic, 3.057ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_11 (SLICE_X8Y198.D5), 568632 paths
--------------------------------------------------------------------------------
Offset (setup paths):   12.400ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.147ns (Levels of Logic = 13)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topbc                 0.404   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.COUT    Tbyp                  0.054   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.BMUX    Tcinb                 0.247   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X8Y198.D5      net (fanout=1)        0.303   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<11>
    SLICE_X8Y198.CLK     Tas                  -0.023   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                     16.147ns (2.225ns logic, 13.922ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y198.CLK     net (fanout=459)      1.216   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.769ns logic, 3.003ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   12.386ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.133ns (Levels of Logic = 13)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.A6      net (fanout=17)       0.579   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.CMUX    Topac                 0.388   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<0>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X6Y196.A5      net (fanout=2)        0.571   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>
    SLICE_X6Y196.COUT    Topcya                0.289   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
                                                       Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<2>_rt
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<5>
    SLICE_X6Y197.COUT    Tbyp                  0.054   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.BMUX    Tcinb                 0.247   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X8Y198.D5      net (fanout=1)        0.303   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<11>
    SLICE_X8Y198.CLK     Tas                  -0.023   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                     16.133ns (2.209ns logic, 13.924ns route)
                                                       (13.7% logic, 86.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y198.CLK     net (fanout=459)      1.216   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.769ns logic, 3.003ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   12.289ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_11 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      16.036ns (Levels of Logic = 14)
  Clock Path Delay:     3.772ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.752   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X37Y151.A3     net (fanout=636)      5.790   reset_IBUF
    SLICE_X37Y151.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_553<5>
                                                       Core0/Mmux_ID_I91
    SLICE_X48Y117.D1     net (fanout=245)      1.614   Core0/ID_I<17>
    SLICE_X48Y117.D      Tilo                  0.043   Core0/uRF/Mmux_DoutA_837
                                                       Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.C1     net (fanout=1)        0.878   Core0/uRF/Mmux_DoutA_837
    SLICE_X36Y112.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_712
                                                       Core0/uRF/Mmux_DoutA_312
                                                       Core0/uRF/Mmux_DoutA_2_f7_11
    SLICE_X32Y151.B1     net (fanout=4)        1.441   Core0/ID_RegDA<20>
    SLICE_X32Y151.B      Tilo                  0.043   N110
                                                       Core0/Mmux_ID_ExOpA_FW13_SW0
    SLICE_X32Y151.A4     net (fanout=3)        0.245   N110
    SLICE_X32Y151.A      Tilo                  0.043   N110
                                                       Core0/uBranchCTRL/FlagZ3_SW0
    SLICE_X21Y144.C2     net (fanout=1)        0.948   N368
    SLICE_X21Y144.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_42<24>
                                                       Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A1      net (fanout=1)        1.555   Core0/uBranchCTRL/FlagZ3
    SLICE_X8Y188.A       Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X7Y193.B6      net (fanout=17)       0.577   Core0/uBranchCTRL/FlagZ
    SLICE_X7Y193.COUT    Topcyb                0.310   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<3>
    SLICE_X7Y194.COUT    Tbyp                  0.053   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<7>
    SLICE_X7Y195.BMUX    Tcinb                 0.246   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_16_OUT_cy<11>
    SLICE_X6Y197.D5      net (fanout=2)        0.375   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_16_OUT<9>
    SLICE_X6Y197.COUT    Topcyd                0.223   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_lut<9>_INV_0
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.CIN     net (fanout=1)        0.000   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<9>
    SLICE_X6Y198.BMUX    Tcinb                 0.247   Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
                                                       Core0/uBranchCTRL/Msub_GND_11_o_GND_11_o_sub_18_OUT<15:0>_cy<13>
    SLICE_X8Y198.D5      net (fanout=1)        0.303   Core0/uBranchCTRL/GND_11_o_GND_11_o_sub_18_OUT<11>
    SLICE_X8Y198.CLK     Tas                  -0.023   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Mmux_NextPC31
                                                       Core0/REG_PC[15]_dff_2_11
    -------------------------------------------------  ---------------------------
    Total                                     16.036ns (2.310ns logic, 13.726ns route)
                                                       (14.4% logic, 85.6% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y198.CLK     net (fanout=459)      1.216   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.769ns logic, 3.003ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_12 (SLICE_X5Y198.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.799ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_12 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.677   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X5Y198.SR      net (fanout=636)      0.603   reset_IBUF
    SLICE_X5Y198.CLK     Tremck      (-Th)    -0.140   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/REG_PC[15]_dff_2_12
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.817ns logic, 0.603ns route)
                                                       (57.5% logic, 42.5% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y198.CLK     net (fanout=459)      1.440   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.854ns logic, 3.341ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_13 (SLICE_X5Y198.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.799ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.677   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X5Y198.SR      net (fanout=636)      0.603   reset_IBUF
    SLICE_X5Y198.CLK     Tremck      (-Th)    -0.140   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/REG_PC[15]_dff_2_13
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.817ns logic, 0.603ns route)
                                                       (57.5% logic, 42.5% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y198.CLK     net (fanout=459)      1.440   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.854ns logic, 3.341ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_14 (SLICE_X5Y198.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.799ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.420ns (Levels of Logic = 1)
  Clock Path Delay:     4.195ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H9.I                 Tiopi                 0.677   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X5Y198.SR      net (fanout=636)      0.603   reset_IBUF
    SLICE_X5Y198.CLK     Tremck      (-Th)    -0.140   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/REG_PC[15]_dff_2_14
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.817ns logic, 0.603ns route)
                                                       (57.5% logic, 42.5% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y198.CLK     net (fanout=459)      1.440   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.854ns logic, 3.341ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  13.452ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<27> (A14.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 13.452ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_42_1 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.448ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_42_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y144.CLK    net (fanout=459)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_42_1 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y144.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_42<1>
                                                       Core0/MEM_ExResult[31]_dff_42_1
    SLICE_X26Y194.A1     net (fanout=32)       3.499   Core0/MEM_ExResult[31]_dff_42<1>
    SLICE_X26Y194.A      Tilo                  0.043   N12
                                                       Core0/Mmux_MemWriteData40_SW0
    SLICE_X25Y180.A3     net (fanout=1)        0.861   N12
    SLICE_X25Y180.A      Tilo                  0.043   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    A14.O                net (fanout=2)        2.345   MemWData_27_OBUF
    A14.PAD              Tioop                 2.398   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      9.448ns (2.743ns logic, 6.705ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.068ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_69_0 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.856ns (Levels of Logic = 3)
  Clock Path Delay:     4.187ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_69_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y165.CLK     net (fanout=459)      1.432   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.854ns logic, 3.333ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_69_0 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y165.AQ      Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_69<2>
                                                       Core0/WB_MemCTRL[2]_dff_69_0
    SLICE_X26Y194.A2     net (fanout=70)       2.943   Core0/WB_MemCTRL[2]_dff_69<0>
    SLICE_X26Y194.A      Tilo                  0.043   N12
                                                       Core0/Mmux_MemWriteData40_SW0
    SLICE_X25Y180.A3     net (fanout=1)        0.861   N12
    SLICE_X25Y180.A      Tilo                  0.043   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    A14.O                net (fanout=2)        2.345   MemWData_27_OBUF
    A14.PAD              Tioop                 2.398   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      8.856ns (2.707ns logic, 6.149ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 13.009ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_69_2 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.797ns (Levels of Logic = 3)
  Clock Path Delay:     4.187ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_69_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y165.CLK     net (fanout=459)      1.432   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.854ns logic, 3.333ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_69_2 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y165.CQ      Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_69<2>
                                                       Core0/WB_MemCTRL[2]_dff_69_2
    SLICE_X26Y194.A5     net (fanout=193)      2.884   Core0/WB_MemCTRL[2]_dff_69<2>
    SLICE_X26Y194.A      Tilo                  0.043   N12
                                                       Core0/Mmux_MemWriteData40_SW0
    SLICE_X25Y180.A3     net (fanout=1)        0.861   N12
    SLICE_X25Y180.A      Tilo                  0.043   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    A14.O                net (fanout=2)        2.345   MemWData_27_OBUF
    A14.PAD              Tioop                 2.398   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      8.797ns (2.707ns logic, 6.090ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<25> (B11.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.657ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_69_2 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.445ns (Levels of Logic = 3)
  Clock Path Delay:     4.187ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_69_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y165.CLK     net (fanout=459)      1.432   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.854ns logic, 3.333ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_69_2 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y165.CQ      Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_69<2>
                                                       Core0/WB_MemCTRL[2]_dff_69_2
    SLICE_X26Y193.A1     net (fanout=193)      3.089   Core0/WB_MemCTRL[2]_dff_69<2>
    SLICE_X26Y193.A      Tilo                  0.043   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X22Y182.A1     net (fanout=1)        0.777   N16
    SLICE_X22Y182.A      Tilo                  0.043   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData36
    B11.O                net (fanout=2)        1.882   MemWData_25_OBUF
    B11.PAD              Tioop                 2.388   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      8.445ns (2.697ns logic, 5.748ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.522ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_42_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.518ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_42_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y144.CLK    net (fanout=459)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_42_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y144.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_42<1>
                                                       Core0/MEM_ExResult[31]_dff_42_1
    SLICE_X26Y193.A5     net (fanout=32)       3.126   Core0/MEM_ExResult[31]_dff_42<1>
    SLICE_X26Y193.A      Tilo                  0.043   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X22Y182.A1     net (fanout=1)        0.777   N16
    SLICE_X22Y182.A      Tilo                  0.043   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData36
    B11.O                net (fanout=2)        1.882   MemWData_25_OBUF
    B11.PAD              Tioop                 2.388   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      8.518ns (2.733ns logic, 5.785ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.317ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_69_0 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.105ns (Levels of Logic = 3)
  Clock Path Delay:     4.187ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_69_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y165.CLK     net (fanout=459)      1.432   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.854ns logic, 3.333ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_69_0 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y165.AQ      Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_69<2>
                                                       Core0/WB_MemCTRL[2]_dff_69_0
    SLICE_X26Y193.A4     net (fanout=70)       2.749   Core0/WB_MemCTRL[2]_dff_69<0>
    SLICE_X26Y193.A      Tilo                  0.043   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X22Y182.A1     net (fanout=1)        0.777   N16
    SLICE_X22Y182.A      Tilo                  0.043   MemWData_10_OBUF
                                                       Core0/Mmux_MemWriteData36
    B11.O                net (fanout=2)        1.882   MemWData_25_OBUF
    B11.PAD              Tioop                 2.388   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (2.697ns logic, 5.408ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<26> (B12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.621ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_42_1 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.617ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_42_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y144.CLK    net (fanout=459)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_42_1 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y144.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_42<1>
                                                       Core0/MEM_ExResult[31]_dff_42_1
    SLICE_X28Y187.A3     net (fanout=32)       3.082   Core0/MEM_ExResult[31]_dff_42<1>
    SLICE_X28Y187.A      Tilo                  0.043   N14
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X23Y182.C4     net (fanout=1)        0.577   N14
    SLICE_X23Y182.C      Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    B12.O                net (fanout=2)        2.228   MemWData_26_OBUF
    B12.PAD              Tioop                 2.385   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      8.617ns (2.730ns logic, 5.887ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.471ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_69_2 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.259ns (Levels of Logic = 3)
  Clock Path Delay:     4.187ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_69_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y165.CLK     net (fanout=459)      1.432   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.854ns logic, 3.333ns route)
                                                       (20.4% logic, 79.6% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_69_2 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y165.CQ      Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_69<2>
                                                       Core0/WB_MemCTRL[2]_dff_69_2
    SLICE_X28Y187.A1     net (fanout=193)      2.760   Core0/WB_MemCTRL[2]_dff_69<2>
    SLICE_X28Y187.A      Tilo                  0.043   N14
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X23Y182.C4     net (fanout=1)        0.577   N14
    SLICE_X23Y182.C      Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    B12.O                net (fanout=2)        2.228   MemWData_26_OBUF
    B12.PAD              Tioop                 2.385   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      8.259ns (2.694ns logic, 5.565ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.028ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_42_1 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.024ns (Levels of Logic = 3)
  Clock Path Delay:     3.979ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_42_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X20Y144.CLK    net (fanout=459)      1.224   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.979ns (0.854ns logic, 3.125ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_42_1 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y144.CQ     Tcko                  0.259   Core0/MEM_ExResult[31]_dff_42<1>
                                                       Core0/MEM_ExResult[31]_dff_42_1
    SLICE_X12Y179.C4     net (fanout=32)       2.206   Core0/MEM_ExResult[31]_dff_42<1>
    SLICE_X12Y179.CMUX   Tilo                  0.138   Core0/Mmux_MemWriteData111
                                                       Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1326_o1
    SLICE_X23Y182.C1     net (fanout=8)        0.765   Core0/WB_MemCTRL[2]_MEM_ExResult[1]_AND_1326_o
    SLICE_X23Y182.C      Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    B12.O                net (fanout=2)        2.228   MemWData_26_OBUF
    B12.PAD              Tioop                 2.385   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      8.024ns (2.825ns logic, 5.199ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point PC<5> (H13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.377ns (clock path + data path - uncertainty)
  Source:               Core0/REG_PC[15]_dff_2_5 (FF)
  Destination:          PC<5> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      1.763ns (Levels of Logic = 1)
  Clock Path Delay:     1.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/REG_PC[15]_dff_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y199.CLK     net (fanout=459)      0.647   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.129ns logic, 1.510ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_5 to PC<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y199.BQ      Tcko                  0.100   Core0/REG_PC[15]_dff_2<7>
                                                       Core0/REG_PC[15]_dff_2_5
    H13.O                net (fanout=36)       0.397   Core0/REG_PC[15]_dff_2<5>
    H13.PAD              Tioop                 1.266   PC<5>
                                                       PC_5_OBUF
                                                       PC<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (1.366ns logic, 0.397ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point PC<4> (J13.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.420ns (clock path + data path - uncertainty)
  Source:               Core0/REG_PC[15]_dff_2_4 (FF)
  Destination:          PC<4> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      1.806ns (Levels of Logic = 1)
  Clock Path Delay:     1.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/REG_PC[15]_dff_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y199.CLK     net (fanout=459)      0.647   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.129ns logic, 1.510ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_4 to PC<4>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y199.AQ      Tcko                  0.100   Core0/REG_PC[15]_dff_2<7>
                                                       Core0/REG_PC[15]_dff_2_4
    J13.O                net (fanout=36)       0.438   Core0/REG_PC[15]_dff_2<4>
    J13.PAD              Tioop                 1.268   PC<4>
                                                       PC_4_OBUF
                                                       PC<4>
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (1.368ns logic, 0.438ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Paths for end point PC<2> (G10.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.433ns (clock path + data path - uncertainty)
  Source:               Core0/REG_PC[15]_dff_2_2 (FF)
  Destination:          PC<2> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      1.819ns (Levels of Logic = 1)
  Clock Path Delay:     1.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/REG_PC[15]_dff_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y199.CLK     net (fanout=459)      0.647   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.129ns logic, 1.510ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_2 to PC<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y199.CQ      Tcko                  0.100   Core0/REG_PC[15]_dff_2<3>
                                                       Core0/REG_PC[15]_dff_2_2
    G10.O                net (fanout=36)       0.432   Core0/REG_PC[15]_dff_2<2>
    G10.PAD              Tioop                 1.287   PC<2>
                                                       PC_2_OBUF
                                                       PC<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.819ns (1.387ns logic, 0.432ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |   12.432(R)|      SLOW  |    2.800(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         8.302(R)|      SLOW  |         3.564(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         8.645(R)|      SLOW  |         3.788(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         8.945(R)|      SLOW  |         3.923(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         8.873(R)|      SLOW  |         3.879(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         8.827(R)|      SLOW  |         3.817(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         8.941(R)|      SLOW  |         3.920(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         8.683(R)|      SLOW  |         3.723(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         8.912(R)|      SLOW  |         3.864(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         8.889(R)|      SLOW  |         3.888(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         8.600(R)|      SLOW  |         3.714(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         8.899(R)|      SLOW  |         3.873(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         8.918(R)|      SLOW  |         3.902(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         8.940(R)|      SLOW  |         3.879(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         8.176(R)|      SLOW  |         3.499(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         8.339(R)|      SLOW  |         3.596(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         8.885(R)|      SLOW  |         3.882(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        10.812(R)|      SLOW  |         3.943(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.050(R)|      SLOW  |         3.997(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.051(R)|      SLOW  |         4.109(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        10.765(R)|      SLOW  |         3.762(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.110(R)|      SLOW  |         3.985(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        10.944(R)|      SLOW  |         3.934(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        11.116(R)|      SLOW  |         3.955(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        11.202(R)|      SLOW  |         4.040(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        11.246(R)|      SLOW  |         4.055(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        11.132(R)|      SLOW  |         4.085(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        11.532(R)|      SLOW  |         4.191(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        11.897(R)|      SLOW  |         4.215(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        11.344(R)|      SLOW  |         4.096(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        11.783(R)|      SLOW  |         4.299(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        11.144(R)|      SLOW  |         3.845(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        12.351(R)|      SLOW  |         4.381(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        11.796(R)|      SLOW  |         4.278(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        11.624(R)|      SLOW  |         4.158(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        12.128(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        11.969(R)|      SLOW  |         4.020(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        11.416(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        10.992(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        11.028(R)|      SLOW  |         4.277(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        12.304(R)|      SLOW  |         4.205(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        11.919(R)|      SLOW  |         3.926(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        12.657(R)|      SLOW  |         4.078(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        12.621(R)|      SLOW  |         4.376(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        13.452(R)|      SLOW  |         4.519(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        11.894(R)|      SLOW  |         4.371(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        11.752(R)|      SLOW  |         4.272(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        12.362(R)|      SLOW  |         4.509(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        12.006(R)|      SLOW  |         4.462(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         8.871(R)|      SLOW  |         3.925(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         8.064(R)|      SLOW  |         3.439(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         8.139(R)|      SLOW  |         3.470(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |         8.143(R)|      SLOW  |         3.433(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |         8.149(R)|      SLOW  |         3.438(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         8.131(R)|      SLOW  |         3.420(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         8.055(R)|      SLOW  |         3.377(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |         8.210(R)|      SLOW  |         3.484(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         8.426(R)|      SLOW  |         3.649(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |         8.399(R)|      SLOW  |         3.579(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         8.503(R)|      SLOW  |         3.634(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         8.531(R)|      SLOW  |         3.673(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |         8.885(R)|      SLOW  |         3.858(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         8.352(R)|      SLOW  |         3.577(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         8.313(R)|      SLOW  |         3.560(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         8.379(R)|      SLOW  |         3.590(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         8.552(R)|      SLOW  |         3.664(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   13.028|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 160414168720 paths, 0 nets, and 16381 connections

Design statistics:
   Minimum period:  13.028ns{1}   (Maximum frequency:  76.758MHz)
   Minimum input required time before clock:  12.432ns
   Maximum output delay after clock:  13.452ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 11 16:03:29 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 785 MB



