

================================================================
== Synthesis Summary Report of 'rendering'
================================================================
+ General Information: 
    * Date:           Thu Jul 18 22:48:31 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        rendering
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |                              Modules                             |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |          |         |             |             |     |
    |                              & Loops                             |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   |   DSP   |      FF     |     LUT     | URAM|
    +------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+
    |+ rendering                                                       |  Timing|  -3.26|        -|          -|         -|        -|      -|        no|  35 (12%)|  12 (5%)|  18166 (17%)|  16117 (30%)|    -|
    | o TRIANGLES                                                      |       -|   3.65|        -|          -|         -|        -|      -|        no|         -|        -|            -|            -|    -|
    |  + rendering_Pipeline_RAST2                                      |  Timing|  -2.24|        -|          -|         -|        -|      -|        no|         -|   6 (2%)|    5034 (4%)|    3740 (7%)|    -|
    |   o RAST2                                                        |       -|   3.65|        -|          -|        43|        1|      -|       yes|         -|        -|            -|            -|    -|
    |  + rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL        |       -|   0.24|   131074|  6.554e+05|         -|   131074|      -|        no|         -|        -|    102 (~0%)|    201 (~0%)|    -|
    |   o ZCULLING_INIT_ROW_ZCULLING_INIT_COL                          |      II|   3.65|   131072|  6.554e+05|         3|        2|  65536|       yes|         -|        -|            -|            -|    -|
    |  + rendering_Pipeline_ZCULLING                                   |  Timing|  -3.26|        -|          -|         -|        -|      -|        no|         -|        -|    230 (~0%)|  10755 (20%)|    -|
    |   o ZCULLING                                                     |      II|   3.65|        -|          -|         5|        4|      -|       yes|         -|        -|            -|            -|    -|
    |  + rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL  |       -|   0.24|   131074|  6.554e+05|         -|   131074|      -|        no|         -|        -|    102 (~0%)|    201 (~0%)|    -|
    |   o COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL                    |      II|   3.65|   131072|  6.554e+05|         3|        2|  65536|       yes|         -|        -|            -|            -|    -|
    |  + rendering_Pipeline_COLORING_FB                                |  Timing|  -1.19|        -|          -|         -|        -|      -|        no|         -|        -|     89 (~0%)|    120 (~0%)|    -|
    |   o COLORING_FB                                                  |       -|   3.65|        -|          -|         3|        1|      -|       yes|         -|        -|            -|            -|    -|
    +------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+---------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| output_r_address0 | out       | 16       |
| output_r_d0       | out       | 8        |
+-------------------+-----------+----------+

* Other Ports
+--------------+---------+-----------+----------+
| Port         | Mode    | Direction | Bitwidth |
+--------------+---------+-----------+----------+
| num_3d_tri   | ap_none | in        | 32       |
| triangle_3ds | ap_none | in        | 72       |
+--------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------------+
| Argument     | Direction | Datatype       |
+--------------+-----------+----------------+
| triangle_3ds | in        | pointer        |
| output       | out       | unsigned char* |
| num_3d_tri   | in        | int            |
+--------------+-----------+----------------+

* SW-to-HW Mapping
+--------------+-------------------+---------+----------+
| Argument     | HW Interface      | HW Type | HW Usage |
+--------------+-------------------+---------+----------+
| triangle_3ds | triangle_3ds      | port    |          |
| output       | output_r_address0 | port    | offset   |
| output       | output_r_ce0      | port    |          |
| output       | output_r_we0      | port    |          |
| output       | output_r_d0       | port    |          |
| num_3d_tri   | num_3d_tri        | port    |          |
+--------------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------+-----+--------+----------------+-----+-----------+---------+
| Name                                                            | DSP | Pragma | Variable       | Op  | Impl      | Latency |
+-----------------------------------------------------------------+-----+--------+----------------+-----+-----------+---------+
| + rendering                                                     | 12  |        |                |     |           |         |
|   mul_8ns_10ns_17_3_1_U3050                                     | 1   |        | mul_ln114      | mul | dsp       | 2       |
|   mul_8ns_10ns_17_3_1_U3051                                     | 1   |        | mul_ln114_1    | mul | dsp       | 2       |
|   mul_8ns_10ns_17_3_1_U3052                                     | 1   |        | mul_ln114_2    | mul | dsp       | 2       |
|   add_ln114_fu_9469_p2                                          |     |        | add_ln114      | add | fabric    | 0       |
|   triangle_2ds_z_fu_9478_p2                                     |     |        | triangle_2ds_z | add | fabric    | 0       |
|   sub_ln22_fu_9340_p2                                           |     |        | sub_ln22       | sub | fabric    | 0       |
|   sub_ln22_1_fu_9354_p2                                         |     |        | sub_ln22_1     | sub | fabric    | 0       |
|   mul_9s_9s_18_3_1_U3053                                        | 1   |        | mul_ln22       | mul | dsp       | 2       |
|   sub_ln23_fu_9364_p2                                           |     |        | sub_ln23       | sub | fabric    | 0       |
|   sub_ln23_1_fu_9374_p2                                         |     |        | sub_ln23_1     | sub | fabric    | 0       |
|   mul_9s_9s_18_3_1_U3054                                        | 1   |        | mul_ln23       | mul | dsp       | 2       |
|   cw_fu_9483_p2                                                 |     |        | cw             | sub | fabric    | 0       |
|   sub22_i_i_fu_9380_p2                                          |     |        | sub22_i_i      | sub | fabric    | 0       |
|   sub31_i_i_fu_9386_p2                                          |     |        | sub31_i_i      | sub | fabric    | 0       |
|   sub42_i_i_fu_9392_p2                                          |     |        | sub42_i_i      | sub | fabric    | 0       |
|   sub52_i_i_fu_9398_p2                                          |     |        | sub52_i_i      | sub | fabric    | 0       |
|   sub_ln154_fu_9653_p2                                          |     |        | sub_ln154      | sub | fabric    | 0       |
|   sub_ln157_fu_9671_p2                                          |     |        | sub_ln157      | sub | fabric    | 0       |
|   mul_9s_9s_18_3_1_U3055                                        | 1   |        | mul_ln157      | mul | dsp       | 2       |
|   add_ln265_fu_9710_p2                                          |     |        | add_ln265      | add | fabric    | 0       |
|  + rendering_Pipeline_RAST2                                     | 6   |        |                |     |           |         |
|    k_2_fu_4260_p2                                               |     |        | k_2            | add | fabric    | 0       |
|    fragment_x_fu_4285_p2                                        |     |        | fragment_x     | add | fabric    | 0       |
|    fragment_y_fu_4293_p2                                        |     |        | fragment_y     | add | fabric    | 0       |
|    sub_ln52_fu_4301_p2                                          |     |        | sub_ln52       | sub | fabric    | 0       |
|    mul_9s_9s_18_3_1_U3                                          | 1   |        | mul_ln52       | mul | dsp       | 2       |
|    sub_ln52_1_fu_4343_p2                                        |     |        | sub_ln52_1     | sub | fabric    | 0       |
|    mac_mulsub_9s_9s_18s_18_4_1_U6                               | 1   |        | mul_ln52_1     | mul | dsp_slice | 3       |
|    mac_mulsub_9s_9s_18s_18_4_1_U6                               | 1   |        | pi0            | sub | dsp_slice | 3       |
|    sub_ln53_fu_4306_p2                                          |     |        | sub_ln53       | sub | fabric    | 0       |
|    mul_9s_9s_18_3_1_U4                                          | 1   |        | mul_ln53       | mul | dsp       | 2       |
|    sub_ln53_1_fu_4352_p2                                        |     |        | sub_ln53_1     | sub | fabric    | 0       |
|    mac_mulsub_9s_9s_18s_18_4_1_U7                               | 1   |        | mul_ln53_1     | mul | dsp_slice | 3       |
|    mac_mulsub_9s_9s_18s_18_4_1_U7                               | 1   |        | pi1            | sub | dsp_slice | 3       |
|    sub_ln54_fu_4311_p2                                          |     |        | sub_ln54       | sub | fabric    | 0       |
|    mul_9s_9s_18_3_1_U5                                          | 1   |        | mul_ln54       | mul | dsp       | 2       |
|    sub_ln54_1_fu_4361_p2                                        |     |        | sub_ln54_1     | sub | fabric    | 0       |
|    mac_mulsub_9s_9s_18s_18_4_1_U8                               | 1   |        | mul_ln54_1     | mul | dsp_slice | 3       |
|    mac_mulsub_9s_9s_18s_18_4_1_U8                               | 1   |        | pi2            | sub | dsp_slice | 3       |
|    i_fu_11895_p2                                                |     |        | i              | add | fabric    | 0       |
|  + rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL       | 0   |        |                |     |           |         |
|    add_ln199_1_fu_90_p2                                         |     |        | add_ln199_1    | add | fabric    | 0       |
|    add_ln199_fu_102_p2                                          |     |        | add_ln199      | add | fabric    | 0       |
|    add_ln203_fu_142_p2                                          |     |        | add_ln203      | add | fabric    | 0       |
|    add_ln201_fu_148_p2                                          |     |        | add_ln201      | add | fabric    | 0       |
|  + rendering_Pipeline_ZCULLING                                  | 0   |        |                |     |           |         |
|    add_ln212_fu_13146_p2                                        |     |        | add_ln212      | add | fabric    | 0       |
|    pixel_cntr_1_fu_21209_p2                                     |     |        | pixel_cntr_1   | add | fabric    | 0       |
|  + rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL | 0   |        |                |     |           |         |
|    add_ln233_1_fu_92_p2                                         |     |        | add_ln233_1    | add | fabric    | 0       |
|    add_ln233_fu_104_p2                                          |     |        | add_ln233      | add | fabric    | 0       |
|    add_ln236_fu_144_p2                                          |     |        | add_ln236      | add | fabric    | 0       |
|    add_ln235_fu_150_p2                                          |     |        | add_ln235      | add | fabric    | 0       |
|  + rendering_Pipeline_COLORING_FB                               | 0   |        |                |     |           |         |
|    add_ln241_fu_118_p2                                          |     |        | add_ln241      | add | fabric    | 0       |
+-----------------------------------------------------------------+-----+--------+----------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+------------------+--------------+------+------+------+--------+--------------+------+---------+------------------+
| Name             | Usage        | Type | BRAM | URAM | Pragma | Variable     | Impl | Latency | Bitwidth, Depth, |
|                  |              |      |      |      |        |              |      |         | Banks            |
+------------------+--------------+------+------+------+--------+--------------+------+---------+------------------+
| + rendering      |              |      | 35   | 0    |        |              |      |         |                  |
|   pixels_x_U     | ram_1p array |      | 1    |      |        | pixels_x     | auto | 1       | 8, 500, 1        |
|   pixels_y_U     | ram_1p array |      | 1    |      |        | pixels_y     | auto | 1       | 8, 500, 1        |
|   pixels_color_U | ram_1p array |      | 1    |      |        | pixels_color | auto | 1       | 6, 500, 1        |
|   z_buffer_U     | ram_1p       |      | 32   |      |        | z_buffer     | auto | 1       | 8, 65536, 1      |
+------------------+--------------+------+------+------+--------+--------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+---------------------------------+------------------------------------------------------------------------------+
| Type            | Options                         | Location                                                                     |
+-----------------+---------------------------------+------------------------------------------------------------------------------+
| array_partition | variable=fragment type=complete | benchmarks/rosetta/3d-rendering/src/rendering.cpp:259 in rendering, fragment |
+-----------------+---------------------------------+------------------------------------------------------------------------------+


