#include "PPU.h"
#include <string>
#include <cstdint>
#include <WinUser.h>
#include "Bus.h"
#include "Core.h"
#include "RendererWithReg.h"
#include "RendererSlow.h"
#include "RendererLoopy.h"
#include "A12Mapper.h"
#include "Mapper.h"
#include "Serializer.h"
#include "DebuggerContext.h"

HWND m_hwnd;

PPU::PPU(SharedContext& ctx, Nes& nes) : context(ctx), nes(nes) {
	dbgContext = ctx.debugger_context;
	oam.fill(0xFF);
	m_ppuCtrl = 0;
	oamAddr = 0;
}

PPU::~PPU()
{
	if (renderer) {
		delete renderer;
		renderer = nullptr;
	}
}

void PPU::initialize() {
	renderer = new RendererLoopy(context);
	renderer->initialize(this);
}

void PPU::set_hwnd(HWND hwnd) {
	m_hwnd = hwnd;
}

void PPU::reset()
{
	m_ppuMask = 0;
	m_ppuCtrl = 0;
	m_ppuStatus = 0;
	ppuDataBuffer = 0;
	paletteTable.fill(0x00);
	m_vram.fill(0x00);
	renderer->reset();
	clearBuffer(context.GetBackBuffer());
	context.SwapBuffers();
	clearBuffer(context.GetBackBuffer());
}

void PPU::clearBuffer(uint32_t* buffer) {
	for (int i = 0; i < 256 * 240; i++) {
		buffer[i] = 0x00000000; // Black
	}
}

void PPU::step()
{
	// Emulate one PPU cycle here

}

uint8_t PPU::read(uint16_t address) {
	return read_register(0x2000 + (address & 0x7));
}

uint8_t PPU::peek(uint16_t address) {
	return peek_register(0x2000 + (address & 0x7));
}

void PPU::register_memory(Bus& bus) {
	// TODO : Implement PPU open bus.
	bus.ReadRegisterAdd(0x2000, 0x3FFF, this);
	bus.ReadRegisterAdd(0x4014, 0x4014, this);
	bus.WriteRegisterAdd(0x2000, 0x3FFF, this);
	bus.WriteRegisterAdd(0x4014, 0x4014, this);
}

void PPU::writeOAM(uint16_t addr, uint8_t val) {
	oam[addr] = val;
}

void PPU::performDMA(uint8_t page)
{
	nes.dmaActive = true;
	nes.dmaPage = page;
	nes.dmaAddr = 0;
	// Timing penalty (513 or 514 CPU cycles)
	int extraCycle = (bus->cpu.GetCycleCount() & 1) ? 1 : 0;
	nes.dmaCycles = 513 + extraCycle;
}

void PPU::write(uint16_t address, uint8_t value) {
	if (address == 0x4014) {
		performDMA(value);
	}
	else {
		write_register(0x2000 + (address & 0x7), value);
	}
}

inline void PPU::write_register(uint16_t addr, uint8_t value)
{
	// addr is in the range 0x2000 to 0x2007
	// It is the CPU that writes to these registers
	// addr is mirrored every 8 bytes up to 0x3FFF so we mask it
	switch (addr) {
	case PPUCTRL:
		LOG(L"(%d) 0x%04X PPUCTRL Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		m_ppuCtrl = value;
		//OutputDebugStringW((L"PPUCTRL: " + std::to_wstring(value) + L"\n").c_str());
		renderer->setPPUCTRL(value);
		break;
	case PPUMASK: // PPUMASK
		LOG(L"(%d) 0x%04X PPUMASK Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		m_ppuMask = value;
		renderer->setPPUMask(value);
		break;
	case PPUSTATUS: // PPUSTATUS (read-only)
		LOG(L"(%d) 0x%04X PPUSTATUS Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		// Ignore writes to PPUSTATUS
		break;
	case OAMADDR: // OAMADDR
		LOG(L"(%d) 0x%04X OAMADDR Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		oamAddr = value;
		break;
	case OAMDATA:
		LOG(L"(%d) 0x%04X OAMDATA Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		oam[oamAddr++] = value;
		break;
	case PPUSCROLL:
		LOG(L"(%d) 0x%04X PPUSCROLL Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		renderer->writeScroll(value);
		break;
	case PPUADDR: // PPUADDR
		LOG(L"(%d) 0x%04X PPUADDR Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		if (value == 0x3F) {
			int i = 0;
		}
		renderer->ppuWriteAddr(value);
		break;
	case PPUDATA: // PPUDATA
		LOG(L"(%d) 0x%04X PPUDATA Write 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		uint16_t vramAddr = renderer->getPPUAddr();
		if (vramAddr >= 0x3F00) {
			int i = 0;
		}
		renderer->ppuIncrementVramAddr(m_ppuCtrl & PPUCTRL_INCREMENT ? 32 : 1);
		write_vram(vramAddr, value);
		if (m_mapper) {
			m_mapper->ClockIRQCounter(renderer->ppuGetVramAddr());
		}
		break;
	}
}

void PPU::SetVRAMAddress(uint16_t addr) {
	renderer->ppuWriteAddr(addr >> 8);
	renderer->ppuWriteAddr(addr);
	//vramAddr = addr & 0x3FFF;
}

inline uint8_t PPU::read_register(uint16_t addr)
{
	switch (addr)
	{
	case PPUCTRL:
	{
		LOG(L"(%d) 0x%04X PPUCTRL Read 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), m_ppuCtrl);
		return m_ppuCtrl;
	}
	case PPUMASK:
	{
		LOG(L"(%d) 0x%04X PPUMASK Read\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC());
		// not typically readable, return 0
		return 0;
	}
	case PPUSTATUS:
	{
		renderer->ppuReadStatus(); // Reset write toggle on reading PPUSTATUS
		// Return PPU status register value and clear VBlank flag
		uint8_t status = m_ppuStatus;
		LOG(L"(%d) 0x%04X PPUSTATUS Read 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), status);
		m_ppuStatus &= ~PPUSTATUS_VBLANK;
		return status;
	}
	case OAMADDR:
	{
		LOG(L"(%d) 0x%04X OAMADDR Read 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), oamAddr);
		return oamAddr;
	}
	case OAMDATA:
	{
		LOG(L"(%d) 0x%04X OAMDATA Read 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), oam[oamAddr]);
		// Return OAM data at current OAMADDR
		return oam[oamAddr];
	}
	case PPUSCROLL:
	{
		LOG(L"(%d) 0x%04X PPUSCROLL Read\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC());
		// PPUSCROLL is write-only, return 0
		return 0;
	}
	case PPUADDR:
	{
		LOG(L"(%d) 0x%04X PPUADDR Read\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC());
		// PPUADDR is write-only, return 0
		return 0;
	}
	case PPUDATA:
	{
		// Read from VRAM at current vramAddr
		uint16_t vramAddr = renderer->getPPUAddr();
		uint8_t value = 0;
		if (vramAddr < 0x3F00) {
			// PPU reading is through a buffer and the results are off by one.
			value = ppuDataBuffer;
			ppuDataBuffer = ReadVRAM(vramAddr);
			renderer->ppuIncrementVramAddr(m_ppuCtrl & PPUCTRL_INCREMENT ? 32 : 1); // increment v
		}
		else {
			// I probably shouldn't support reading palette data
			// as some NES's themselves don't support it. No game should be doing this.
			// Reading palette data is grabbed right away
			// without the buffer, and the buffer is filled with the underlying nametable byte
			
			// Reading from palette RAM (mirrored every 32 bytes)
			uint8_t paletteAddr = vramAddr & 0x1F;
			if (paletteAddr >= 0x10 && (paletteAddr % 4 == 0)) {
				paletteAddr -= 0x10; // Mirror universal background color
			}
			value = paletteTable[paletteAddr];
			// But buffer is filled with the underlying nametable byte
			uint16_t mirroredAddr = vramAddr & 0x2FFF; // Mirror nametables every 4KB
			mirroredAddr = bus->cart.MirrorNametable(mirroredAddr);
			ppuDataBuffer = m_vram[mirroredAddr];
			renderer->ppuIncrementVramAddr(m_ppuCtrl & PPUCTRL_INCREMENT ? 32 : 1); // increment v
		}
		if (m_mapper) {
			m_mapper->ClockIRQCounter(renderer->ppuGetVramAddr());
		}

		LOG(L"(%d) 0x%04X PPUDATA Read 0x%02X\n", bus->cpu.GetCycleCount(), bus->cpu.GetPC(), value);
		return value;
	}
	}

	return 0;
}

uint8_t PPU::peek_register(uint16_t addr)
{
	switch (addr)
	{
	case PPUCTRL: {
		return m_ppuCtrl;
	}
	case PPUMASK: {
		// not typically readable, return 0
		return 0;
	}
	case PPUSTATUS: {
		return m_ppuStatus;
	}
	case OAMADDR: {
		return oamAddr;
	}
	case OAMDATA: {
		return oam[oamAddr];
	}
	case PPUSCROLL: {
		return 0;
	}
	case PPUADDR: {
		return 0;
	}
	case PPUDATA: {
		return ppuDataBuffer;
	}
	}

	return 0;
}

uint8_t PPU::GetScrollX() const {
	return renderer->getScrollX();
}

uint8_t PPU::GetScrollY() const {
	return renderer->getScrollY();
}

uint16_t PPU::GetVRAMAddress() const {
	return renderer->getPPUAddr();
}

uint8_t PPU::PeekVRAM(uint16_t addr) {
	uint8_t value = 0;
	if (addr < 0x2000) {
		// Reading from CHR-ROM/RAM
		value = bus->cart.mapper->readCHR(addr);
	}
	else if (addr < 0x3F00) {
		// Reading from nametables and attribute tables
		uint16_t mirroredAddr = addr & 0x2FFF; // Mirror nametables every 4KB
		mirroredAddr = bus->cart.MirrorNametable(mirroredAddr);
		value = m_vram[mirroredAddr];
	}
	else if (addr < 0x4000) {
		// Reading from palette RAM (mirrored every 32 bytes)
		uint8_t paletteAddr = addr & 0x1F;
		if (paletteAddr >= 0x10 && (paletteAddr % 4 == 0)) {
			paletteAddr -= 0x10; // Mirror universal background color
		}
		value = paletteTable[paletteAddr];
	}

	return value;
}

uint8_t PPU::ReadVRAM(uint16_t addr) {
	uint8_t value = 0;
	if (addr < 0x2000) {
		// Reading from CHR-ROM/RAM
		value = bus->cart.mapper->readCHR(addr);
		if (m_mapper) {
			m_mapper->ClockIRQCounter(addr);
		}
	}
	else if (addr < 0x3F00) {
		// Reading from nametables and attribute tables
		uint16_t mirroredAddr = addr & 0x2FFF; // Mirror nametables every 4KB
		mirroredAddr = bus->cart.MirrorNametable(mirroredAddr);
		value = m_vram[mirroredAddr];
	}
	else if (addr < 0x4000) {
		// Reading from palette RAM (mirrored every 32 bytes)
		uint8_t paletteAddr = addr & 0x1F;
		if (paletteAddr >= 0x10 && (paletteAddr % 4 == 0)) {
			paletteAddr -= 0x10; // Mirror universal background color
		}
		value = paletteTable[paletteAddr];
	}

	return value;
}

void PPU::write_vram(uint16_t addr, uint8_t value)
{
	addr &= 0x3FFF; // Mask to 14 bits
	if (addr < 0x2000) {
		// Write to CHR-RAM (if enabled)
		bus->cart.mapper->writeCHR(addr, value);
		if (m_mapper) {
			m_mapper->ClockIRQCounter(addr);
		}
		return;
	}
	else if (addr < 0x3F00) {
		// Name tables and attribute tables
		addr &= 0x2FFF; // Mirror nametables every 4KB
		addr = bus->cart.MirrorNametable(addr);
		m_vram[addr] = value;
		return;
	}
	else if (addr < 0x4000) {
		// Palette RAM (mirrored every 32 bytes)
		// 3F00 = 0011 1111 0000 0000
		// 3F1F = 0011 1111 0001 1111
		uint8_t paletteAddr = addr & 0x1F; // 0001 1111
		if (paletteAddr % 4 == 0 && paletteAddr >= 0x10) {
			// Handle special mirroring of background color entries
			// These 4 addresses mirror to their lower counterparts
			paletteAddr -= 0x10;
		}
		// & 0x3F fixes Punch Out, which uses invalid entry 0x8f.
		paletteTable[paletteAddr] = value & 0x3F;
		//InvalidateRect(core->m_hwndPalette, NULL, FALSE); // Update palette window if open
		return;
	}
}

void PPU::UpdateState() {
	dbgContext->ppuState.ctrl = m_ppuCtrl;
	dbgContext->ppuState.mask = m_ppuMask;
	dbgContext->ppuState.status = m_ppuStatus;
	dbgContext->ppuState.scanline = renderer->m_scanline;
	dbgContext->ppuState.dot = renderer->dot;
	dbgContext->ppuState.bgPatternTableAddr = GetBackgroundPatternTableBase();
	dbgContext->ppuState.scrollX = GetScrollX();
	dbgContext->ppuState.scrollY = GetScrollY();
	memcpy(dbgContext->ppuState.palette.data(), paletteTable.data(), 32);
	memcpy(dbgContext->ppuState.nametables.data(), m_vram.data(), 0x800); // nametables
	// TODO - CHR memory read may be slow depending on mapper implementation
	// Consider memcpy by page?
	for (int i = 0; i < 0x2000; i++) {
		dbgContext->ppuState.chrMemory[i] = bus->cart.mapper->readCHR(i);
	}
}

void PPU::Clock() {
	// TODO Make the scanline and dot configurable since banks or scrolling may change during the frame render.
	if (renderer->m_scanline == 0 && renderer->dot == 0) {
		UpdateState();
	}
	renderer->clock(buffer);
}

uint8_t PPU::get_tile_pixel_color_index(uint8_t tileIndex, uint8_t pixelInTileX, uint8_t pixelInTileY, bool isSprite, bool isSecondSprite)
{
	if (isSprite) {
		int i = 0;
	}
	// Determine the pattern table base address
	uint16_t patternTableBase = isSprite ? GetSpritePatternTableBase(tileIndex) : GetBackgroundPatternTableBase();
	// This needs to be refactored, it's hard to understand.
	if (isSprite) {
		if (m_ppuCtrl & PPUCTRL_SPRITESIZE) { // 8x16
			if (tileIndex & 1) {
				if (!isSecondSprite) {
					tileIndex -= 1;
				}
			}
			else {
				if (isSecondSprite) {
					tileIndex += 1;
				}
			}
		}
	}
	
	int tileBase = patternTableBase + (tileIndex * 16); // 16 bytes per tile

	uint8_t byte1 = bus->cart.mapper->readCHR(tileBase + pixelInTileY);     // bitplane 0
	uint8_t byte2 = bus->cart.mapper->readCHR(tileBase + pixelInTileY + 8); // bitplane 1

	uint8_t bit0 = (byte1 >> (7 - pixelInTileX)) & 1;
	uint8_t bit1 = (byte2 >> (7 - pixelInTileX)) & 1;
	uint8_t colorIndex = (bit1 << 1) | bit0;

	return colorIndex;
}

void PPU::SetPPUStatus(uint8_t flag) {
	m_ppuStatus |= flag;
}

void PPU::get_palette(uint8_t paletteIndex, std::array<uint32_t, 4>& colors)
{
	// Each palette consists of 4 colors, starting from 0x3F00 in VRAM
	uint16_t paletteAddr = paletteIndex * 4;
	colors[0] = m_nesPalette[paletteTable[paletteAddr] & 0x3F];
	colors[1] = m_nesPalette[paletteTable[paletteAddr + 1] & 0x3F];
	colors[2] = m_nesPalette[paletteTable[paletteAddr + 2] & 0x3F];
	colors[3] = m_nesPalette[paletteTable[paletteAddr + 3] & 0x3F];
}

bool PPU::isFrameComplete() {
	return renderer->isFrameComplete();
}

void PPU::setFrameComplete(bool complete) {
	renderer->setFrameComplete(complete);
}

// ---------------- Debug helper ----------------
inline void PPU::dbg(const wchar_t* fmt, ...) {
#ifdef PPUDEBUG
	//if (!debug) return;
	wchar_t buf[512];
	va_list args;
	va_start(args, fmt);
	_vsnwprintf_s(buf, sizeof(buf) / sizeof(buf[0]), _TRUNCATE, fmt, args);
	va_end(args);
	OutputDebugStringW(buf);
#endif
}

void PPU::Serialize(Serializer& serializer) {
	renderer->Serialize(serializer);
	PPUState state = {};
	for (int i = 0; i < 0x100; i++) {
		state.oam[i] = oam[i];
	}
	state.oamAddr = oamAddr;
	for (int i = 0; i < 32; i++) {
		state.paletteTable[i] = paletteTable[i];
	}
	state.ppuMask = m_ppuMask;
	state.ppuStatus = m_ppuStatus;
	state.ppuCtrl = m_ppuCtrl;
	for (int i = 0; i < 0x800; i++) {
		state.vram[i] = m_vram[i];
	}
	state.ppuDataBuffer = ppuDataBuffer;
	serializer.Write(state);
}

void PPU::Deserialize(Serializer& serializer) {
	renderer->Deserialize(serializer);
	PPUState state = {};
	serializer.Read(state);
	for (int i = 0; i < 0x100; i++) {
		oam[i] = state.oam[i];
	}
	oamAddr = state.oamAddr;
	for (int i = 0; i < 32; i++) {
		paletteTable[i] = state.paletteTable[i];
	}
	m_ppuMask = state.ppuMask;
	m_ppuStatus = state.ppuStatus;
	m_ppuCtrl = state.ppuCtrl;
	for (int i = 0; i < 0x800; i++) {
		m_vram[i] = state.vram[i];
	}
	ppuDataBuffer = state.ppuDataBuffer;
}