<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<title>Publications and Presentations</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">MAIN</div>
<div class="menu-item"><a href="index.html">home</a></div>
<div class="menu-item"><a href="pubs.html" class="current">publications</a></div>
</td>
<td id="layout-content">
<div id="toptitle">
<h1>Publications and Presentations</h1>
</div>
<h2>Refereed Journal Publications</h2>
<p>Naif Tarafdar, Nariman Eskandari, Varun Sharma, <b>Charles Lo</b> and Paul Chow.<i>Gala-
pagos: A Full Stack Approach to FPGA Integration in the Cloud</i>.<br />
IEEE Micro, 2018<br />
<a href="https://ieeexplore.ieee.org/abstract/document/8541106/" target=&ldquo;blank&rdquo;>Link</a></p>
<p>Danyao Wang, <b>Charles Lo</b>, Jasmina Vasiljevic, Natalie Enright Jerger and J. Gregory
Steffan. <i>DART: A Programmable Architecture for NoC Simulation on FPGAs</i>.<br />
IEEE Transactions on Computers, 2014<br />
<a href="https://ieeexplore.ieee.org/abstract/document/6212455" target=&ldquo;blank&rdquo;>Link</a></p>
<h2>Refereed Conference Publications</h2>
<p><b>Charles Lo</b> and Paul Chow. <i>Multi-Fidelity Optimization for High-Level Synthesis
Directives</i>.<br />
28th International Conference on Field Programmable Logic and Applications (FPL&rsquo;18), 2018<br />
<a href="https://ieeexplore.ieee.org/abstract/document/8533508/" target=&ldquo;blank&rdquo;>Link</a></p>
<p><b>Charles Lo</b> and Paul Chow. <i>Model-Based Optimization of High Level Synthesis Directives</i>.<br />
26th International Conference on Field Programmable Logic and Applications
(FPL&rsquo;16), 2016 (acceptance rate: 21%)<br />
<a href="https://ieeexplore.ieee.org/abstract/document/7577358/" target=&ldquo;blank&rdquo;>Link</a></p>
<p><b>Charles Lo</b> and Paul Chow. <i>A High-Performance Architecture for Training Viola-Jones Object Detectors</i>.<br />
International Conference on Field-Programmable Technology
(FPT&rsquo;12), 2012 (acceptance rate: 21%)<br />
<a href="https://ieeexplore.ieee.org/abstract/document/6412131/" target=&ldquo;blank&rdquo;>Link</a></p>
<p>Zhongduo Lin, <b>Charles Lo</b> and Paul Chow. <i>K-means Implementation on FPGA for
High-Dimensional Data Using Triangle Inequality</i>.<br />
22nd International Conference on
Field Programmable Logic and Applications (FPL&rsquo;12), 2012 (acceptance rate: 28%)<br />
<a href="https://ieeexplore.ieee.org/abstract/document/6339141/" target=&ldquo;blank&rdquo;>Link</a></p>
<p><b>Charles Lo</b> and Paul Chow. <i>Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI</i>.<br />
19th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA&rsquo;11), 2011 (acceptance rate:
26%)<br />
<a href="https://dl.acm.org/citation.cfm?id=1950452" target=&ldquo;blank&rdquo;>Link</a></p>
<h2>Patents</h2>
<p>H. Styles, J. Fifield, R. Wittig, P. James-Roxby, S. Santan, D. Varma, F. Martinez
Vallina, S. Zhou, <b>C. Lo</b>,<br />&ldquo;Heterogeneous multiprocessor platform targeting programmable integrated circuits,&rdquo; US Patent #9,846,660, Issued December 2017</p>
<p>H. Styles, J. Fifield, R. Wittig, P. James-Roxby, S. Santan, D. Varma, F. Martinez Vallina, S. Zhou, <b>C. Lo</b>,<br />&ldquo;Heterogeneous multiprocessor program compilation targeting
programmable integrated circuit,&rdquo; US Patent #9,218,443, Issued December 2015</p>
<h1>Presentations</h1>
<p><b>Charles Lo</b> and Paul Chow. <i>Multi-Fidelity Optimization for High-Level Synthesis
Directives</i>.<br />At the 28th International Conference on Field Programmable Logic and
Applications (FPL&rsquo;18), Dublin, Ireland, 2018</p>
<p><b>Charles Lo</b> and Paul Chow. <i>Model-Based Optimization of High Level Synthesis Directives</i>.<br />
At the 26th International Conference on Field Programmable Logic and
Applications (FPL&rsquo;16), Lausanne, Switzerland, 2016</p>
<p><b>Charles Lo</b> and Paul Chow. <i>A High Performance Architecture for Training Viola-Jones
Object Detectors.</i><br />
At the International Conference on Field-Programmable Technology, Seoul, Korea, 2012</p>
<p><b>Charles Lo</b> and Paul Chow. <i>A High Performance Architecture for Training Viola-Jones
Object Detectors.</i><br />
At the Connections: University of Toronto Graduate Symposium, Toronto, Canada, 2012</p>
<p><b>Charles Lo</b> and Paul Chow. <i>Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI</i>.<br />
At the 19th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA&rsquo;11), Monterey, USA, 2011</p>
<p><b>Charles Lo</b> and Paul Chow. <i>Building a Multi-FPGA Virtualized Restricted Boltzmann Machine Architecture Using Embedded MPI</i>.<br />
At the University of Toronto FPGA Seminar, Toronto, Canada, 2011</p>
<p><b>Charles Lo</b> and Paul Chow. <i>Building a Multi-FPGA Virtualized Restricted Boltzmann
Machine Architecture Using Embedded MPI</i>.<br />At the CMC Microsystems 2010 Annual
Symposium TEXPO Demonstration, Ottawa, Canada, 2010</p>
<div id="footer">
<div id="footer-text">
Page generated 2020-01-14 14:23:19 EST, by <a href="https://github.com/wsshin/jemdoc_mathjax" target="blank">jemdoc+MathJax</a>.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
