{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603005270647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603005270648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 18 04:14:30 2020 " "Processing started: Sun Oct 18 04:14:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603005270648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005270648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005270648 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603005271285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603005271286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-arch_name " "Found design unit 1: Clock-arch_name" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282428 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282429 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282431 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282433 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282433 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282435 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/bancoRegistradoresArqRegReg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282437 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/bancoRegistradoresArqRegReg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282440 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282442 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282444 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-main " "Found design unit 1: unidadeControle-main" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/UnidadeControle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282445 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador2x4-comportamento " "Found design unit 1: decodificador2x4-comportamento" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282447 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador2x4 " "Found entity 1: decodificador2x4" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282450 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arch_name " "Found design unit 1: processador-arch_name" {  } { { "Processador.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282452 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "Processador.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacechaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacechaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCHAVES-comportamento " "Found design unit 1: interfaceCHAVES-comportamento" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282454 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCHAVES " "Found entity 1: interfaceCHAVES" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceleds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaceleds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceLEDs-comportamento " "Found design unit 1: interfaceLEDs-comportamento" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceLEDs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282457 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceLEDs " "Found entity 1: interfaceLEDs" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceLEDs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacebotoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacebotoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceBOTOES-comportamento " "Found design unit 1: interfaceBOTOES-comportamento" {  } { { "interfaceBOTOES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceBOTOES.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282459 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceBOTOES " "Found entity 1: interfaceBOTOES" {  } { { "interfaceBOTOES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceBOTOES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282460 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282462 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacehex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacehex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceHEX-comportamento " "Found design unit 1: interfaceHEX-comportamento" {  } { { "interfaceHEX.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceHEX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282464 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceHEX " "Found entity 1: interfaceHEX" {  } { { "interfaceHEX.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceHEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-arch_name " "Found design unit 1: main-arch_name" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282465 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603005282465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282465 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603005282509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub\"" {  } { { "main.vhd" "detectorSub" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:relogio " "Elaborating entity \"Clock\" for hierarchy \"Clock:relogio\"" {  } { { "main.vhd" "relogio" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador Clock:relogio\|processador:processador " "Elaborating entity \"processador\" for hierarchy \"Clock:relogio\|processador:processador\"" {  } { { "Clock.vhd" "processador" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle Clock:relogio\|processador:processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"Clock:relogio\|processador:processador\|UnidadeControle:UC\"" {  } { { "Processador.vhd" "UC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM Clock:relogio\|processador:processador\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"Clock:relogio\|processador:processador\|memoriaROM:ROM\"" {  } { { "Processador.vhd" "ROM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Clock:relogio\|processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"Clock:relogio\|processador:processador\|registradorGenerico:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Clock:relogio\|processador:processador\|somaConstante:inc " "Elaborating entity \"somaConstante\" for hierarchy \"Clock:relogio\|processador:processador\|somaConstante:inc\"" {  } { { "Processador.vhd" "inc" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Clock:relogio\|processador:processador\|muxGenerico2x1:MUX_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Clock:relogio\|processador:processador\|muxGenerico2x1:MUX_PC\"" {  } { { "Processador.vhd" "MUX_PC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegReg Clock:relogio\|processador:processador\|bancoRegistradoresArqRegReg:Registradores " "Elaborating entity \"bancoRegistradoresArqRegReg\" for hierarchy \"Clock:relogio\|processador:processador\|bancoRegistradoresArqRegReg:Registradores\"" {  } { { "Processador.vhd" "Registradores" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Clock:relogio\|processador:processador\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Clock:relogio\|processador:processador\|ULA:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282639 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flagZero ULA.vhd(15) " "VHDL Signal Declaration warning at ULA.vhd(15): used implicit default value for signal \"flagZero\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/ULA.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603005282639 "|Processador|ULA:ULA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador2x4 Clock:relogio\|decodificador2x4:Decoder " "Elaborating entity \"decodificador2x4\" for hierarchy \"Clock:relogio\|decodificador2x4:Decoder\"" {  } { { "Clock.vhd" "Decoder" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282641 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "numSeletor\[8\] decodificador2x4.vhd(31) " "Using initial value X (don't care) for net \"numSeletor\[8\]\" at decodificador2x4.vhd(31)" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd" 31 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282641 "|main|Clock:relogio|decodificador2x4:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM Clock:relogio\|memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"Clock:relogio\|memoriaRAM:RAM\"" {  } { { "Clock.vhd" "RAM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceCHAVES Clock:relogio\|interfaceCHAVES:interfaceChaves " "Elaborating entity \"interfaceCHAVES\" for hierarchy \"Clock:relogio\|interfaceCHAVES:interfaceChaves\"" {  } { { "Clock.vhd" "interfaceChaves" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282643 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sinal\[7..1\] interfaceCHAVES.vhd(17) " "Using initial value X (don't care) for net \"sinal\[7..1\]\" at interfaceCHAVES.vhd(17)" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282644 "|main|Clock:relogio|interfaceCHAVES:interfaceChaves"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceBOTOES Clock:relogio\|interfaceBOTOES:interfaceBtn " "Elaborating entity \"interfaceBOTOES\" for hierarchy \"Clock:relogio\|interfaceBOTOES:interfaceBtn\"" {  } { { "Clock.vhd" "interfaceBtn" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282644 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "sinal\[7..1\] interfaceBOTOES.vhd(19) " "Using initial value X (don't care) for net \"sinal\[7..1\]\" at interfaceBOTOES.vhd(19)" {  } { { "interfaceBOTOES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceBOTOES.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005282645 "|main|Clock:relogio|interfaceBOTOES:interfaceBtn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceHEX Clock:relogio\|interfaceHEX:interfaceHEX " "Elaborating entity \"interfaceHEX\" for hierarchy \"Clock:relogio\|interfaceHEX:interfaceHEX\"" {  } { { "Clock.vhd" "interfaceHEX" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg Clock:relogio\|interfaceHEX:interfaceHEX\|conversorHex7Seg:conversorHex0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"Clock:relogio\|interfaceHEX:interfaceHEX\|conversorHex7Seg:conversorHex0\"" {  } { { "interfaceHEX.vhd" "conversorHex0" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceHEX.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface Clock:relogio\|divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"Clock:relogio\|divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Clock.vhd" "interfaceBaseTempo" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico Clock:relogio\|divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo " "Elaborating entity \"divisorGenerico\" for hierarchy \"Clock:relogio\|divisorGenerico_e_Interface:interfaceBaseTempo\|divisorGenerico:baseTempo\"" {  } { { "divisorGenerico_e_Interface.vhd" "baseTempo" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Clock:relogio\|divisorGenerico_e_Interface:interfaceBaseTempo\|registradorGenerico:registraUmSegundo " "Elaborating entity \"registradorGenerico\" for hierarchy \"Clock:relogio\|divisorGenerico_e_Interface:interfaceBaseTempo\|registradorGenerico:registraUmSegundo\"" {  } { { "divisorGenerico_e_Interface.vhd" "registraUmSegundo" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005282653 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Clock:relogio\|memoriaRAM:RAM\|ram " "RAM logic \"Clock:relogio\|memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603005283057 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Clock:relogio\|processador:processador\|bancoRegistradoresArqRegReg:Registradores\|registrador " "RAM logic \"Clock:relogio\|processador:processador\|bancoRegistradoresArqRegReg:Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegReg.vhd" "registrador" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/bancoRegistradoresArqRegReg.vhd" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603005283057 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603005283057 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[7\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[7\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[6\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[6\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[5\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[5\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[4\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[4\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[3\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[3\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[2\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[2\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[1\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[1\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"Clock:relogio\|BarramentoEntrada\[0\]\" " "Converted tri-state node \"Clock:relogio\|BarramentoEntrada\[0\]\" into a selector" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1603005283063 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603005283063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603005283496 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "122 " "122 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603005283809 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603005284173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603005284173 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603005284367 "|main|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603005284367 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "83 " "Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603005284369 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603005284369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603005284369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603005284369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603005284612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 18 04:14:44 2020 " "Processing ended: Sun Oct 18 04:14:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603005284612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603005284612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603005284612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603005284612 ""}
