###############################################################
#  Generated by:      Cadence Innovus 21.35-s114_1
#  OS:                Linux x86_64(Host ID cn88.it.auth.gr)
#  Generated on:      Wed Nov 26 01:03:03 2025
#  Design:            I2CAndMemory
#  Command:           create_ccopt_clock_tree_spec -file /home/p/paschalk/Desktop/I2C_Memory/flows/innovus/Innovus_Results/MMMC/Post_CTS/Clock_Tree_Spec/clock.spec
###############################################################
#-------------------------------------------------------------------------------
# Clock tree setup script - dialect: Innovus
#-------------------------------------------------------------------------------
#-------------------------------------------------------------------------------

if { [get_ccopt_clock_trees] != {} } {
  error {Cannot run clock tree spec: clock trees are already defined.}
}

namespace eval ::ccopt {}
namespace eval ::ccopt::ilm {}
set ::ccopt::ilm::ccoptSpecRestoreData {}
# Start by checking for unflattened ILMs.
# Will flatten if so and then check the db sync.
if { [catch {ccopt_check_and_flatten_ilms_no_restore}] } {
  return -code error
}
# cache the value of the restore command output by the ILM flattening code
set ::ccopt::ilm::ccoptSpecRestoreData $::ccopt::ilm::ccoptRestoreILMState

# The following pins are clock sources
set_ccopt_property cts_is_sdc_clock_root -pin clk true

# Clocks present at pin clk
#   clk (period 125.000ns) in timing_config wc_mode([../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_WC_VIEW_latency.sdc])
#   clk (period 125.000ns) in timing_config typ_mode([../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_TYP_VIEW_latency.sdc])
#   clk (period 125.000ns) in timing_config bc_mode([../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_BC_VIEW_latency.sdc])
create_ccopt_clock_tree -name clk -source clk -no_skew_group
set_ccopt_property target_max_trans_sdc -delay_corner PVT_1_80_V_WC_DELAY -early -clock_tree clk 0.100
set_ccopt_property target_max_trans_sdc -delay_corner PVT_1_80_V_WC_DELAY -late -clock_tree clk 0.100
set_ccopt_property target_max_trans_sdc -delay_corner PVT_1_80_V_TYP_DELAY -early -clock_tree clk 0.100
set_ccopt_property target_max_trans_sdc -delay_corner PVT_1_80_V_TYP_DELAY -late -clock_tree clk 0.100
# Clock period setting for source pin of clk
set_ccopt_property clock_period -pin clk 125

##############################################################################
##
## Timing connectivity based skew groups: off
##
##############################################################################
set_ccopt_property timing_connectivity_info {}

# Skew group to balance non generated clock:clk in timing_config:wc_mode (sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.wc_mode.sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_WC_VIEW_latency.sdc)
create_ccopt_skew_group -name clk/wc_mode -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/wc_mode true
set_ccopt_property target_insertion_delay -skew_group clk/wc_mode 0.500
set_ccopt_property extracted_from_clock_name -skew_group clk/wc_mode clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/wc_mode wc_mode
set_ccopt_property extracted_from_delay_corners -skew_group clk/wc_mode PVT_1_80_V_WC_DELAY

# Skew group to balance non generated clock:clk in timing_config:typ_mode (sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.typ_mode.sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_TYP_VIEW_latency.sdc)
create_ccopt_skew_group -name clk/typ_mode -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/typ_mode true
set_ccopt_property extracted_from_clock_name -skew_group clk/typ_mode clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typ_mode typ_mode
set_ccopt_property extracted_from_delay_corners -skew_group clk/typ_mode PVT_1_80_V_TYP_DELAY

# Skew group to balance non generated clock:clk in timing_config:bc_mode (sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.bc_mode.sdc ../genus/Genus_Results/MMMC/Genus_Out_Innovus/I2CAndMemory.PVT_1_80_V_BC_VIEW_latency.sdc)
create_ccopt_skew_group -name clk/bc_mode -sources clk -auto_sinks
set_ccopt_property include_source_latency -skew_group clk/bc_mode true
set_ccopt_property extracted_from_clock_name -skew_group clk/bc_mode clk
set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/bc_mode bc_mode
set_ccopt_property extracted_from_delay_corners -skew_group clk/bc_mode PVT_1_80_V_BC_DELAY


check_ccopt_clock_tree_convergence
# Restore the ILM status if possible
if { [get_ccopt_property auto_design_state_for_ilms] == 0 } {
  if {$::ccopt::ilm::ccoptSpecRestoreData != {} } {
    eval $::ccopt::ilm::ccoptSpecRestoreData
  }
}

