Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Jan 22 15:27:11 2026
| Host         : LAPTOP-GM1L3F93 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file rv32i_top_Soc_timing_summary_routed.rpt -pb rv32i_top_Soc_timing_summary_routed.pb -rpx rv32i_top_Soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rv32i_top_Soc
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  11          
SYNTH-15   Warning   Byte wide write enable not inferred         8           
TIMING-18  Warning   Missing input or output delay               22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.354        0.000                      0                 3516        0.034        0.000                      0                 3516        7.000        0.000                       0                  1701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.354        0.000                      0                 3516        0.034        0.000                      0                 3516        7.000        0.000                       0                  1701  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/dec/imm12_i_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 2.708ns (18.708%)  route 11.767ns (81.292%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 19.926 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.854    18.165    core/dec/jmp
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    18.289 r  core/dec/op_intRegReg_i_7/O
                         net (fo=11, routed)          0.690    18.978    core/dec/op_intRegReg_i_7_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I4_O)        0.124    19.102 r  core/dec/imm12_i_s[1]_i_2/O
                         net (fo=1, routed)           0.619    19.722    core/dec/imm12_i_s[1]_i_2_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.124    19.846 r  core/dec/imm12_i_s[1]_i_1/O
                         net (fo=1, routed)           0.000    19.846    core/dec/wimm12_i_s[1]
    SLICE_X23Y48         FDRE                                         r  core/dec/imm12_i_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.496    19.926    core/dec/clk
    SLICE_X23Y48         FDRE                                         r  core/dec/imm12_i_s_reg[1]/C
                         clock pessimism              0.277    20.204    
                         clock uncertainty           -0.035    20.168    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.031    20.199    core/dec/imm12_i_s_reg[1]
  -------------------------------------------------------------------
                         required time                         20.199    
                         arrival time                         -19.846    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.361ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/rRs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.469ns  (logic 2.584ns (17.858%)  route 11.885ns (82.142%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 19.912 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.773    18.084    core/dec/jmp
    SLICE_X27Y51         LUT4 (Prop_lut4_I2_O)        0.124    18.208 r  core/dec/wReg_s1_out[4]_INST_0_i_1/O
                         net (fo=23, routed)          0.725    18.933    core/dec/wReg_s1_out[4]_INST_0_i_1_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.057 r  core/dec/wReg_s1_out[0]_INST_0/O
                         net (fo=2, routed)           0.783    19.840    core/reg_module/rdR1Addr[0]
    SLICE_X25Y61         FDRE                                         r  core/reg_module/rRs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.482    19.912    core/reg_module/clk
    SLICE_X25Y61         FDRE                                         r  core/reg_module/rRs1_reg[0]/C
                         clock pessimism              0.391    20.303    
                         clock uncertainty           -0.035    20.268    
    SLICE_X25Y61         FDRE (Setup_fdre_C_D)       -0.067    20.201    core/reg_module/rRs1_reg[0]
  -------------------------------------------------------------------
                         required time                         20.201    
                         arrival time                         -19.840    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/dec/imm12_i_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.428ns  (logic 2.708ns (18.769%)  route 11.720ns (81.231%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 19.925 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.854    18.165    core/dec/jmp
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    18.289 r  core/dec/op_intRegReg_i_7/O
                         net (fo=11, routed)          0.810    19.099    core/dec/op_intRegReg_i_7_n_0
    SLICE_X23Y46         LUT6 (Prop_lut6_I4_O)        0.124    19.223 r  core/dec/imm12_i_s[4]_i_2/O
                         net (fo=1, routed)           0.452    19.674    core/dec/imm12_i_s[4]_i_2_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.124    19.798 r  core/dec/imm12_i_s[4]_i_1/O
                         net (fo=1, routed)           0.000    19.798    core/dec/wimm12_i_s[4]
    SLICE_X24Y46         FDRE                                         r  core/dec/imm12_i_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.495    19.925    core/dec/clk
    SLICE_X24Y46         FDRE                                         r  core/dec/imm12_i_s_reg[4]/C
                         clock pessimism              0.277    20.203    
                         clock uncertainty           -0.035    20.167    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.081    20.248    core/dec/imm12_i_s_reg[4]
  -------------------------------------------------------------------
                         required time                         20.248    
                         arrival time                         -19.798    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/dec/imm12_i_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.357ns  (logic 2.708ns (18.862%)  route 11.649ns (81.138%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 19.926 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.854    18.165    core/dec/jmp
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    18.289 r  core/dec/op_intRegReg_i_7/O
                         net (fo=11, routed)          0.685    18.974    core/dec/op_intRegReg_i_7_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I4_O)        0.124    19.098 r  core/dec/imm12_i_s[2]_i_2/O
                         net (fo=1, routed)           0.505    19.603    core/dec/imm12_i_s[2]_i_2_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.124    19.727 r  core/dec/imm12_i_s[2]_i_1/O
                         net (fo=1, routed)           0.000    19.727    core/dec/wimm12_i_s[2]
    SLICE_X22Y48         FDRE                                         r  core/dec/imm12_i_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.496    19.926    core/dec/clk
    SLICE_X22Y48         FDRE                                         r  core/dec/imm12_i_s_reg[2]/C
                         clock pessimism              0.277    20.204    
                         clock uncertainty           -0.035    20.168    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.029    20.197    core/dec/imm12_i_s_reg[2]
  -------------------------------------------------------------------
                         required time                         20.197    
                         arrival time                         -19.727    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/rRs2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.354ns  (logic 2.584ns (18.002%)  route 11.770ns (81.998%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 19.919 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.773    18.084    core/dec/jmp
    SLICE_X27Y51         LUT4 (Prop_lut4_I2_O)        0.124    18.208 r  core/dec/wReg_s1_out[4]_INST_0_i_1/O
                         net (fo=23, routed)          0.704    18.912    core/dec/wReg_s1_out[4]_INST_0_i_1_n_0
    SLICE_X27Y49         LUT6 (Prop_lut6_I1_O)        0.124    19.036 r  core/dec/wReg_s2_out[0]_INST_0/O
                         net (fo=2, routed)           0.689    19.724    core/reg_module/rdR2Addr[0]
    SLICE_X27Y54         FDRE                                         r  core/reg_module/rRs2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.489    19.919    core/reg_module/clk
    SLICE_X27Y54         FDRE                                         r  core/reg_module/rRs2_reg[0]/C
                         clock pessimism              0.391    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X27Y54         FDRE (Setup_fdre_C_D)       -0.067    20.208    core/reg_module/rRs2_reg[0]
  -------------------------------------------------------------------
                         required time                         20.208    
                         arrival time                         -19.724    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.512ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/rRs2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.346ns  (logic 2.584ns (18.012%)  route 11.762ns (81.988%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 19.919 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.773    18.084    core/dec/jmp
    SLICE_X27Y51         LUT4 (Prop_lut4_I2_O)        0.124    18.208 r  core/dec/wReg_s1_out[4]_INST_0_i_1/O
                         net (fo=23, routed)          0.678    18.886    core/dec/wReg_s1_out[4]_INST_0_i_1_n_0
    SLICE_X27Y52         LUT6 (Prop_lut6_I1_O)        0.124    19.010 r  core/dec/wReg_s2_out[1]_INST_0/O
                         net (fo=2, routed)           0.706    19.716    core/reg_module/rdR2Addr[1]
    SLICE_X26Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.489    19.919    core/reg_module/clk
    SLICE_X26Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]/C
                         clock pessimism              0.391    20.310    
                         clock uncertainty           -0.035    20.275    
    SLICE_X26Y55         FDRE (Setup_fdre_C_D)       -0.047    20.228    core/reg_module/rRs2_reg[1]
  -------------------------------------------------------------------
                         required time                         20.228    
                         arrival time                         -19.716    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/dec/op_consShf_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.313ns  (logic 2.708ns (18.920%)  route 11.605ns (81.080%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 19.931 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.854    18.165    core/dec/jmp
    SLICE_X19Y46         LUT5 (Prop_lut5_I4_O)        0.124    18.289 r  core/dec/op_intRegReg_i_7/O
                         net (fo=11, routed)          0.490    18.779    core/dec/op_intRegReg_i_7_n_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I5_O)        0.124    18.903 r  core/dec/op_consShf_i_2/O
                         net (fo=1, routed)           0.656    19.559    core/dec/op_consShf_i_2_n_0
    SLICE_X18Y47         LUT6 (Prop_lut6_I0_O)        0.124    19.683 r  core/dec/op_consShf_i_1/O
                         net (fo=1, routed)           0.000    19.683    core/dec/op_consShf0
    SLICE_X18Y47         FDRE                                         r  core/dec/op_consShf_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.501    19.931    core/dec/clk
    SLICE_X18Y47         FDRE                                         r  core/dec/op_consShf_reg/C
                         clock pessimism              0.277    20.209    
                         clock uncertainty           -0.035    20.173    
    SLICE_X18Y47         FDRE (Setup_fdre_C_D)        0.029    20.202    core/dec/op_consShf_reg
  -------------------------------------------------------------------
                         required time                         20.202    
                         arrival time                         -19.683    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/dec/imm12_i_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.289ns  (logic 2.708ns (18.952%)  route 11.581ns (81.048%))
  Logic Levels:           16  (LUT4=2 LUT5=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 19.925 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.399    17.710    core/dec/jmp
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.124    17.834 r  core/dec/wReg_s1_out[4]_INST_0_i_2/O
                         net (fo=28, routed)          0.901    18.735    core/dec/wReg_s1_out[4]_INST_0_i_2_n_0
    SLICE_X23Y46         LUT4 (Prop_lut4_I0_O)        0.124    18.859 r  core/dec/imm12_i_s[4]_i_4/O
                         net (fo=5, routed)           0.676    19.535    core/dec/imm12_i_s[4]_i_4_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I2_O)        0.124    19.659 r  core/dec/imm12_i_s[0]_i_1/O
                         net (fo=1, routed)           0.000    19.659    core/dec/wimm12_i_s[0]
    SLICE_X24Y46         FDRE                                         r  core/dec/imm12_i_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.495    19.925    core/dec/clk
    SLICE_X24Y46         FDRE                                         r  core/dec/imm12_i_s_reg[0]/C
                         clock pessimism              0.277    20.203    
                         clock uncertainty           -0.035    20.167    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.077    20.244    core/dec/imm12_i_s_reg[0]
  -------------------------------------------------------------------
                         required time                         20.244    
                         arrival time                         -19.659    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/dec/imm12_i_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.278ns  (logic 2.708ns (18.966%)  route 11.570ns (81.034%))
  Logic Levels:           16  (LUT4=1 LUT5=4 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 19.926 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.399    17.710    core/dec/jmp
    SLICE_X25Y50         LUT5 (Prop_lut5_I4_O)        0.124    17.834 r  core/dec/wReg_s1_out[4]_INST_0_i_2/O
                         net (fo=28, routed)          0.721    18.555    core/dec/wReg_s1_out[4]_INST_0_i_2_n_0
    SLICE_X22Y47         LUT6 (Prop_lut6_I2_O)        0.124    18.679 r  core/dec/imm12_i_s[4]_i_5/O
                         net (fo=6, routed)           0.845    19.524    core/dec/imm12_i_s[4]_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.124    19.648 r  core/dec/imm12_i_s[3]_i_1/O
                         net (fo=1, routed)           0.000    19.648    core/dec/wimm12_i_s[3]
    SLICE_X24Y48         FDRE                                         r  core/dec/imm12_i_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.496    19.926    core/dec/clk
    SLICE_X24Y48         FDRE                                         r  core/dec/imm12_i_s_reg[3]/C
                         clock pessimism              0.277    20.204    
                         clock uncertainty           -0.035    20.168    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.081    20.249    core/dec/imm12_i_s_reg[3]
  -------------------------------------------------------------------
                         required time                         20.249    
                         arrival time                         -19.648    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 core/reg_module/rRs2_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/reg_module/rRs1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        14.320ns  (logic 2.584ns (18.044%)  route 11.736ns (81.956%))
  Logic Levels:           15  (LUT4=2 LUT5=3 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 19.919 - 15.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    core/reg_module/clk
    SLICE_X31Y55         FDRE                                         r  core/reg_module/rRs2_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  core/reg_module/rRs2_reg[1]_rep/Q
                         net (fo=128, routed)         1.412     7.238    core/reg_module/rRs2_reg[1]_rep_n_0
    SLICE_X29Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.362 r  core/reg_module/r2out[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     7.362    core/reg_module/r2out[3]_INST_0_i_8_n_0
    SLICE_X29Y63         MUXF7 (Prop_muxf7_I1_O)      0.217     7.579 r  core/reg_module/r2out[3]_INST_0_i_2/O
                         net (fo=1, routed)           1.085     8.664    core/reg_module/r2out[3]_INST_0_i_2_n_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I1_O)        0.299     8.963 r  core/reg_module/r2out[3]_INST_0/O
                         net (fo=1, routed)           0.545     9.508    core/wRs2Data[3]
    SLICE_X29Y55         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  core/dataBusOut[3]_INST_0/O
                         net (fo=5, routed)           0.539    10.171    core/dataBusOut[3]
    SLICE_X26Y54         LUT6 (Prop_lut6_I0_O)        0.124    10.295 r  core/alu_i_66/O
                         net (fo=107, routed)         1.455    11.750    core/alu/B[3]
    SLICE_X12Y55         LUT5 (Prop_lut5_I1_O)        0.124    11.874 f  core/alu/out[15]_INST_0_i_15/O
                         net (fo=4, routed)           0.816    12.690    core/alu/out[15]_INST_0_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    12.814 f  core/alu/out[9]_INST_0_i_5/O
                         net (fo=2, routed)           0.817    13.631    core/alu/out[9]_INST_0_i_5_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I1_O)        0.124    13.755 f  core/alu/out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.704    14.459    core/alu/out[9]_INST_0_i_1_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I0_O)        0.124    14.583 f  core/alu/out[9]_INST_0/O
                         net (fo=3, routed)           0.863    15.446    core/wAluOut[9]
    SLICE_X19Y50         LUT4 (Prop_lut4_I1_O)        0.124    15.570 r  core/rCond_i_7/O
                         net (fo=1, routed)           0.636    16.206    core/rCond_i_7_n_0
    SLICE_X19Y51         LUT5 (Prop_lut5_I3_O)        0.124    16.330 r  core/rCond_i_2/O
                         net (fo=1, routed)           0.555    16.885    core/rCond_i_2_n_0
    SLICE_X25Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.009 f  core/rCond_i_1/O
                         net (fo=3, routed)           0.177    17.187    core/wCond
    SLICE_X25Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.311 f  core/dec_i_1/O
                         net (fo=19, routed)          0.773    18.084    core/dec/jmp
    SLICE_X27Y51         LUT4 (Prop_lut4_I2_O)        0.124    18.208 r  core/dec/wReg_s1_out[4]_INST_0_i_1/O
                         net (fo=23, routed)          0.725    18.933    core/dec/wReg_s1_out[4]_INST_0_i_1_n_0
    SLICE_X26Y53         LUT6 (Prop_lut6_I1_O)        0.124    19.057 r  core/dec/wReg_s1_out[0]_INST_0/O
                         net (fo=2, routed)           0.633    19.690    core/reg_module/rdR1Addr[0]
    SLICE_X28Y56         FDRE                                         r  core/reg_module/rRs1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
    U18                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459    16.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    18.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.489    19.919    core/reg_module/clk
    SLICE_X28Y56         FDRE                                         r  core/reg_module/rRs1_reg[0]_rep/C
                         clock pessimism              0.426    20.345    
                         clock uncertainty           -0.035    20.310    
    SLICE_X28Y56         FDRE (Setup_fdre_C_D)       -0.016    20.294    core/reg_module/rRs1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -19.690    
  -------------------------------------------------------------------
                         slack                                  0.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 core/dec/imm32_u_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/brancher/rAdder_jal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.354%)  route 0.227ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.561     1.511    core/dec/clk
    SLICE_X25Y48         FDRE                                         r  core/dec/imm32_u_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  core/dec/imm32_u_reg[14]/Q
                         net (fo=3, routed)           0.227     1.879    core/brancher/imm21_j[14]
    SLICE_X22Y52         FDRE                                         r  core/brancher/rAdder_jal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.828     2.026    core/brancher/clk
    SLICE_X22Y52         FDRE                                         r  core/brancher/rAdder_jal_reg[15]/C
                         clock pessimism             -0.247     1.779    
    SLICE_X22Y52         FDRE (Hold_fdre_C_D)         0.066     1.845    core/brancher/rAdder_jal_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 core/dec/funct7_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/brancher/rAdder_b_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.290%)  route 0.270ns (65.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.561     1.511    core/dec/clk
    SLICE_X23Y47         FDRE                                         r  core/dec/funct7_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  core/dec/funct7_reg[5]/Q
                         net (fo=4, routed)           0.270     1.922    core/brancher/imm13_b[10]
    SLICE_X20Y51         FDRE                                         r  core/brancher/rAdder_b_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.830     2.028    core/brancher/clk
    SLICE_X20Y51         FDRE                                         r  core/brancher/rAdder_b_reg[11]/C
                         clock pessimism             -0.247     1.781    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.085     1.866    core/brancher/rAdder_b_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 core/dec/reg_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/brancher/rAdder_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.458%)  route 0.257ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.561     1.511    core/dec/clk
    SLICE_X25Y47         FDRE                                         r  core/dec/reg_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  core/dec/reg_d_reg[0]/Q
                         net (fo=2, routed)           0.257     1.909    core/brancher/imm13_b[11]
    SLICE_X23Y52         FDRE                                         r  core/brancher/rAdder_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.828     2.026    core/brancher/clk
    SLICE_X23Y52         FDRE                                         r  core/brancher/rAdder_b_reg[12]/C
                         clock pessimism             -0.247     1.779    
    SLICE_X23Y52         FDRE (Hold_fdre_C_D)         0.070     1.849    core/brancher/rAdder_b_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 core/rWrData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/rWrDataWB_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.461%)  route 0.257ns (64.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.557     1.507    core/clk
    SLICE_X22Y59         FDRE                                         r  core/rWrData_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  core/rWrData_reg[21]/Q
                         net (fo=4, routed)           0.257     1.905    core/rWrData[21]
    SLICE_X18Y58         FDRE                                         r  core/rWrDataWB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.829     2.027    core/clk
    SLICE_X18Y58         FDRE                                         r  core/rWrDataWB_reg[21]/C
                         clock pessimism             -0.252     1.775    
    SLICE_X18Y58         FDRE (Hold_fdre_C_D)         0.070     1.845    core/rWrDataWB_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 core/rOp_memLd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/rOp_memLd2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.148ns (40.104%)  route 0.221ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.564     1.514    core/clk
    SLICE_X28Y49         FDRE                                         r  core/rOp_memLd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  core/rOp_memLd_reg/Q
                         net (fo=4, routed)           0.221     1.883    core/rOp_memLd
    SLICE_X27Y56         FDRE                                         r  core/rOp_memLd2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.830     2.028    core/clk
    SLICE_X27Y56         FDRE                                         r  core/rOp_memLd2_reg/C
                         clock pessimism             -0.247     1.781    
    SLICE_X27Y56         FDRE (Hold_fdre_C_D)         0.021     1.802    core/rOp_memLd2_reg
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 core/dec/imm32_u_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/brancher/rAdder_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.095%)  route 0.267ns (61.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.560     1.510    core/dec/clk
    SLICE_X24Y45         FDRE                                         r  core/dec/imm32_u_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y45         FDRE (Prop_fdre_C_Q)         0.164     1.674 r  core/dec/imm32_u_reg[25]/Q
                         net (fo=3, routed)           0.267     1.941    core/brancher/imm13_b[5]
    SLICE_X22Y50         FDRE                                         r  core/brancher/rAdder_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.828     2.026    core/brancher/clk
    SLICE_X22Y50         FDRE                                         r  core/brancher/rAdder_b_reg[6]/C
                         clock pessimism             -0.247     1.779    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.070     1.849    core/brancher/rAdder_b_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core/brancher/rPc_current_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/brancher/rPc_current_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.703%)  route 0.290ns (67.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.564     1.514    core/brancher/clk
    SLICE_X26Y49         FDRE                                         r  core/brancher/rPc_current_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  core/brancher/rPc_current_reg2_reg[3]/Q
                         net (fo=1, routed)           0.290     1.945    core/brancher/rPc_current_reg2[3]
    SLICE_X23Y51         FDRE                                         r  core/brancher/rPc_current_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.828     2.026    core/brancher/clk
    SLICE_X23Y51         FDRE                                         r  core/brancher/rPc_current_reg3_reg[3]/C
                         clock pessimism             -0.247     1.779    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.070     1.849    core/brancher/rPc_current_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 programmer_module/rMemAddr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            programmer_module/rMemAddr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.564     1.514    programmer_module/clk
    SLICE_X30Y49         FDRE                                         r  programmer_module/rMemAddr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  programmer_module/rMemAddr_reg[18]/Q
                         net (fo=2, routed)           0.125     1.804    programmer_module/rMemAddr_reg_n_0_[18]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.960 r  programmer_module/rMemAddr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    programmer_module/rMemAddr_reg[16]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.013 r  programmer_module/rMemAddr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    programmer_module/rMemAddr_reg[20]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  programmer_module/rMemAddr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.831     2.029    programmer_module/clk
    SLICE_X30Y50         FDRE                                         r  programmer_module/rMemAddr_reg[20]/C
                         clock pessimism             -0.247     1.782    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.916    programmer_module/rMemAddr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 core/rpc/rPC_current_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            core/brancher/rPc_current_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.206%)  route 0.284ns (66.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.558     1.508    core/rpc/clk
    SLICE_X21Y53         FDRE                                         r  core/rpc/rPC_current_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y53         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  core/rpc/rPC_current_reg[17]/Q
                         net (fo=5, routed)           0.284     1.933    core/brancher/pc_current[17]
    SLICE_X24Y52         FDRE                                         r  core/brancher/rPc_current_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.828     2.026    core/brancher/clk
    SLICE_X24Y52         FDRE                                         r  core/brancher/rPc_current_reg1_reg[17]/C
                         clock pessimism             -0.252     1.774    
    SLICE_X24Y52         FDRE (Hold_fdre_C_D)         0.052     1.826    core/brancher/rPc_current_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 uart_module/tx_module/rBitInCnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            uart_module/tx_module/rBitInCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.591     1.541    uart_module/tx_module/clk
    SLICE_X39Y48         FDRE                                         r  uart_module/tx_module/rBitInCnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  uart_module/tx_module/rBitInCnt_reg[3]/Q
                         net (fo=1, routed)           0.056     1.738    uart_module/tx_module/p_2_in[4]
    SLICE_X38Y48         FDRE                                         r  uart_module/tx_module/rBitInCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.860     2.058    uart_module/tx_module/clk
    SLICE_X38Y48         FDRE                                         r  uart_module/tx_module/rBitInCnt_reg[4]/C
                         clock pessimism             -0.504     1.554    
    SLICE_X38Y48         FDRE (Hold_fdre_C_D)         0.075     1.629    uart_module/tx_module/rBitInCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X2Y7   prog_ram/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y8   prog_ram/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y7   prog_ram/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y9   prog_ram/ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y10  prog_ram/ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X0Y10  prog_ram/ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y6   prog_ram/ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB36_X1Y9   prog_ram/ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X2Y16  rx_echo_module/tx_fifo/buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         15.000      12.056     RAMB18_X2Y20  uart_module/ffrx/buffer_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  rCoreClkEn_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  rCoreClkEn_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y51  core/rCond_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y51  core/rCond_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  core/rHazardStallRs1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  core/rHazardStallRs1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X35Y49  progEn_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  rCoreClkEn_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  rCoreClkEn_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y51  core/rCond_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X22Y51  core/rCond_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  core/rHazardStallRs1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X28Y49  core/rHazardStallRs1_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rDDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.105ns  (logic 4.305ns (53.111%)  route 3.800ns (46.889%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rDDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  io_port_module/rDDR_reg[3]/Q
                         net (fo=3, routed)           0.675     6.523    wPort_ddr[3]
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.295     6.818 f  GEN_PIN[3].iobuf_inst_i_1/O
                         net (fo=1, routed)           3.125     9.943    GEN_PIN[3].iobuf_inst/T
    E18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.532    13.475 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.475    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.895ns  (logic 4.203ns (53.239%)  route 3.692ns (46.761%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rDDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  io_port_module/rDDR_reg[6]/Q
                         net (fo=3, routed)           1.110     6.999    wPort_ddr[6]
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.124     7.123 f  GEN_PIN[6].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.581     9.704    GEN_PIN[6].iobuf_inst/T
    L16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.561    13.265 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.265    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.506ns  (logic 4.308ns (57.395%)  route 3.198ns (42.605%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rDDR_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  io_port_module/rDDR_reg[7]/Q
                         net (fo=3, routed)           1.052     6.901    wPort_ddr[7]
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.296     7.197 f  GEN_PIN[7].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.145     9.342    GEN_PIN[7].iobuf_inst/T
    J20                  OBUFT (TriStatE_obuft_T_O)
                                                      3.534    12.876 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.876    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.502ns  (logic 4.189ns (55.839%)  route 3.313ns (44.161%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rDDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  io_port_module/rDDR_reg[4]/Q
                         net (fo=3, routed)           0.177     6.065    wPort_ddr[4]
    SLICE_X35Y54         LUT1 (Prop_lut1_I0_O)        0.124     6.189 f  GEN_PIN[4].iobuf_inst_i_1/O
                         net (fo=1, routed)           3.136     9.325    GEN_PIN[4].iobuf_inst/T
    D19                  OBUFT (TriStatE_obuft_T_O)
                                                      3.547    12.872 r  GEN_PIN[4].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.872    pin[4]
    D19                                                               r  pin[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.497ns  (logic 4.390ns (58.554%)  route 3.107ns (41.446%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rDDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  io_port_module/rDDR_reg[5]/Q
                         net (fo=3, routed)           0.321     6.169    wPort_ddr[5]
    SLICE_X34Y54         LUT1 (Prop_lut1_I0_O)        0.301     6.470 f  GEN_PIN[5].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.787     9.257    GEN_PIN[5].iobuf_inst/T
    M17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.611    12.868 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.868    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.811ns  (logic 3.990ns (58.572%)  route 2.822ns (41.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.751     5.458    rx_echo_module/tx_module/clk
    SLICE_X37Y41         FDSE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDSE (Prop_fdse_C_Q)         0.456     5.914 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.822     8.736    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.534    12.270 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000    12.270    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.871ns  (logic 4.178ns (60.810%)  route 2.693ns (39.190%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.664     5.371    io_port_module/clk
    SLICE_X34Y52         FDRE                                         r  io_port_module/rDDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.518     5.889 r  io_port_module/rDDR_reg[0]/Q
                         net (fo=3, routed)           0.688     6.577    wPort_ddr[0]
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.124     6.701 f  GEN_PIN[0].iobuf_inst_i_1/O
                         net (fo=1, routed)           2.005     8.706    GEN_PIN[0].iobuf_inst/T
    J16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.536    12.243 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.243    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 4.301ns (62.777%)  route 2.550ns (37.223%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.664     5.371    io_port_module/clk
    SLICE_X34Y52         FDRE                                         r  io_port_module/rDDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.478     5.849 r  io_port_module/rDDR_reg[1]/Q
                         net (fo=3, routed)           0.675     6.524    wPort_ddr[1]
    SLICE_X35Y52         LUT1 (Prop_lut1_I0_O)        0.295     6.819 f  GEN_PIN[1].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.875     8.695    GEN_PIN[1].iobuf_inst/T
    K16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.528    12.223 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.223    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rDDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.196ns (63.273%)  route 2.436ns (36.727%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.663     5.370    io_port_module/clk
    SLICE_X34Y54         FDRE                                         r  io_port_module/rDDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y54         FDRE (Prop_fdre_C_Q)         0.518     5.888 r  io_port_module/rDDR_reg[2]/Q
                         net (fo=3, routed)           0.698     6.586    wPort_ddr[2]
    SLICE_X40Y53         LUT1 (Prop_lut1_I0_O)        0.124     6.710 f  GEN_PIN[2].iobuf_inst_i_1/O
                         net (fo=1, routed)           1.738     8.448    GEN_PIN[2].iobuf_inst/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.554    12.002 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000    12.002    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 3.979ns (63.677%)  route 2.270ns (36.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.606    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.707 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.753     5.460    uart_module/tx_module/clk
    SLICE_X37Y48         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDSE (Prop_fdse_C_Q)         0.456     5.916 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           2.270     8.186    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.523    11.709 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.709    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_port_module/rPVL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.381ns (80.229%)  route 0.340ns (19.771%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.588     1.538    io_port_module/clk
    SLICE_X36Y53         FDRE                                         r  io_port_module/rPVL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  io_port_module/rPVL_reg[2]/Q
                         net (fo=2, routed)           0.340     2.020    GEN_PIN[2].iobuf_inst/I
    M15                  OBUFT (Prop_obuft_I_O)       1.240     3.259 r  GEN_PIN[2].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.259    pin[2]
    M15                                                               r  pin[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.355ns (77.650%)  route 0.390ns (22.350%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPVL_reg[1]/Q
                         net (fo=2, routed)           0.390     2.070    GEN_PIN[1].iobuf_inst/I
    K16                  OBUFT (Prop_obuft_I_O)       1.214     3.284 r  GEN_PIN[1].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.284    pin[1]
    K16                                                               r  pin[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.363ns (77.799%)  route 0.389ns (22.201%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.589     1.539    io_port_module/clk
    SLICE_X36Y52         FDRE                                         r  io_port_module/rPVL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  io_port_module/rPVL_reg[0]/Q
                         net (fo=2, routed)           0.389     2.069    GEN_PIN[0].iobuf_inst/I
    J16                  OBUFT (Prop_obuft_I_O)       1.222     3.291 r  GEN_PIN[0].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.291    pin[0]
    J16                                                               r  pin[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 progEn_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            statusLED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.373ns (73.485%)  route 0.495ns (26.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.564     1.514    clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  progEn_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  progEn_reg_lopt_replica/Q
                         net (fo=1, routed)           0.495     2.151    progEn_reg_lopt_replica_1
    M14                  OBUF (Prop_obuf_I_O)         1.232     3.383 r  statusLED_OBUF_inst/O
                         net (fo=0)                   0.000     3.383    statusLED
    M14                                                               r  statusLED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.365ns (69.618%)  route 0.596ns (30.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.591     1.541    uart_module/tx_module/clk
    SLICE_X37Y48         FDSE                                         r  uart_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDSE (Prop_fdse_C_Q)         0.141     1.682 r  uart_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.596     2.278    tx_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.224     3.502 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.502    tx
    G19                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.976ns  (logic 1.401ns (70.878%)  route 0.575ns (29.121%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.588     1.538    io_port_module/clk
    SLICE_X36Y53         FDRE                                         r  io_port_module/rPVL_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  io_port_module/rPVL_reg[7]/Q
                         net (fo=2, routed)           0.575     2.242    GEN_PIN[7].iobuf_inst/I
    J20                  OBUFT (Prop_obuft_I_O)       1.273     3.514 r  GEN_PIN[7].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.514    pin[7]
    J20                                                               r  pin[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_echo_module/tx_module/rParData_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            rx_echo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.375ns (62.710%)  route 0.818ns (37.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.589     1.539    rx_echo_module/tx_module/clk
    SLICE_X37Y41         FDSE                                         r  rx_echo_module/tx_module/rParData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDSE (Prop_fdse_C_Q)         0.141     1.680 r  rx_echo_module/tx_module/rParData_reg[0]/Q
                         net (fo=1, routed)           0.818     2.498    rx_echo_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.234     3.732 r  rx_echo_OBUF_inst/O
                         net (fo=0)                   0.000     3.732    rx_echo
    J18                                                               r  rx_echo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.358ns (61.168%)  route 0.862ns (38.832%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.588     1.538    io_port_module/clk
    SLICE_X36Y53         FDRE                                         r  io_port_module/rPVL_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  io_port_module/rPVL_reg[3]/Q
                         net (fo=2, routed)           0.862     2.542    GEN_PIN[3].iobuf_inst/I
    E18                  OBUFT (Prop_obuft_I_O)       1.217     3.759 r  GEN_PIN[3].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.759    pin[3]
    E18                                                               r  pin[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.428ns (64.145%)  route 0.798ns (35.855%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.588     1.538    io_port_module/clk
    SLICE_X36Y53         FDRE                                         r  io_port_module/rPVL_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.128     1.666 r  io_port_module/rPVL_reg[6]/Q
                         net (fo=2, routed)           0.798     2.464    GEN_PIN[6].iobuf_inst/I
    L16                  OBUFT (Prop_obuft_I_O)       1.300     3.764 r  GEN_PIN[6].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.764    pin[6]
    L16                                                               r  pin[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_port_module/rPVL_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            pin[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.285ns  (logic 1.437ns (62.886%)  route 0.848ns (37.114%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.925    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.951 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.588     1.538    io_port_module/clk
    SLICE_X36Y53         FDRE                                         r  io_port_module/rPVL_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  io_port_module/rPVL_reg[5]/Q
                         net (fo=2, routed)           0.848     2.527    GEN_PIN[5].iobuf_inst/I
    M17                  OBUFT (Prop_obuft_I_O)       1.296     3.823 r  GEN_PIN[5].iobuf_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.823    pin[5]
    M17                                                               r  pin[5] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1339 Endpoints
Min Delay          1339 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[16][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.975ns  (logic 1.629ns (18.149%)  route 7.346ns (81.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.755     8.975    core/reg_module/p_0_in
    SLICE_X22Y63         FDRE                                         r  core/reg_module/gprf_reg[16][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.480     4.910    core/reg_module/clk
    SLICE_X22Y63         FDRE                                         r  core/reg_module/gprf_reg[16][10]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[16][27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.975ns  (logic 1.629ns (18.149%)  route 7.346ns (81.851%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.755     8.975    core/reg_module/p_0_in
    SLICE_X22Y63         FDRE                                         r  core/reg_module/gprf_reg[16][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.480     4.910    core/reg_module/clk
    SLICE_X22Y63         FDRE                                         r  core/reg_module/gprf_reg[16][27]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[31][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.970ns  (logic 1.629ns (18.158%)  route 7.342ns (81.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.751     8.970    core/reg_module/p_0_in
    SLICE_X23Y63         FDRE                                         r  core/reg_module/gprf_reg[31][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.480     4.910    core/reg_module/clk
    SLICE_X23Y63         FDRE                                         r  core/reg_module/gprf_reg[31][10]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[31][30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.970ns  (logic 1.629ns (18.158%)  route 7.342ns (81.842%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.751     8.970    core/reg_module/p_0_in
    SLICE_X23Y63         FDRE                                         r  core/reg_module/gprf_reg[31][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.480     4.910    core/reg_module/clk
    SLICE_X23Y63         FDRE                                         r  core/reg_module/gprf_reg[31][30]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[12][26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.629ns (18.363%)  route 7.241ns (81.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.650     8.870    core/reg_module/p_0_in
    SLICE_X21Y65         FDRE                                         r  core/reg_module/gprf_reg[12][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X21Y65         FDRE                                         r  core/reg_module/gprf_reg[12][26]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[12][30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.629ns (18.363%)  route 7.241ns (81.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.650     8.870    core/reg_module/p_0_in
    SLICE_X21Y65         FDRE                                         r  core/reg_module/gprf_reg[12][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X21Y65         FDRE                                         r  core/reg_module/gprf_reg[12][30]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[30][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.629ns (18.363%)  route 7.241ns (81.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.650     8.870    core/reg_module/p_0_in
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][10]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[30][16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.629ns (18.363%)  route 7.241ns (81.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.650     8.870    core/reg_module/p_0_in
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][16]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[30][20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.629ns (18.363%)  route 7.241ns (81.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.650     8.870    core/reg_module/p_0_in
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][20]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            core/reg_module/gprf_reg[30][24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.870ns  (logic 1.629ns (18.363%)  route 7.241ns (81.637%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          1.591     3.068    core/reg_module/rstB
    SLICE_X36Y53         LUT1 (Prop_lut1_I0_O)        0.152     3.220 r  core/reg_module/gprf[1][31]_i_1/O
                         net (fo=1006, routed)        5.650     8.870    core/reg_module/p_0_in
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.339    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.430 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        1.483     4.913    core/reg_module/clk
    SLICE_X20Y65         FDRE                                         r  core/reg_module/gprf_reg[30][24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pin[0]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.234ns (40.554%)  route 0.344ns (59.446%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  pin[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[0].iobuf_inst/IO
    J16                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  GEN_PIN[0].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.344     0.578    io_port_module/pin[0]
    SLICE_X40Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.861     2.059    io_port_module/clk
    SLICE_X40Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[0]/C

Slack:                    inf
  Source:                 pin[2]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.588ns  (logic 0.252ns (42.855%)  route 0.336ns (57.145%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  pin[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[2].iobuf_inst/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  GEN_PIN[2].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.336     0.588    io_port_module/pin[2]
    SLICE_X41Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.860     2.058    io_port_module/clk
    SLICE_X41Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[2]/C

Slack:                    inf
  Source:                 pin[1]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.226ns (36.992%)  route 0.385ns (63.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  pin[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[1].iobuf_inst/IO
    K16                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GEN_PIN[1].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.385     0.611    io_port_module/pin[1]
    SLICE_X40Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.861     2.059    io_port_module/clk
    SLICE_X40Y51         FDRE                                         r  io_port_module/rPin_sync1_reg[1]/C

Slack:                    inf
  Source:                 pin[7]
                            (input port)
  Destination:            io_port_module/rPin_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.232ns (30.907%)  route 0.518ns (69.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J20                                               0.000     0.000 r  pin[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    GEN_PIN[7].iobuf_inst/IO
    J20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  GEN_PIN[7].iobuf_inst/IBUF/O
                         net (fo=1, routed)           0.518     0.750    io_port_module/pin[7]
    SLICE_X39Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.858     2.056    io_port_module/clk
    SLICE_X39Y53         FDRE                                         r  io_port_module/rPin_sync1_reg[7]/C

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            uart_module/rx_module/rRx_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.235ns (31.027%)  route 0.523ns (68.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F19                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    F19                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rx_IBUF_inst/O
                         net (fo=1, routed)           0.523     0.758    uart_module/rx_module/rx
    SLICE_X43Y57         FDRE                                         r  uart_module/rx_module/rRx_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.859     2.057    uart_module/rx_module/clk
    SLICE_X43Y57         FDRE                                         r  uart_module/rx_module/rRx_1_reg/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/rx_module/FSM_onehot_rState_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.290ns (34.418%)  route 0.552ns (65.582%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          0.552     0.797    uart_module/rx_module/rstB
    SLICE_X41Y51         LUT5 (Prop_lut5_I4_O)        0.045     0.842 r  uart_module/rx_module/FSM_onehot_rState_current[0]_i_1/O
                         net (fo=1, routed)           0.000     0.842    uart_module/rx_module/FSM_onehot_rState_current[0]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.861     2.059    uart_module/rx_module/clk
    SLICE_X41Y51         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[0]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/rx_module/FSM_onehot_rState_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.290ns (34.378%)  route 0.553ns (65.622%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=56, routed)          0.553     0.798    uart_module/rx_module/rstB
    SLICE_X41Y51         LUT3 (Prop_lut3_I2_O)        0.045     0.843 r  uart_module/rx_module/FSM_onehot_rState_current[2]_i_1/O
                         net (fo=1, routed)           0.000     0.843    uart_module/rx_module/FSM_onehot_rState_current[2]_i_1_n_0
    SLICE_X41Y51         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.861     2.059    uart_module/rx_module/clk
    SLICE_X41Y51         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[2]/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/rx_module/FSM_onehot_rState_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.848ns  (logic 0.290ns (34.151%)  route 0.559ns (65.849%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstB_IBUF_inst/O
                         net (fo=56, routed)          0.559     0.803    uart_module/rx_module/rstB
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.848 r  uart_module/rx_module/FSM_onehot_rState_current[1]_i_1/O
                         net (fo=1, routed)           0.000     0.848    uart_module/rx_module/FSM_onehot_rState_current[1]_i_1_n_0
    SLICE_X40Y51         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.861     2.059    uart_module/rx_module/clk
    SLICE_X40Y51         FDRE                                         r  uart_module/rx_module/FSM_onehot_rState_current_reg[1]/C

Slack:                    inf
  Source:                 progEnB
                            (input port)
  Destination:            progEn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.872ns  (logic 0.287ns (32.940%)  route 0.584ns (67.060%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  progEnB (IN)
                         net (fo=0)                   0.000     0.000    progEnB
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 f  progEnB_IBUF_inst/O
                         net (fo=1, routed)           0.584     0.827    progEnB_IBUF
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.872 r  progEn_i_1/O
                         net (fo=2, routed)           0.000     0.872    p_0_in
    SLICE_X35Y49         FDRE                                         r  progEn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.833     2.031    clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  progEn_reg/C

Slack:                    inf
  Source:                 rstB
                            (input port)
  Destination:            uart_module/rx_module/rBaudCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.290ns (32.297%)  route 0.607ns (67.703%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  rstB (IN)
                         net (fo=0)                   0.000     0.000    rstB
    N15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstB_IBUF_inst/O
                         net (fo=56, routed)          0.477     0.722    uart_module/rx_module/rstB
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.045     0.767 r  uart_module/rx_module/rBaudCnt[9]_i_1/O
                         net (fo=10, routed)          0.130     0.897    uart_module/rx_module/rBaudCnt[9]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  uart_module/rx_module/rBaudCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.169    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.198 r  clk_IBUF_BUFG_inst/O
                         net (fo=1700, routed)        0.860     2.058    uart_module/rx_module/clk
    SLICE_X42Y53         FDRE                                         r  uart_module/rx_module/rBaudCnt_reg[0]/C





