{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460902850917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460902850921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 15:20:50 2016 " "Processing started: Sun Apr 17 15:20:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460902850921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902850921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_Nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_Nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902850921 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460902851373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktest.v 1 1 " "Found 1 design units, including 1 entities, in source file clocktest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTest " "Found entity 1: ClockTest" {  } { { "ClockTest.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/ClockTest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXD txd UART_Dynamixel.sv(16) " "Verilog HDL Declaration information at UART_Dynamixel.sv(16): object \"TXD\" differs only in case from object \"txd\" in the same scope" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RXD rxd UART_Dynamixel.sv(15) " "Verilog HDL Declaration information at UART_Dynamixel.sv(15): object \"RXD\" differs only in case from object \"rxd\" in the same scope" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_dynamixel.sv 5 5 " "Found 5 design units, including 5 entities, in source file uart_dynamixel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Dynamixel " "Found entity 1: UART_Dynamixel" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860225 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_Dynamixel_TXD " "Found entity 2: UART_Dynamixel_TXD" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860225 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_TX_BYTE " "Found entity 3: UART_TX_BYTE" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860225 ""} { "Info" "ISGN_ENTITY_NAME" "4 UART_Dynamixel_RXD " "Found entity 4: UART_Dynamixel_RXD" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv" 202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860225 ""} { "Info" "ISGN_ENTITY_NAME" "5 Baudrate_Generator " "Found entity 5: Baudrate_Generator" {  } { { "UART_Dynamixel.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/UART_Dynamixel.sv" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myspi.sv 1 1 " "Found 1 design units, including 1 entities, in source file myspi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MySPI " "Found entity 1: MySPI" {  } { { "MySPI.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/MySPI.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860227 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" DE0_Nano.sv(571) " "Verilog HDL syntax error at DE0_Nano.sv(571) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 571 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UartTx UARTTX DE0_Nano.sv(315) " "Verilog HDL Declaration information at DE0_Nano.sv(315): object \"UartTx\" differs only in case from object \"UARTTX\" in the same scope" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 315 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UartRx UARTRX DE0_Nano.sv(315) " "Verilog HDL Declaration information at DE0_Nano.sv(315): object \"UartRx\" differs only in case from object \"UARTRX\" in the same scope" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 315 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UartDir UARTDIR DE0_Nano.sv(315) " "Verilog HDL Declaration information at DE0_Nano.sv(315): object \"UartDir\" differs only in case from object \"UARTDIR\" in the same scope" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 315 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE0_NANO DE0_Nano.sv(9) " "Ignored design unit \"DE0_NANO\" at DE0_Nano.sv(9) due to previous errors" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 9 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter DE0_Nano.sv(598) " "Ignored design unit \"counter\" at DE0_Nano.sv(598) due to previous errors" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 598 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "counter20Clk DE0_Nano.sv(617) " "Ignored design unit \"counter20Clk\" at DE0_Nano.sv(617) due to previous errors" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 617 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DE0_Nano.sv(660) " "Verilog HDL information at DE0_Nano.sv(660): always construct contains both blocking and non-blocking assignments" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 660 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1460902860229 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "GlitchHandler DE0_Nano.sv(637) " "Ignored design unit \"GlitchHandler\" at DE0_Nano.sv(637) due to previous errors" {  } { { "DE0_Nano.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.sv" 637 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1460902860230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 0 0 " "Found 0 design units, including 0 entities, in source file de0_nano.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/led_controller/led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/led_controller/led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "ip/LED_Controller/LED_Controller.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/ip/LED_Controller/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860231 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/ip/LT24_Controller/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460902860232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/lt24_controller/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/lt24_controller/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "ip/LT24_Controller/LT24_Controller.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/ip/LT24_Controller/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/de0_lt24_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/de0_lt24_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC " "Found entity 1: DE0_LT24_SOPC" {  } { { "DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/DE0_LT24_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_irq_mapper " "Found entity 1: DE0_LT24_SOPC_irq_mapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860271 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860290 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860290 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860290 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860290 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860290 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860304 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_013_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_013_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860308 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_013 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_013" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_007_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860310 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_007 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_007" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860312 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_005 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_005" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860314 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860314 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860316 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_LT24_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_LT24_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460902860318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_LT24_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860319 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_LT24_SOPC_mm_interconnect_0_router" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_pic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_pic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_pic_mem " "Found entity 1: DE0_LT24_SOPC_pic_mem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_pic_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_background_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_background_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_background_mem " "Found entity 1: DE0_LT24_SOPC_background_mem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_background_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_TIMER " "Found entity 1: DE0_LT24_SOPC_TIMER" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_TIMER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_SDRAM_input_efifo_module " "Found entity 1: DE0_LT24_SOPC_SDRAM_input_efifo_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860334 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_SDRAM " "Found entity 2: DE0_LT24_SOPC_SDRAM" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_SDRAM.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_responsetl24.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_responsetl24.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_ResponseTL24 " "Found entity 1: DE0_LT24_SOPC_ResponseTL24" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ResponseTL24.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ResponseTL24.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_SPI " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_SPI" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_SPI.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_penirq_n.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_penirq_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_PENIRQ_N.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_busy.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_touch_busy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_TOUCH_BUSY " "Found entity 1: DE0_LT24_SOPC_LT24_TOUCH_BUSY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_TOUCH_BUSY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_lcd_rstn.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_lt24_lcd_rstn.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_LT24_LCD_RSTN " "Found entity 1: DE0_LT24_SOPC_LT24_LCD_RSTN" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_LT24_LCD_RSTN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860341 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LT24_Controller LT24_Controller.v(25) " "Verilog Module Declaration warning at LT24_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LT24_Controller\"" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460902860342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/lt24_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/lt24_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_Controller " "Found entity 1: LT24_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/LT24_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_Controller " "Found entity 1: LED_Controller" {  } { { "DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/LED_Controller.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_KEY " "Found entity 1: DE0_LT24_SOPC_KEY" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_KEY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w " "Found entity 1: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860348 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_JTAG_UART_scfifo_w " "Found entity 2: DE0_LT24_SOPC_JTAG_UART_scfifo_w" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860348 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r " "Found entity 3: DE0_LT24_SOPC_JTAG_UART_sim_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860348 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_JTAG_UART_scfifo_r " "Found entity 4: DE0_LT24_SOPC_JTAG_UART_scfifo_r" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860348 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_JTAG_UART " "Found entity 5: DE0_LT24_SOPC_JTAG_UART" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_JTAG_UART.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902860348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902860348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_ic_data_module " "Found entity 1: DE0_LT24_SOPC_CPU_ic_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_CPU_ic_tag_module " "Found entity 2: DE0_LT24_SOPC_CPU_ic_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_CPU_bht_module " "Found entity 3: DE0_LT24_SOPC_CPU_bht_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_CPU_register_bank_a_module " "Found entity 4: DE0_LT24_SOPC_CPU_register_bank_a_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_LT24_SOPC_CPU_register_bank_b_module " "Found entity 5: DE0_LT24_SOPC_CPU_register_bank_b_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_LT24_SOPC_CPU_dc_tag_module " "Found entity 6: DE0_LT24_SOPC_CPU_dc_tag_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_LT24_SOPC_CPU_dc_data_module " "Found entity 7: DE0_LT24_SOPC_CPU_dc_data_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_LT24_SOPC_CPU_dc_victim_module " "Found entity 8: DE0_LT24_SOPC_CPU_dc_victim_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_LT24_SOPC_CPU_nios2_oci_debug " "Found entity 9: DE0_LT24_SOPC_CPU_nios2_oci_debug" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_LT24_SOPC_CPU_ociram_sp_ram_module " "Found entity 10: DE0_LT24_SOPC_CPU_ociram_sp_ram_module" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_LT24_SOPC_CPU_nios2_ocimem " "Found entity 11: DE0_LT24_SOPC_CPU_nios2_ocimem" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_LT24_SOPC_CPU_nios2_avalon_reg " "Found entity 12: DE0_LT24_SOPC_CPU_nios2_avalon_reg" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_LT24_SOPC_CPU_nios2_oci_break " "Found entity 13: DE0_LT24_SOPC_CPU_nios2_oci_break" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_LT24_SOPC_CPU_nios2_oci_xbrk " "Found entity 14: DE0_LT24_SOPC_CPU_nios2_oci_xbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_LT24_SOPC_CPU_nios2_oci_dbrk " "Found entity 15: DE0_LT24_SOPC_CPU_nios2_oci_dbrk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_LT24_SOPC_CPU_nios2_oci_itrace " "Found entity 16: DE0_LT24_SOPC_CPU_nios2_oci_itrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_LT24_SOPC_CPU_nios2_oci_td_mode " "Found entity 17: DE0_LT24_SOPC_CPU_nios2_oci_td_mode" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_LT24_SOPC_CPU_nios2_oci_dtrace " "Found entity 18: DE0_LT24_SOPC_CPU_nios2_oci_dtrace" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE0_LT24_SOPC_CPU_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE0_LT24_SOPC_CPU_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc " "Found entity 21: DE0_LT24_SOPC_CPU_nios2_oci_fifo_cnt_inc" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_LT24_SOPC_CPU_nios2_oci_fifo " "Found entity 22: DE0_LT24_SOPC_CPU_nios2_oci_fifo" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_LT24_SOPC_CPU_nios2_oci_pib " "Found entity 23: DE0_LT24_SOPC_CPU_nios2_oci_pib" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_LT24_SOPC_CPU_nios2_oci_im " "Found entity 24: DE0_LT24_SOPC_CPU_nios2_oci_im" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_LT24_SOPC_CPU_nios2_performance_monitors " "Found entity 25: DE0_LT24_SOPC_CPU_nios2_performance_monitors" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_LT24_SOPC_CPU_nios2_oci " "Found entity 26: DE0_LT24_SOPC_CPU_nios2_oci" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_LT24_SOPC_CPU " "Found entity 27: DE0_LT24_SOPC_CPU" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_tck " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_tck" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper " "Found entity 1: DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_mult_cell " "Found entity 1: DE0_LT24_SOPC_CPU_mult_cell" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_oci_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_oci_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_CPU_test_bench " "Found entity 1: DE0_LT24_SOPC_CPU_test_bench" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_CPU_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_alt_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file de0_lt24_sopc/synthesis/submodules/de0_lt24_sopc_alt_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c " "Found entity 1: DE0_LT24_SOPC_ALT_PLL_dffpipe_l2c" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861024 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_LT24_SOPC_ALT_PLL_stdsync_sv6 " "Found entity 2: DE0_LT24_SOPC_ALT_PLL_stdsync_sv6" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861024 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_LT24_SOPC_ALT_PLL_altpll_ggu2 " "Found entity 3: DE0_LT24_SOPC_ALT_PLL_altpll_ggu2" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861024 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_LT24_SOPC_ALT_PLL " "Found entity 4: DE0_LT24_SOPC_ALT_PLL" {  } { { "DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_LT24_SOPC/synthesis/submodules/DE0_LT24_SOPC_ALT_PLL.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LT24_buffer.v(165) " "Verilog HDL information at LT24_buffer.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "LT24_buffer.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/LT24_buffer.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1460902861025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file lt24_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24_buffer " "Found entity 1: LT24_buffer" {  } { { "LT24_buffer.v" "" { Text "C:/Users/Emile/ProgSandbot/DE0-nano/LT24_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460902861026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861026 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.map.smsg " "Generated suppressed messages file C:/Users/Emile/ProgSandbot/DE0-nano/DE0_Nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902861073 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460902862448 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 17 15:21:02 2016 " "Processing ended: Sun Apr 17 15:21:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460902862448 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460902862448 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460902862448 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902862448 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460902863049 ""}
