<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v43-2012-12-04.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.3 2012-12-04" file="US20140002156A1-20140102.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20131218" date-publ="20140102"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20140002156</doc-number><kind>A1</kind><date>20140102</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>13534274</doc-number><date>20120627</date></document-id></application-reference><us-application-series-code>13</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>03</class><subclass>K</subclass><main-group>3</main-group><subgroup>017</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classification-national><country>US</country><main-classification>327175</main-classification></classification-national><invention-title id="d0e43">DUTY CYCLE CORRECTION WITHIN AN INTEGRATED CIRCUIT</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only"><addressbook><last-name>Dwivedi</last-name><first-name>Sandeep</first-name><address><city>Bangalore</city><country>IN</country></address></addressbook><residence><country>IN</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only"><addressbook><last-name>Vorugu</last-name><first-name>Muniswara Reddy</first-name><address><city>Chittoor</city><country>IN</country></address></addressbook><residence><country>IN</country></residence></us-applicant><us-applicant sequence="02" app-type="applicant" designation="us-only"><addressbook><last-name>Kumar</last-name><first-name>Nidhir</first-name><address><city>Bangalore</city><country>IN</country></address></addressbook><residence><country>IN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Dwivedi</last-name><first-name>Sandeep</first-name><address><city>Bangalore</city><country>IN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Vorugu</last-name><first-name>Muniswara Reddy</first-name><address><city>Chittoor</city><country>IN</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Kumar</last-name><first-name>Nidhir</first-name><address><city>Bangalore</city><country>IN</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>ARM LIMITED</orgname><role>03</role><address><city>Cambridge</city><country>GB</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">An integrated circuit <b>2</b> operates using a digital signal having a duty cycle. Duty cycle correction circuitry <b>26, 28, 30</b> operate under control of digital correction values which adjust the duty cycle of the digital signal to a target duty cycle. Periodically, detection of the duty cycle output from the duty cycle correction circuitry <b>26, 28, 30</b> is performed to determine whether or not this has drifted outside of a threshold range of duty cycles and if necessary the digital correction value is changed to bring the duty cycle back within the threshold range. The duty cycle correction circuitry <b>26, 28, 30</b> employs common mode logic stages <b>44, 46</b> and an auxiliary current path <b>48</b> which is controlled in its impedance by the digital correction value. The auxiliary current path <b>48</b> applies an offset voltage within the common mode logic stage <b>44</b> which adjusts the duty cycle of the digital signal represented by the differential signals propagating through the common mode logic stage <b>44. </b></p></abstract></us-patent-application>