Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto af0aef86d7234a3392a6039db3164f42 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling architecture ram_mem of entity xil_defaultlib.RAM_mem [\RAM_mem(start_address="00010000...]
Compiling architecture ram_mem of entity xil_defaultlib.RAM_mem [\RAM_mem(start_address="00000000...]
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0000000...]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
