|milestone2_ball
CLOCK_50 => CLOCK_50.IN4
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => resetn.IN1
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
HEX0[0] <= hex_decoder:h0.port1
HEX0[1] <= hex_decoder:h0.port1
HEX0[2] <= hex_decoder:h0.port1
HEX0[3] <= hex_decoder:h0.port1
HEX0[4] <= hex_decoder:h0.port1
HEX0[5] <= hex_decoder:h0.port1
HEX0[6] <= hex_decoder:h0.port1
HEX3[0] <= hex_decoder:h2.port1
HEX3[1] <= hex_decoder:h2.port1
HEX3[2] <= hex_decoder:h2.port1
HEX3[3] <= hex_decoder:h2.port1
HEX3[4] <= hex_decoder:h2.port1
HEX3[5] <= hex_decoder:h2.port1
HEX3[6] <= hex_decoder:h2.port1
HEX2[0] <= hex_decoder:h3.port1
HEX2[1] <= hex_decoder:h3.port1
HEX2[2] <= hex_decoder:h3.port1
HEX2[3] <= hex_decoder:h3.port1
HEX2[4] <= hex_decoder:h3.port1
HEX2[5] <= hex_decoder:h3.port1
HEX2[6] <= hex_decoder:h3.port1
HEX4[0] <= hex_decoder:h1.port1
HEX4[1] <= hex_decoder:h1.port1
HEX4[2] <= hex_decoder:h1.port1
HEX4[3] <= hex_decoder:h1.port1
HEX4[4] <= hex_decoder:h1.port1
HEX4[5] <= hex_decoder:h1.port1
HEX4[6] <= hex_decoder:h1.port1
LEDR[0] <= paddle_sim:po.p2_scoret
LEDR[1] <= paddle_sim:po.p1_scoret
LEDR[2] <= <GND>
LEDR[3] <= game_end.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
PS2_CLK <> keyboard_tracker:tester.PS2_CLK
PS2_DAT <> keyboard_tracker:tester.PS2_DAT
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_R[8] <= vga_adapter:VGA.VGA_R
VGA_R[9] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_G[8] <= vga_adapter:VGA.VGA_G
VGA_G[9] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
VGA_B[8] <= vga_adapter:VGA.VGA_B
VGA_B[9] <= vga_adapter:VGA.VGA_B


|milestone2_ball|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_R[8] <= vga_controller:controller.VGA_R
VGA_R[9] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_G[8] <= vga_controller:controller.VGA_G
VGA_G[9] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_B[8] <= vga_controller:controller.VGA_B
VGA_B[9] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|milestone2_ball|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_c7m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c7m1:auto_generated.data_a[0]
data_a[1] => altsyncram_c7m1:auto_generated.data_a[1]
data_a[2] => altsyncram_c7m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_c7m1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7m1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7m1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7m1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7m1:auto_generated.address_a[4]
address_a[5] => altsyncram_c7m1:auto_generated.address_a[5]
address_a[6] => altsyncram_c7m1:auto_generated.address_a[6]
address_a[7] => altsyncram_c7m1:auto_generated.address_a[7]
address_a[8] => altsyncram_c7m1:auto_generated.address_a[8]
address_a[9] => altsyncram_c7m1:auto_generated.address_a[9]
address_a[10] => altsyncram_c7m1:auto_generated.address_a[10]
address_a[11] => altsyncram_c7m1:auto_generated.address_a[11]
address_a[12] => altsyncram_c7m1:auto_generated.address_a[12]
address_a[13] => altsyncram_c7m1:auto_generated.address_a[13]
address_a[14] => altsyncram_c7m1:auto_generated.address_a[14]
address_a[15] => altsyncram_c7m1:auto_generated.address_a[15]
address_a[16] => altsyncram_c7m1:auto_generated.address_a[16]
address_b[0] => altsyncram_c7m1:auto_generated.address_b[0]
address_b[1] => altsyncram_c7m1:auto_generated.address_b[1]
address_b[2] => altsyncram_c7m1:auto_generated.address_b[2]
address_b[3] => altsyncram_c7m1:auto_generated.address_b[3]
address_b[4] => altsyncram_c7m1:auto_generated.address_b[4]
address_b[5] => altsyncram_c7m1:auto_generated.address_b[5]
address_b[6] => altsyncram_c7m1:auto_generated.address_b[6]
address_b[7] => altsyncram_c7m1:auto_generated.address_b[7]
address_b[8] => altsyncram_c7m1:auto_generated.address_b[8]
address_b[9] => altsyncram_c7m1:auto_generated.address_b[9]
address_b[10] => altsyncram_c7m1:auto_generated.address_b[10]
address_b[11] => altsyncram_c7m1:auto_generated.address_b[11]
address_b[12] => altsyncram_c7m1:auto_generated.address_b[12]
address_b[13] => altsyncram_c7m1:auto_generated.address_b[13]
address_b[14] => altsyncram_c7m1:auto_generated.address_b[14]
address_b[15] => altsyncram_c7m1:auto_generated.address_b[15]
address_b[16] => altsyncram_c7m1:auto_generated.address_b[16]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7m1:auto_generated.clock0
clock1 => altsyncram_c7m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_c7m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_c7m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_c7m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|milestone2_ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[13] => decode_nma:decode2.data[0]
address_a[13] => decode_nma:wren_decode_a.data[0]
address_a[14] => decode_nma:decode2.data[1]
address_a[14] => decode_nma:wren_decode_a.data[1]
address_a[15] => decode_nma:decode2.data[2]
address_a[15] => decode_nma:wren_decode_a.data[2]
address_a[16] => decode_nma:decode2.data[3]
address_a[16] => decode_nma:wren_decode_a.data[3]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_g2a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_g2a:rden_decode_b.data[1]
address_b[15] => address_reg_b[2].DATAIN
address_b[15] => decode_g2a:rden_decode_b.data[2]
address_b[16] => address_reg_b[3].DATAIN
address_b[16] => decode_g2a:rden_decode_b.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[3].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[0] => ram_block1a9.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a15.PORTADATAIN
data_a[0] => ram_block1a18.PORTADATAIN
data_a[0] => ram_block1a21.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a27.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[1] => ram_block1a10.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a16.PORTADATAIN
data_a[1] => ram_block1a19.PORTADATAIN
data_a[1] => ram_block1a22.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a28.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
data_a[2] => ram_block1a11.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a17.PORTADATAIN
data_a[2] => ram_block1a20.PORTADATAIN
data_a[2] => ram_block1a23.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a29.PORTADATAIN
q_b[0] <= mux_2hb:mux3.result[0]
q_b[1] <= mux_2hb:mux3.result[1]
q_b[2] <= mux_2hb:mux3.result[2]
wren_a => decode_nma:decode2.enable
wren_a => decode_nma:wren_decode_a.enable


|milestone2_ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:decode2
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_g2a:rden_decode_b
data[0] => w_anode508w[1].IN0
data[0] => w_anode525w[1].IN1
data[0] => w_anode535w[1].IN0
data[0] => w_anode545w[1].IN1
data[0] => w_anode555w[1].IN0
data[0] => w_anode565w[1].IN1
data[0] => w_anode575w[1].IN0
data[0] => w_anode585w[1].IN1
data[0] => w_anode595w[1].IN0
data[0] => w_anode606w[1].IN1
data[0] => w_anode616w[1].IN0
data[0] => w_anode626w[1].IN1
data[0] => w_anode636w[1].IN0
data[0] => w_anode646w[1].IN1
data[0] => w_anode656w[1].IN0
data[0] => w_anode666w[1].IN1
data[1] => w_anode508w[2].IN0
data[1] => w_anode525w[2].IN0
data[1] => w_anode535w[2].IN1
data[1] => w_anode545w[2].IN1
data[1] => w_anode555w[2].IN0
data[1] => w_anode565w[2].IN0
data[1] => w_anode575w[2].IN1
data[1] => w_anode585w[2].IN1
data[1] => w_anode595w[2].IN0
data[1] => w_anode606w[2].IN0
data[1] => w_anode616w[2].IN1
data[1] => w_anode626w[2].IN1
data[1] => w_anode636w[2].IN0
data[1] => w_anode646w[2].IN0
data[1] => w_anode656w[2].IN1
data[1] => w_anode666w[2].IN1
data[2] => w_anode508w[3].IN0
data[2] => w_anode525w[3].IN0
data[2] => w_anode535w[3].IN0
data[2] => w_anode545w[3].IN0
data[2] => w_anode555w[3].IN1
data[2] => w_anode565w[3].IN1
data[2] => w_anode575w[3].IN1
data[2] => w_anode585w[3].IN1
data[2] => w_anode595w[3].IN0
data[2] => w_anode606w[3].IN0
data[2] => w_anode616w[3].IN0
data[2] => w_anode626w[3].IN0
data[2] => w_anode636w[3].IN1
data[2] => w_anode646w[3].IN1
data[2] => w_anode656w[3].IN1
data[2] => w_anode666w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode595w[1].IN0
data[3] => w_anode606w[1].IN0
data[3] => w_anode616w[1].IN0
data[3] => w_anode626w[1].IN0
data[3] => w_anode636w[1].IN0
data[3] => w_anode646w[1].IN0
data[3] => w_anode656w[1].IN0
data[3] => w_anode666w[1].IN0
eq[0] <= w_anode508w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode525w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode535w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode545w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode555w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode565w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode575w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode585w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode595w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode606w[3].DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|decode_nma:wren_decode_a
data[0] => w_anode326w[1].IN0
data[0] => w_anode343w[1].IN1
data[0] => w_anode353w[1].IN0
data[0] => w_anode363w[1].IN1
data[0] => w_anode373w[1].IN0
data[0] => w_anode383w[1].IN1
data[0] => w_anode393w[1].IN0
data[0] => w_anode403w[1].IN1
data[0] => w_anode422w[1].IN0
data[0] => w_anode433w[1].IN1
data[0] => w_anode443w[1].IN0
data[0] => w_anode453w[1].IN1
data[0] => w_anode463w[1].IN0
data[0] => w_anode473w[1].IN1
data[0] => w_anode483w[1].IN0
data[0] => w_anode493w[1].IN1
data[1] => w_anode326w[2].IN0
data[1] => w_anode343w[2].IN0
data[1] => w_anode353w[2].IN1
data[1] => w_anode363w[2].IN1
data[1] => w_anode373w[2].IN0
data[1] => w_anode383w[2].IN0
data[1] => w_anode393w[2].IN1
data[1] => w_anode403w[2].IN1
data[1] => w_anode422w[2].IN0
data[1] => w_anode433w[2].IN0
data[1] => w_anode443w[2].IN1
data[1] => w_anode453w[2].IN1
data[1] => w_anode463w[2].IN0
data[1] => w_anode473w[2].IN0
data[1] => w_anode483w[2].IN1
data[1] => w_anode493w[2].IN1
data[2] => w_anode326w[3].IN0
data[2] => w_anode343w[3].IN0
data[2] => w_anode353w[3].IN0
data[2] => w_anode363w[3].IN0
data[2] => w_anode373w[3].IN1
data[2] => w_anode383w[3].IN1
data[2] => w_anode393w[3].IN1
data[2] => w_anode403w[3].IN1
data[2] => w_anode422w[3].IN0
data[2] => w_anode433w[3].IN0
data[2] => w_anode443w[3].IN0
data[2] => w_anode453w[3].IN0
data[2] => w_anode463w[3].IN1
data[2] => w_anode473w[3].IN1
data[2] => w_anode483w[3].IN1
data[2] => w_anode493w[3].IN1
data[3] => w_anode317w[1].IN0
data[3] => w_anode415w[1].IN1
enable => w_anode317w[1].IN0
enable => w_anode415w[1].IN0
eq[0] <= w_anode326w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode343w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode353w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode363w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode373w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode383w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode393w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode403w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode422w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode433w[3].DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c7m1:auto_generated|mux_2hb:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w0_n0_mux_dataout.IN1
data[4] => l1_w1_n0_mux_dataout.IN1
data[5] => l1_w2_n0_mux_dataout.IN1
data[6] => l1_w0_n1_mux_dataout.IN1
data[7] => l1_w1_n1_mux_dataout.IN1
data[8] => l1_w2_n1_mux_dataout.IN1
data[9] => l1_w0_n1_mux_dataout.IN1
data[10] => l1_w1_n1_mux_dataout.IN1
data[11] => l1_w2_n1_mux_dataout.IN1
data[12] => l1_w0_n2_mux_dataout.IN1
data[13] => l1_w1_n2_mux_dataout.IN1
data[14] => l1_w2_n2_mux_dataout.IN1
data[15] => l1_w0_n2_mux_dataout.IN1
data[16] => l1_w1_n2_mux_dataout.IN1
data[17] => l1_w2_n2_mux_dataout.IN1
data[18] => l1_w0_n3_mux_dataout.IN1
data[19] => l1_w1_n3_mux_dataout.IN1
data[20] => l1_w2_n3_mux_dataout.IN1
data[21] => l1_w0_n3_mux_dataout.IN1
data[22] => l1_w1_n3_mux_dataout.IN1
data[23] => l1_w2_n3_mux_dataout.IN1
data[24] => l1_w0_n4_mux_dataout.IN1
data[25] => l1_w1_n4_mux_dataout.IN1
data[26] => l1_w2_n4_mux_dataout.IN1
data[27] => l1_w0_n4_mux_dataout.IN1
data[28] => l1_w1_n4_mux_dataout.IN1
data[29] => l1_w2_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0


|milestone2_ball|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|milestone2_ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|milestone2_ball|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|milestone2_ball|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
memory_address[15] <= vga_address_translator:controller_translator.mem_address
memory_address[16] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => mem_address[5].DATAIN
x[6] => Add1.IN20
x[7] => Add1.IN19
x[8] => Add1.IN18
y[0] => Add0.IN16
y[0] => Add1.IN22
y[1] => Add0.IN15
y[1] => Add1.IN21
y[2] => Add0.IN13
y[2] => Add0.IN14
y[3] => Add0.IN11
y[3] => Add0.IN12
y[4] => Add0.IN9
y[4] => Add0.IN10
y[5] => Add0.IN7
y[5] => Add0.IN8
y[6] => Add0.IN5
y[6] => Add0.IN6
y[7] => Add0.IN3
y[7] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= x[5].DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po
clock => clock.IN11
reset_n => reset_n.IN3
go => go.IN1
p1_up => p1_up.IN1
p1_down => p1_down.IN1
p1_left => p1_left.IN1
p1_right => p1_right.IN1
p2_up => p2_up.IN1
p2_down => p2_down.IN1
p2_left => p2_left.IN1
p2_right => p2_right.IN1
x[0] <= xymux:xy.x
x[1] <= xymux:xy.x
x[2] <= xymux:xy.x
x[3] <= xymux:xy.x
x[4] <= xymux:xy.x
x[5] <= xymux:xy.x
x[6] <= xymux:xy.x
x[7] <= xymux:xy.x
x[8] <= xymux:xy.x
x[9] <= xymux:xy.x
x[10] <= xymux:xy.x
y[0] <= xymux:xy.y
y[1] <= xymux:xy.y
y[2] <= xymux:xy.y
y[3] <= xymux:xy.y
y[4] <= xymux:xy.y
y[5] <= xymux:xy.y
y[6] <= xymux:xy.y
y[7] <= xymux:xy.y
y[8] <= xymux:xy.y
y[9] <= xymux:xy.y
y[10] <= xymux:xy.y
colour_out[0] <= xymux:xy.colour_out
colour_out[1] <= xymux:xy.colour_out
colour_out[2] <= xymux:xy.colour_out
writeEn <= paddle_animation:pa.writeEn
p1_curr_score[0] <= score:s1.score_out
p1_curr_score[1] <= score:s1.score_out
p1_curr_score[2] <= score:s1.score_out
p1_curr_score[3] <= score:s1.score_out
p2_curr_score[0] <= score:s2.score_out
p2_curr_score[1] <= score:s2.score_out
p2_curr_score[2] <= score:s2.score_out
p2_curr_score[3] <= score:s2.score_out
timer_digit_2[0] <= timer:t0.digit_2
timer_digit_2[1] <= timer:t0.digit_2
timer_digit_2[2] <= timer:t0.digit_2
timer_digit_2[3] <= timer:t0.digit_2
timer_digit_1[0] <= timer:t0.digit_1
timer_digit_1[1] <= timer:t0.digit_1
timer_digit_1[2] <= timer:t0.digit_1
timer_digit_1[3] <= timer:t0.digit_1
p1_scoret <= p1_score.DB_MAX_OUTPUT_PORT_TYPE
p2_scoret <= p2_score.DB_MAX_OUTPUT_PORT_TYPE
game_end_out <= paddle_animation:pa.game_end_out


|milestone2_ball|paddle_sim:po|score:s1
clock => score_out[0]~reg0.CLK
clock => score_out[1]~reg0.CLK
clock => score_out[2]~reg0.CLK
clock => score_out[3]~reg0.CLK
reset_n => score_out.OUTPUTSELECT
reset_n => score_out.OUTPUTSELECT
reset_n => score_out.OUTPUTSELECT
reset_n => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
score_out[0] <= score_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[1] <= score_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[2] <= score_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[3] <= score_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|score:s2
clock => score_out[0]~reg0.CLK
clock => score_out[1]~reg0.CLK
clock => score_out[2]~reg0.CLK
clock => score_out[3]~reg0.CLK
reset_n => score_out.OUTPUTSELECT
reset_n => score_out.OUTPUTSELECT
reset_n => score_out.OUTPUTSELECT
reset_n => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
enable_increment => score_out.OUTPUTSELECT
score_out[0] <= score_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[1] <= score_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[2] <= score_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score_out[3] <= score_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|xymux:xy
clock => colour_out[0]~reg0.CLK
clock => colour_out[1]~reg0.CLK
clock => colour_out[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => y[7]~reg0.CLK
clock => y[8]~reg0.CLK
clock => y[9]~reg0.CLK
clock => y[10]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => x[8]~reg0.CLK
clock => x[9]~reg0.CLK
clock => x[10]~reg0.CLK
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => x.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => y.OUTPUTSELECT
p1_enDraw => colour_out.OUTPUTSELECT
p1_enDraw => colour_out.OUTPUTSELECT
p1_enDraw => colour_out.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => x.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => y.OUTPUTSELECT
p2_enDraw => colour_out.OUTPUTSELECT
p2_enDraw => colour_out.OUTPUTSELECT
p2_enDraw => colour_out.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => x.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => y.OUTPUTSELECT
ball_enDraw => colour_out.OUTPUTSELECT
ball_enDraw => colour_out.OUTPUTSELECT
ball_enDraw => colour_out.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => x.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => y.OUTPUTSELECT
bounds_enDraw => colour_out.OUTPUTSELECT
bounds_enDraw => colour_out.OUTPUTSELECT
bounds_enDraw => colour_out.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => x.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => y.OUTPUTSELECT
clear_enDraw => colour_out.OUTPUTSELECT
clear_enDraw => colour_out.OUTPUTSELECT
clear_enDraw => colour_out.OUTPUTSELECT
p1_x[0] => x.DATAB
p1_x[1] => x.DATAB
p1_x[2] => x.DATAB
p1_x[3] => x.DATAB
p1_x[4] => x.DATAB
p1_x[5] => x.DATAB
p1_x[6] => x.DATAB
p1_x[7] => x.DATAB
p1_x[8] => x.DATAB
p1_x[9] => x.DATAB
p1_x[10] => x.DATAB
p1_y[0] => y.DATAB
p1_y[1] => y.DATAB
p1_y[2] => y.DATAB
p1_y[3] => y.DATAB
p1_y[4] => y.DATAB
p1_y[5] => y.DATAB
p1_y[6] => y.DATAB
p1_y[7] => y.DATAB
p1_y[8] => y.DATAB
p1_y[9] => y.DATAB
p1_y[10] => y.DATAB
p1_colour[0] => colour_out.DATAB
p1_colour[1] => colour_out.DATAB
p1_colour[2] => colour_out.DATAB
p2_x[0] => x.DATAB
p2_x[1] => x.DATAB
p2_x[2] => x.DATAB
p2_x[3] => x.DATAB
p2_x[4] => x.DATAB
p2_x[5] => x.DATAB
p2_x[6] => x.DATAB
p2_x[7] => x.DATAB
p2_x[8] => x.DATAB
p2_x[9] => x.DATAB
p2_x[10] => x.DATAB
p2_y[0] => y.DATAB
p2_y[1] => y.DATAB
p2_y[2] => y.DATAB
p2_y[3] => y.DATAB
p2_y[4] => y.DATAB
p2_y[5] => y.DATAB
p2_y[6] => y.DATAB
p2_y[7] => y.DATAB
p2_y[8] => y.DATAB
p2_y[9] => y.DATAB
p2_y[10] => y.DATAB
p2_colour[0] => colour_out.DATAB
p2_colour[1] => colour_out.DATAB
p2_colour[2] => colour_out.DATAB
ball_x[0] => x.DATAB
ball_x[1] => x.DATAB
ball_x[2] => x.DATAB
ball_x[3] => x.DATAB
ball_x[4] => x.DATAB
ball_x[5] => x.DATAB
ball_x[6] => x.DATAB
ball_x[7] => x.DATAB
ball_x[8] => x.DATAB
ball_x[9] => x.DATAB
ball_x[10] => x.DATAB
ball_y[0] => y.DATAB
ball_y[1] => y.DATAB
ball_y[2] => y.DATAB
ball_y[3] => y.DATAB
ball_y[4] => y.DATAB
ball_y[5] => y.DATAB
ball_y[6] => y.DATAB
ball_y[7] => y.DATAB
ball_y[8] => y.DATAB
ball_y[9] => y.DATAB
ball_y[10] => y.DATAB
ball_colour[0] => colour_out.DATAB
ball_colour[1] => colour_out.DATAB
ball_colour[2] => colour_out.DATAB
bounds_x[0] => x.DATAB
bounds_x[1] => x.DATAB
bounds_x[2] => x.DATAB
bounds_x[3] => x.DATAB
bounds_x[4] => x.DATAB
bounds_x[5] => x.DATAB
bounds_x[6] => x.DATAB
bounds_x[7] => x.DATAB
bounds_x[8] => x.DATAB
bounds_x[9] => x.DATAB
bounds_x[10] => x.DATAB
bounds_y[0] => y.DATAB
bounds_y[1] => y.DATAB
bounds_y[2] => y.DATAB
bounds_y[3] => y.DATAB
bounds_y[4] => y.DATAB
bounds_y[5] => y.DATAB
bounds_y[6] => y.DATAB
bounds_y[7] => y.DATAB
bounds_y[8] => y.DATAB
bounds_y[9] => y.DATAB
bounds_y[10] => y.DATAB
bounds_colour[0] => colour_out.DATAB
bounds_colour[1] => colour_out.DATAB
bounds_colour[2] => colour_out.DATAB
clear_x[0] => x.DATAB
clear_x[1] => x.DATAB
clear_x[2] => x.DATAB
clear_x[3] => x.DATAB
clear_x[4] => x.DATAB
clear_x[5] => x.DATAB
clear_x[6] => x.DATAB
clear_x[7] => x.DATAB
clear_x[8] => x.DATAB
clear_x[9] => x.DATAB
clear_x[10] => x.DATAB
clear_y[0] => y.DATAB
clear_y[1] => y.DATAB
clear_y[2] => y.DATAB
clear_y[3] => y.DATAB
clear_y[4] => y.DATAB
clear_y[5] => y.DATAB
clear_y[6] => y.DATAB
clear_y[7] => y.DATAB
clear_y[8] => y.DATAB
clear_y[9] => y.DATAB
clear_y[10] => y.DATAB
clear_colour[0] => colour_out.DATAB
clear_colour[1] => colour_out.DATAB
clear_colour[2] => colour_out.DATAB
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[8] <= x[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[9] <= x[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[10] <= x[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[7] <= y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[8] <= y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[9] <= y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[10] <= y[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|boundaries:bounds
signal_go => signal_go.IN1
clock => clock.IN2
reset_n => reset_n.IN1
x_out[0] <= drawable:top.x_out
x_out[1] <= drawable:top.x_out
x_out[2] <= drawable:top.x_out
x_out[3] <= drawable:top.x_out
x_out[4] <= drawable:top.x_out
x_out[5] <= drawable:top.x_out
x_out[6] <= drawable:top.x_out
x_out[7] <= drawable:top.x_out
x_out[8] <= drawable:top.x_out
x_out[9] <= drawable:top.x_out
x_out[10] <= drawable:top.x_out
y_out[0] <= drawable:top.y_out
y_out[1] <= drawable:top.y_out
y_out[2] <= drawable:top.y_out
y_out[3] <= drawable:top.y_out
y_out[4] <= drawable:top.y_out
y_out[5] <= drawable:top.y_out
y_out[6] <= drawable:top.y_out
y_out[7] <= drawable:top.y_out
y_out[8] <= drawable:top.y_out
y_out[9] <= drawable:top.y_out
y_out[10] <= drawable:top.y_out
colour_out[0] <= drawable:top.colour_out
colour_out[1] <= drawable:top.colour_out
colour_out[2] <= drawable:top.colour_out
complete_bounds <= control_boundaries:cb0.complete_bounds


|milestone2_ball|paddle_sim:po|boundaries:bounds|control_boundaries:cb0
colour[0] <= <GND>
colour[1] <= <VCC>
colour[2] <= <GND>
signal_go => Selector0.IN3
signal_go => next_state.START.DATAB
reset_draw <= reset_draw.DB_MAX_OUTPUT_PORT_TYPE
clock => curr_state~1.DATAIN
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
width[0] <= <GND>
width[1] <= <GND>
width[2] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
width[3] <= <GND>
width[4] <= <GND>
width[5] <= <GND>
width[6] <= width.DB_MAX_OUTPUT_PORT_TYPE
width[7] <= <GND>
width[8] <= width.DB_MAX_OUTPUT_PORT_TYPE
width[9] <= <GND>
width[10] <= <GND>
height[0] <= <GND>
height[1] <= height.DB_MAX_OUTPUT_PORT_TYPE
height[2] <= width.DB_MAX_OUTPUT_PORT_TYPE
height[3] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
height[4] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
height[5] <= height.DB_MAX_OUTPUT_PORT_TYPE
height[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
height[7] <= <GND>
height[8] <= <GND>
height[9] <= <GND>
height[10] <= <GND>
x_pos[0] <= <GND>
x_pos[1] <= <GND>
x_pos[2] <= x_pos.DB_MAX_OUTPUT_PORT_TYPE
x_pos[3] <= x_pos.DB_MAX_OUTPUT_PORT_TYPE
x_pos[4] <= x_pos.DB_MAX_OUTPUT_PORT_TYPE
x_pos[5] <= x_pos.DB_MAX_OUTPUT_PORT_TYPE
x_pos[6] <= <GND>
x_pos[7] <= <GND>
x_pos[8] <= x_pos.DB_MAX_OUTPUT_PORT_TYPE
x_pos[9] <= <GND>
x_pos[10] <= <GND>
y_pos[0] <= <GND>
y_pos[1] <= height.DB_MAX_OUTPUT_PORT_TYPE
y_pos[2] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
y_pos[3] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y_pos[4] <= height.DB_MAX_OUTPUT_PORT_TYPE
y_pos[5] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y_pos[6] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y_pos[7] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
y_pos[8] <= <GND>
y_pos[9] <= <GND>
y_pos[10] <= <GND>
draw_done => Selector1.IN3
draw_done => Selector2.IN3
draw_done => Selector3.IN3
draw_done => Selector4.IN3
draw_done => Selector5.IN3
draw_done => Selector6.IN3
draw_done => Selector0.IN1
draw_done => Selector1.IN1
draw_done => Selector2.IN1
draw_done => Selector3.IN1
draw_done => Selector4.IN1
draw_done => Selector5.IN1
enable <= enable.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= <GND>
complete_bounds <= complete_bounds.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|boundaries:bounds|drawable:top
clock => y_count_done~reg0.CLK
clock => y_count[0].CLK
clock => y_count[1].CLK
clock => y_count[2].CLK
clock => y_count[3].CLK
clock => y_count[4].CLK
clock => y_count[5].CLK
clock => y_count[6].CLK
clock => y_count[7].CLK
clock => y_count[8].CLK
clock => y_count[9].CLK
clock => y_count[10].CLK
clock => x_count[0].CLK
clock => x_count[1].CLK
clock => x_count[2].CLK
clock => x_count[3].CLK
clock => x_count[4].CLK
clock => x_count[5].CLK
clock => x_count[6].CLK
clock => x_count[7].CLK
clock => x_count[8].CLK
clock => x_count[9].CLK
clock => x_count[10].CLK
enable => y_count_done.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count_done.OUTPUTSELECT
height[0] => Equal1.IN10
height[1] => Equal1.IN9
height[2] => Equal1.IN8
height[3] => Equal1.IN7
height[4] => Equal1.IN6
height[5] => Equal1.IN5
height[6] => Equal1.IN4
height[7] => Equal1.IN3
height[8] => Equal1.IN2
height[9] => Equal1.IN1
height[10] => Equal1.IN0
width[0] => Equal0.IN10
width[1] => Equal0.IN9
width[2] => Equal0.IN8
width[3] => Equal0.IN7
width[4] => Equal0.IN6
width[5] => Equal0.IN5
width[6] => Equal0.IN4
width[7] => Equal0.IN3
width[8] => Equal0.IN2
width[9] => Equal0.IN1
width[10] => Equal0.IN0
x_pos[0] => Add2.IN22
x_pos[1] => Add2.IN21
x_pos[2] => Add2.IN20
x_pos[3] => Add2.IN19
x_pos[4] => Add2.IN18
x_pos[5] => Add2.IN17
x_pos[6] => Add2.IN16
x_pos[7] => Add2.IN15
x_pos[8] => Add2.IN14
x_pos[9] => Add2.IN13
x_pos[10] => Add2.IN12
y_pos[0] => Add3.IN22
y_pos[1] => Add3.IN21
y_pos[2] => Add3.IN20
y_pos[3] => Add3.IN19
y_pos[4] => Add3.IN18
y_pos[5] => Add3.IN17
y_pos[6] => Add3.IN16
y_pos[7] => Add3.IN15
y_pos[8] => Add3.IN14
y_pos[9] => Add3.IN13
y_pos[10] => Add3.IN12
colour[0] => colour_out[0].DATAIN
colour[1] => colour_out[1].DATAIN
colour[2] => colour_out[2].DATAIN
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour[0].DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour[1].DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour[2].DB_MAX_OUTPUT_PORT_TYPE
enable_fcounter => always0.IN1
y_count_done <= y_count_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|drawable:clear
clock => y_count_done~reg0.CLK
clock => y_count[0].CLK
clock => y_count[1].CLK
clock => y_count[2].CLK
clock => y_count[3].CLK
clock => y_count[4].CLK
clock => y_count[5].CLK
clock => y_count[6].CLK
clock => y_count[7].CLK
clock => y_count[8].CLK
clock => y_count[9].CLK
clock => y_count[10].CLK
clock => x_count[0].CLK
clock => x_count[1].CLK
clock => x_count[2].CLK
clock => x_count[3].CLK
clock => x_count[4].CLK
clock => x_count[5].CLK
clock => x_count[6].CLK
clock => x_count[7].CLK
clock => x_count[8].CLK
clock => x_count[9].CLK
clock => x_count[10].CLK
enable => y_count_done.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count_done.OUTPUTSELECT
height[0] => Equal1.IN10
height[1] => Equal1.IN9
height[2] => Equal1.IN8
height[3] => Equal1.IN7
height[4] => Equal1.IN6
height[5] => Equal1.IN5
height[6] => Equal1.IN4
height[7] => Equal1.IN3
height[8] => Equal1.IN2
height[9] => Equal1.IN1
height[10] => Equal1.IN0
width[0] => Equal0.IN10
width[1] => Equal0.IN9
width[2] => Equal0.IN8
width[3] => Equal0.IN7
width[4] => Equal0.IN6
width[5] => Equal0.IN5
width[6] => Equal0.IN4
width[7] => Equal0.IN3
width[8] => Equal0.IN2
width[9] => Equal0.IN1
width[10] => Equal0.IN0
x_pos[0] => Add2.IN22
x_pos[1] => Add2.IN21
x_pos[2] => Add2.IN20
x_pos[3] => Add2.IN19
x_pos[4] => Add2.IN18
x_pos[5] => Add2.IN17
x_pos[6] => Add2.IN16
x_pos[7] => Add2.IN15
x_pos[8] => Add2.IN14
x_pos[9] => Add2.IN13
x_pos[10] => Add2.IN12
y_pos[0] => Add3.IN22
y_pos[1] => Add3.IN21
y_pos[2] => Add3.IN20
y_pos[3] => Add3.IN19
y_pos[4] => Add3.IN18
y_pos[5] => Add3.IN17
y_pos[6] => Add3.IN16
y_pos[7] => Add3.IN15
y_pos[8] => Add3.IN14
y_pos[9] => Add3.IN13
y_pos[10] => Add3.IN12
colour[0] => colour_out[0].DATAIN
colour[1] => colour_out[1].DATAIN
colour[2] => colour_out[2].DATAIN
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour[0].DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour[1].DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour[2].DB_MAX_OUTPUT_PORT_TYPE
enable_fcounter => always0.IN1
y_count_done <= y_count_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|ball:b0
clock => clock.IN2
reset_n => reset_n.IN2
x_in[0] => x_in[0].IN1
x_in[1] => x_in[1].IN1
x_in[2] => x_in[2].IN1
x_in[3] => x_in[3].IN1
x_in[4] => x_in[4].IN1
x_in[5] => x_in[5].IN1
x_in[6] => x_in[6].IN1
x_in[7] => x_in[7].IN1
x_in[8] => x_in[8].IN1
x_in[9] => x_in[9].IN1
x_in[10] => x_in[10].IN1
y_in[0] => y_in[0].IN1
y_in[1] => y_in[1].IN1
y_in[2] => y_in[2].IN1
y_in[3] => y_in[3].IN1
y_in[4] => y_in[4].IN1
y_in[5] => y_in[5].IN1
y_in[6] => y_in[6].IN1
y_in[7] => y_in[7].IN1
y_in[8] => y_in[8].IN1
y_in[9] => y_in[9].IN1
y_in[10] => y_in[10].IN1
colour_in[0] => colour_in[0].IN1
colour_in[1] => colour_in[1].IN1
colour_in[2] => colour_in[2].IN1
x_out[0] <= drawable:p0.x_out
x_out[1] <= drawable:p0.x_out
x_out[2] <= drawable:p0.x_out
x_out[3] <= drawable:p0.x_out
x_out[4] <= drawable:p0.x_out
x_out[5] <= drawable:p0.x_out
x_out[6] <= drawable:p0.x_out
x_out[7] <= drawable:p0.x_out
x_out[8] <= drawable:p0.x_out
x_out[9] <= drawable:p0.x_out
x_out[10] <= drawable:p0.x_out
y_out[0] <= drawable:p0.y_out
y_out[1] <= drawable:p0.y_out
y_out[2] <= drawable:p0.y_out
y_out[3] <= drawable:p0.y_out
y_out[4] <= drawable:p0.y_out
y_out[5] <= drawable:p0.y_out
y_out[6] <= drawable:p0.y_out
y_out[7] <= drawable:p0.y_out
y_out[8] <= drawable:p0.y_out
y_out[9] <= drawable:p0.y_out
y_out[10] <= drawable:p0.y_out
colour_out[0] <= drawable:p0.colour_out
colour_out[1] <= drawable:p0.colour_out
colour_out[2] <= drawable:p0.colour_out
enable => enable.IN1
enable_fcounter => enable_fcounter.IN1
enable_update => enable_update.IN1
y_count_done <= drawable:p0.y_count_done
p1_x[0] => p1_x[0].IN1
p1_x[1] => p1_x[1].IN1
p1_x[2] => p1_x[2].IN1
p1_x[3] => p1_x[3].IN1
p1_x[4] => p1_x[4].IN1
p1_x[5] => p1_x[5].IN1
p1_x[6] => p1_x[6].IN1
p1_x[7] => p1_x[7].IN1
p1_x[8] => p1_x[8].IN1
p1_x[9] => p1_x[9].IN1
p1_x[10] => p1_x[10].IN1
p1_y[0] => p1_y[0].IN1
p1_y[1] => p1_y[1].IN1
p1_y[2] => p1_y[2].IN1
p1_y[3] => p1_y[3].IN1
p1_y[4] => p1_y[4].IN1
p1_y[5] => p1_y[5].IN1
p1_y[6] => p1_y[6].IN1
p1_y[7] => p1_y[7].IN1
p1_y[8] => p1_y[8].IN1
p1_y[9] => p1_y[9].IN1
p1_y[10] => p1_y[10].IN1
p2_x[0] => p2_x[0].IN1
p2_x[1] => p2_x[1].IN1
p2_x[2] => p2_x[2].IN1
p2_x[3] => p2_x[3].IN1
p2_x[4] => p2_x[4].IN1
p2_x[5] => p2_x[5].IN1
p2_x[6] => p2_x[6].IN1
p2_x[7] => p2_x[7].IN1
p2_x[8] => p2_x[8].IN1
p2_x[9] => p2_x[9].IN1
p2_x[10] => p2_x[10].IN1
p2_y[0] => p2_y[0].IN1
p2_y[1] => p2_y[1].IN1
p2_y[2] => p2_y[2].IN1
p2_y[3] => p2_y[3].IN1
p2_y[4] => p2_y[4].IN1
p2_y[5] => p2_y[5].IN1
p2_y[6] => p2_y[6].IN1
p2_y[7] => p2_y[7].IN1
p2_y[8] => p2_y[8].IN1
p2_y[9] => p2_y[9].IN1
p2_y[10] => p2_y[10].IN1
p1_goal <= collision2:col.p1_goal
p2_goal <= collision2:col.p2_goal


|milestone2_ball|paddle_sim:po|ball:b0|collision2:col
clock => p2_goal~reg0.CLK
clock => p1_goal~reg0.CLK
clock => vertical.CLK
clock => horizontal.CLK
clock => y_ball_inside[0].CLK
clock => y_ball_inside[1].CLK
clock => y_ball_inside[2].CLK
clock => y_ball_inside[3].CLK
clock => y_ball_inside[4].CLK
clock => y_ball_inside[5].CLK
clock => y_ball_inside[6].CLK
clock => y_ball_inside[7].CLK
clock => y_ball_inside[8].CLK
clock => y_ball_inside[9].CLK
clock => y_ball_inside[10].CLK
clock => x_ball_inside[0].CLK
clock => x_ball_inside[1].CLK
clock => x_ball_inside[2].CLK
clock => x_ball_inside[3].CLK
clock => x_ball_inside[4].CLK
clock => x_ball_inside[5].CLK
clock => x_ball_inside[6].CLK
clock => x_ball_inside[7].CLK
clock => x_ball_inside[8].CLK
clock => x_ball_inside[9].CLK
clock => x_ball_inside[10].CLK
enable => vertical.OUTPUTSELECT
enable => p2_goal.OUTPUTSELECT
enable => p1_goal.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => y_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => x_ball_inside.OUTPUTSELECT
enable => horizontal.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => x_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => y_ball_inside.OUTPUTSELECT
reset_n => vertical.OUTPUTSELECT
reset_n => p1_goal.OUTPUTSELECT
reset_n => p2_goal.OUTPUTSELECT
reset_n => horizontal.OUTPUTSELECT
x_ball[0] => x_ball_inside.DATAB
x_ball[1] => x_ball_inside.DATAB
x_ball[2] => x_ball_inside.DATAB
x_ball[3] => x_ball_inside.DATAB
x_ball[4] => x_ball_inside.DATAB
x_ball[5] => x_ball_inside.DATAB
x_ball[6] => x_ball_inside.DATAB
x_ball[7] => x_ball_inside.DATAB
x_ball[8] => x_ball_inside.DATAB
x_ball[9] => x_ball_inside.DATAB
x_ball[10] => x_ball_inside.DATAB
y_ball[0] => y_ball_inside.DATAB
y_ball[1] => y_ball_inside.DATAB
y_ball[2] => y_ball_inside.DATAB
y_ball[3] => y_ball_inside.DATAB
y_ball[4] => y_ball_inside.DATAB
y_ball[5] => y_ball_inside.DATAB
y_ball[6] => y_ball_inside.DATAB
y_ball[7] => y_ball_inside.DATAB
y_ball[8] => y_ball_inside.DATAB
y_ball[9] => y_ball_inside.DATAB
y_ball[10] => y_ball_inside.DATAB
x_paddle1[0] => Equal3.IN62
x_paddle1[0] => Equal4.IN52
x_paddle1[1] => Equal3.IN61
x_paddle1[1] => Equal4.IN51
x_paddle1[2] => Equal3.IN60
x_paddle1[2] => Add0.IN18
x_paddle1[3] => Equal3.IN59
x_paddle1[3] => Add0.IN17
x_paddle1[4] => Equal3.IN58
x_paddle1[4] => Add0.IN16
x_paddle1[5] => Equal3.IN57
x_paddle1[5] => Add0.IN15
x_paddle1[6] => Equal3.IN56
x_paddle1[6] => Add0.IN14
x_paddle1[7] => Equal3.IN55
x_paddle1[7] => Add0.IN13
x_paddle1[8] => Equal3.IN54
x_paddle1[8] => Add0.IN12
x_paddle1[9] => Equal3.IN53
x_paddle1[9] => Add0.IN11
x_paddle1[10] => Equal3.IN52
x_paddle1[10] => Add0.IN10
y_paddle1[0] => LessThan0.IN11
y_paddle1[0] => LessThan1.IN13
y_paddle1[1] => LessThan0.IN10
y_paddle1[1] => LessThan1.IN12
y_paddle1[2] => LessThan0.IN9
y_paddle1[2] => Add1.IN18
y_paddle1[3] => LessThan0.IN8
y_paddle1[3] => Add1.IN17
y_paddle1[4] => LessThan0.IN7
y_paddle1[4] => Add1.IN16
y_paddle1[5] => LessThan0.IN6
y_paddle1[5] => Add1.IN15
y_paddle1[6] => LessThan0.IN5
y_paddle1[6] => Add1.IN14
y_paddle1[7] => LessThan0.IN4
y_paddle1[7] => Add1.IN13
y_paddle1[8] => LessThan0.IN3
y_paddle1[8] => Add1.IN12
y_paddle1[9] => LessThan0.IN2
y_paddle1[9] => Add1.IN11
y_paddle1[10] => LessThan0.IN1
y_paddle1[10] => Add1.IN10
x_paddle2[0] => Equal5.IN62
x_paddle2[0] => Equal6.IN52
x_paddle2[1] => Equal5.IN61
x_paddle2[1] => Equal6.IN51
x_paddle2[2] => Equal5.IN60
x_paddle2[2] => Add2.IN18
x_paddle2[3] => Equal5.IN59
x_paddle2[3] => Add2.IN17
x_paddle2[4] => Equal5.IN58
x_paddle2[4] => Add2.IN16
x_paddle2[5] => Equal5.IN57
x_paddle2[5] => Add2.IN15
x_paddle2[6] => Equal5.IN56
x_paddle2[6] => Add2.IN14
x_paddle2[7] => Equal5.IN55
x_paddle2[7] => Add2.IN13
x_paddle2[8] => Equal5.IN54
x_paddle2[8] => Add2.IN12
x_paddle2[9] => Equal5.IN53
x_paddle2[9] => Add2.IN11
x_paddle2[10] => Equal5.IN52
x_paddle2[10] => Add2.IN10
y_paddle2[0] => LessThan2.IN11
y_paddle2[0] => LessThan3.IN13
y_paddle2[1] => LessThan2.IN10
y_paddle2[1] => LessThan3.IN12
y_paddle2[2] => LessThan2.IN9
y_paddle2[2] => Add3.IN18
y_paddle2[3] => LessThan2.IN8
y_paddle2[3] => Add3.IN17
y_paddle2[4] => LessThan2.IN7
y_paddle2[4] => Add3.IN16
y_paddle2[5] => LessThan2.IN6
y_paddle2[5] => Add3.IN15
y_paddle2[6] => LessThan2.IN5
y_paddle2[6] => Add3.IN14
y_paddle2[7] => LessThan2.IN4
y_paddle2[7] => Add3.IN13
y_paddle2[8] => LessThan2.IN3
y_paddle2[8] => Add3.IN12
y_paddle2[9] => LessThan2.IN2
y_paddle2[9] => Add3.IN11
y_paddle2[10] => LessThan2.IN1
y_paddle2[10] => Add3.IN10
x_ball_out[0] <= x_ball_inside[0].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[1] <= x_ball_inside[1].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[2] <= x_ball_inside[2].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[3] <= x_ball_inside[3].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[4] <= x_ball_inside[4].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[5] <= x_ball_inside[5].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[6] <= x_ball_inside[6].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[7] <= x_ball_inside[7].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[8] <= x_ball_inside[8].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[9] <= x_ball_inside[9].DB_MAX_OUTPUT_PORT_TYPE
x_ball_out[10] <= x_ball_inside[10].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[0] <= y_ball_inside[0].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[1] <= y_ball_inside[1].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[2] <= y_ball_inside[2].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[3] <= y_ball_inside[3].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[4] <= y_ball_inside[4].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[5] <= y_ball_inside[5].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[6] <= y_ball_inside[6].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[7] <= y_ball_inside[7].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[8] <= y_ball_inside[8].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[9] <= y_ball_inside[9].DB_MAX_OUTPUT_PORT_TYPE
y_ball_out[10] <= y_ball_inside[10].DB_MAX_OUTPUT_PORT_TYPE
p1_goal <= p1_goal~reg0.DB_MAX_OUTPUT_PORT_TYPE
p2_goal <= p2_goal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|ball:b0|drawable:p0
clock => y_count_done~reg0.CLK
clock => y_count[0].CLK
clock => y_count[1].CLK
clock => y_count[2].CLK
clock => y_count[3].CLK
clock => y_count[4].CLK
clock => y_count[5].CLK
clock => y_count[6].CLK
clock => y_count[7].CLK
clock => y_count[8].CLK
clock => y_count[9].CLK
clock => y_count[10].CLK
clock => x_count[0].CLK
clock => x_count[1].CLK
clock => x_count[2].CLK
clock => x_count[3].CLK
clock => x_count[4].CLK
clock => x_count[5].CLK
clock => x_count[6].CLK
clock => x_count[7].CLK
clock => x_count[8].CLK
clock => x_count[9].CLK
clock => x_count[10].CLK
enable => y_count_done.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count_done.OUTPUTSELECT
height[0] => Equal1.IN10
height[1] => Equal1.IN9
height[2] => Equal1.IN8
height[3] => Equal1.IN7
height[4] => Equal1.IN6
height[5] => Equal1.IN5
height[6] => Equal1.IN4
height[7] => Equal1.IN3
height[8] => Equal1.IN2
height[9] => Equal1.IN1
height[10] => Equal1.IN0
width[0] => Equal0.IN10
width[1] => Equal0.IN9
width[2] => Equal0.IN8
width[3] => Equal0.IN7
width[4] => Equal0.IN6
width[5] => Equal0.IN5
width[6] => Equal0.IN4
width[7] => Equal0.IN3
width[8] => Equal0.IN2
width[9] => Equal0.IN1
width[10] => Equal0.IN0
x_pos[0] => Add2.IN22
x_pos[1] => Add2.IN21
x_pos[2] => Add2.IN20
x_pos[3] => Add2.IN19
x_pos[4] => Add2.IN18
x_pos[5] => Add2.IN17
x_pos[6] => Add2.IN16
x_pos[7] => Add2.IN15
x_pos[8] => Add2.IN14
x_pos[9] => Add2.IN13
x_pos[10] => Add2.IN12
y_pos[0] => Add3.IN22
y_pos[1] => Add3.IN21
y_pos[2] => Add3.IN20
y_pos[3] => Add3.IN19
y_pos[4] => Add3.IN18
y_pos[5] => Add3.IN17
y_pos[6] => Add3.IN16
y_pos[7] => Add3.IN15
y_pos[8] => Add3.IN14
y_pos[9] => Add3.IN13
y_pos[10] => Add3.IN12
colour[0] => colour_out[0].DATAIN
colour[1] => colour_out[1].DATAIN
colour[2] => colour_out[2].DATAIN
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour[0].DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour[1].DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour[2].DB_MAX_OUTPUT_PORT_TYPE
enable_fcounter => always0.IN1
y_count_done <= y_count_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|paddletest:p1
clock => clock.IN2
reset_n => reset_n.IN2
x_in[0] => x_in[0].IN1
x_in[1] => x_in[1].IN1
x_in[2] => x_in[2].IN1
x_in[3] => x_in[3].IN1
x_in[4] => x_in[4].IN1
x_in[5] => x_in[5].IN1
x_in[6] => x_in[6].IN1
x_in[7] => x_in[7].IN1
x_in[8] => x_in[8].IN1
x_in[9] => x_in[9].IN1
x_in[10] => x_in[10].IN1
y_in[0] => y_in[0].IN1
y_in[1] => y_in[1].IN1
y_in[2] => y_in[2].IN1
y_in[3] => y_in[3].IN1
y_in[4] => y_in[4].IN1
y_in[5] => y_in[5].IN1
y_in[6] => y_in[6].IN1
y_in[7] => y_in[7].IN1
y_in[8] => y_in[8].IN1
y_in[9] => y_in[9].IN1
y_in[10] => y_in[10].IN1
colour_in[0] => colour_in[0].IN1
colour_in[1] => colour_in[1].IN1
colour_in[2] => colour_in[2].IN1
x_out[0] <= drawable:p0.x_out
x_out[1] <= drawable:p0.x_out
x_out[2] <= drawable:p0.x_out
x_out[3] <= drawable:p0.x_out
x_out[4] <= drawable:p0.x_out
x_out[5] <= drawable:p0.x_out
x_out[6] <= drawable:p0.x_out
x_out[7] <= drawable:p0.x_out
x_out[8] <= drawable:p0.x_out
x_out[9] <= drawable:p0.x_out
x_out[10] <= drawable:p0.x_out
y_out[0] <= drawable:p0.y_out
y_out[1] <= drawable:p0.y_out
y_out[2] <= drawable:p0.y_out
y_out[3] <= drawable:p0.y_out
y_out[4] <= drawable:p0.y_out
y_out[5] <= drawable:p0.y_out
y_out[6] <= drawable:p0.y_out
y_out[7] <= drawable:p0.y_out
y_out[8] <= drawable:p0.y_out
y_out[9] <= drawable:p0.y_out
y_out[10] <= drawable:p0.y_out
colour_out[0] <= drawable:p0.colour_out
colour_out[1] <= drawable:p0.colour_out
colour_out[2] <= drawable:p0.colour_out
enable_up => enable_up.IN1
enable_down => enable_down.IN1
enable_left => enable_left.IN1
enable_right => enable_right.IN1
enable => enable.IN1
enable_fcounter => enable_fcounter.IN1
enable_update => enable_update.IN1
y_count_done <= drawable:p0.y_count_done


|milestone2_ball|paddle_sim:po|paddletest:p1|movement:m0
clock => y_pos[0].CLK
clock => y_pos[1].CLK
clock => y_pos[2].CLK
clock => y_pos[3].CLK
clock => y_pos[4].CLK
clock => y_pos[5].CLK
clock => y_pos[6].CLK
clock => y_pos[7].CLK
clock => y_pos[8].CLK
clock => y_pos[9].CLK
clock => y_pos[10].CLK
clock => x_pos[0].CLK
clock => x_pos[1].CLK
clock => x_pos[2].CLK
clock => x_pos[3].CLK
clock => x_pos[4].CLK
clock => x_pos[5].CLK
clock => x_pos[6].CLK
clock => x_pos[7].CLK
clock => x_pos[8].CLK
clock => x_pos[9].CLK
clock => x_pos[10].CLK
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
enable_up => always0.IN1
enable_down => always0.IN1
enable_left => always0.IN1
enable_right => always0.IN1
x_pos_in[0] => x_pos.DATAB
x_pos_in[1] => x_pos.DATAB
x_pos_in[2] => x_pos.DATAB
x_pos_in[3] => x_pos.DATAB
x_pos_in[4] => x_pos.DATAB
x_pos_in[5] => x_pos.DATAB
x_pos_in[6] => x_pos.DATAB
x_pos_in[7] => x_pos.DATAB
x_pos_in[8] => x_pos.DATAB
x_pos_in[9] => x_pos.DATAB
x_pos_in[10] => x_pos.DATAB
y_pos_in[0] => y_pos.DATAB
y_pos_in[1] => y_pos.DATAB
y_pos_in[2] => y_pos.DATAB
y_pos_in[3] => y_pos.DATAB
y_pos_in[4] => y_pos.DATAB
y_pos_in[5] => y_pos.DATAB
y_pos_in[6] => y_pos.DATAB
y_pos_in[7] => y_pos.DATAB
y_pos_in[8] => y_pos.DATAB
y_pos_in[9] => y_pos.DATAB
y_pos_in[10] => y_pos.DATAB
x_pos_out[0] <= x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[1] <= x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[2] <= x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[3] <= x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[4] <= x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[5] <= x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[6] <= x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[7] <= x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[8] <= x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[9] <= x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[10] <= x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[0] <= y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[1] <= y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[2] <= y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[3] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[4] <= y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[5] <= y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[6] <= y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[7] <= y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[8] <= y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[9] <= y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[10] <= y_pos[10].DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|paddletest:p1|drawable:p0
clock => y_count_done~reg0.CLK
clock => y_count[0].CLK
clock => y_count[1].CLK
clock => y_count[2].CLK
clock => y_count[3].CLK
clock => y_count[4].CLK
clock => y_count[5].CLK
clock => y_count[6].CLK
clock => y_count[7].CLK
clock => y_count[8].CLK
clock => y_count[9].CLK
clock => y_count[10].CLK
clock => x_count[0].CLK
clock => x_count[1].CLK
clock => x_count[2].CLK
clock => x_count[3].CLK
clock => x_count[4].CLK
clock => x_count[5].CLK
clock => x_count[6].CLK
clock => x_count[7].CLK
clock => x_count[8].CLK
clock => x_count[9].CLK
clock => x_count[10].CLK
enable => y_count_done.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count_done.OUTPUTSELECT
height[0] => Equal1.IN10
height[1] => Equal1.IN9
height[2] => Equal1.IN8
height[3] => Equal1.IN7
height[4] => Equal1.IN6
height[5] => Equal1.IN5
height[6] => Equal1.IN4
height[7] => Equal1.IN3
height[8] => Equal1.IN2
height[9] => Equal1.IN1
height[10] => Equal1.IN0
width[0] => Equal0.IN10
width[1] => Equal0.IN9
width[2] => Equal0.IN8
width[3] => Equal0.IN7
width[4] => Equal0.IN6
width[5] => Equal0.IN5
width[6] => Equal0.IN4
width[7] => Equal0.IN3
width[8] => Equal0.IN2
width[9] => Equal0.IN1
width[10] => Equal0.IN0
x_pos[0] => Add2.IN22
x_pos[1] => Add2.IN21
x_pos[2] => Add2.IN20
x_pos[3] => Add2.IN19
x_pos[4] => Add2.IN18
x_pos[5] => Add2.IN17
x_pos[6] => Add2.IN16
x_pos[7] => Add2.IN15
x_pos[8] => Add2.IN14
x_pos[9] => Add2.IN13
x_pos[10] => Add2.IN12
y_pos[0] => Add3.IN22
y_pos[1] => Add3.IN21
y_pos[2] => Add3.IN20
y_pos[3] => Add3.IN19
y_pos[4] => Add3.IN18
y_pos[5] => Add3.IN17
y_pos[6] => Add3.IN16
y_pos[7] => Add3.IN15
y_pos[8] => Add3.IN14
y_pos[9] => Add3.IN13
y_pos[10] => Add3.IN12
colour[0] => colour_out[0].DATAIN
colour[1] => colour_out[1].DATAIN
colour[2] => colour_out[2].DATAIN
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour[0].DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour[1].DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour[2].DB_MAX_OUTPUT_PORT_TYPE
enable_fcounter => always0.IN1
y_count_done <= y_count_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|paddletest:p2
clock => clock.IN2
reset_n => reset_n.IN2
x_in[0] => x_in[0].IN1
x_in[1] => x_in[1].IN1
x_in[2] => x_in[2].IN1
x_in[3] => x_in[3].IN1
x_in[4] => x_in[4].IN1
x_in[5] => x_in[5].IN1
x_in[6] => x_in[6].IN1
x_in[7] => x_in[7].IN1
x_in[8] => x_in[8].IN1
x_in[9] => x_in[9].IN1
x_in[10] => x_in[10].IN1
y_in[0] => y_in[0].IN1
y_in[1] => y_in[1].IN1
y_in[2] => y_in[2].IN1
y_in[3] => y_in[3].IN1
y_in[4] => y_in[4].IN1
y_in[5] => y_in[5].IN1
y_in[6] => y_in[6].IN1
y_in[7] => y_in[7].IN1
y_in[8] => y_in[8].IN1
y_in[9] => y_in[9].IN1
y_in[10] => y_in[10].IN1
colour_in[0] => colour_in[0].IN1
colour_in[1] => colour_in[1].IN1
colour_in[2] => colour_in[2].IN1
x_out[0] <= drawable:p0.x_out
x_out[1] <= drawable:p0.x_out
x_out[2] <= drawable:p0.x_out
x_out[3] <= drawable:p0.x_out
x_out[4] <= drawable:p0.x_out
x_out[5] <= drawable:p0.x_out
x_out[6] <= drawable:p0.x_out
x_out[7] <= drawable:p0.x_out
x_out[8] <= drawable:p0.x_out
x_out[9] <= drawable:p0.x_out
x_out[10] <= drawable:p0.x_out
y_out[0] <= drawable:p0.y_out
y_out[1] <= drawable:p0.y_out
y_out[2] <= drawable:p0.y_out
y_out[3] <= drawable:p0.y_out
y_out[4] <= drawable:p0.y_out
y_out[5] <= drawable:p0.y_out
y_out[6] <= drawable:p0.y_out
y_out[7] <= drawable:p0.y_out
y_out[8] <= drawable:p0.y_out
y_out[9] <= drawable:p0.y_out
y_out[10] <= drawable:p0.y_out
colour_out[0] <= drawable:p0.colour_out
colour_out[1] <= drawable:p0.colour_out
colour_out[2] <= drawable:p0.colour_out
enable_up => enable_up.IN1
enable_down => enable_down.IN1
enable_left => enable_left.IN1
enable_right => enable_right.IN1
enable => enable.IN1
enable_fcounter => enable_fcounter.IN1
enable_update => enable_update.IN1
y_count_done <= drawable:p0.y_count_done


|milestone2_ball|paddle_sim:po|paddletest:p2|movement:m0
clock => y_pos[0].CLK
clock => y_pos[1].CLK
clock => y_pos[2].CLK
clock => y_pos[3].CLK
clock => y_pos[4].CLK
clock => y_pos[5].CLK
clock => y_pos[6].CLK
clock => y_pos[7].CLK
clock => y_pos[8].CLK
clock => y_pos[9].CLK
clock => y_pos[10].CLK
clock => x_pos[0].CLK
clock => x_pos[1].CLK
clock => x_pos[2].CLK
clock => x_pos[3].CLK
clock => x_pos[4].CLK
clock => x_pos[5].CLK
clock => x_pos[6].CLK
clock => x_pos[7].CLK
clock => x_pos[8].CLK
clock => x_pos[9].CLK
clock => x_pos[10].CLK
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => y_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
enable_update => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => x_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
reset_n => y_pos.OUTPUTSELECT
enable_up => always0.IN1
enable_down => always0.IN1
enable_left => always0.IN1
enable_right => always0.IN1
x_pos_in[0] => x_pos.DATAB
x_pos_in[1] => x_pos.DATAB
x_pos_in[2] => x_pos.DATAB
x_pos_in[3] => x_pos.DATAB
x_pos_in[4] => x_pos.DATAB
x_pos_in[5] => x_pos.DATAB
x_pos_in[6] => x_pos.DATAB
x_pos_in[7] => x_pos.DATAB
x_pos_in[8] => x_pos.DATAB
x_pos_in[9] => x_pos.DATAB
x_pos_in[10] => x_pos.DATAB
y_pos_in[0] => y_pos.DATAB
y_pos_in[1] => y_pos.DATAB
y_pos_in[2] => y_pos.DATAB
y_pos_in[3] => y_pos.DATAB
y_pos_in[4] => y_pos.DATAB
y_pos_in[5] => y_pos.DATAB
y_pos_in[6] => y_pos.DATAB
y_pos_in[7] => y_pos.DATAB
y_pos_in[8] => y_pos.DATAB
y_pos_in[9] => y_pos.DATAB
y_pos_in[10] => y_pos.DATAB
x_pos_out[0] <= x_pos[0].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[1] <= x_pos[1].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[2] <= x_pos[2].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[3] <= x_pos[3].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[4] <= x_pos[4].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[5] <= x_pos[5].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[6] <= x_pos[6].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[7] <= x_pos[7].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[8] <= x_pos[8].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[9] <= x_pos[9].DB_MAX_OUTPUT_PORT_TYPE
x_pos_out[10] <= x_pos[10].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[0] <= y_pos[0].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[1] <= y_pos[1].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[2] <= y_pos[2].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[3] <= y_pos[3].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[4] <= y_pos[4].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[5] <= y_pos[5].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[6] <= y_pos[6].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[7] <= y_pos[7].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[8] <= y_pos[8].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[9] <= y_pos[9].DB_MAX_OUTPUT_PORT_TYPE
y_pos_out[10] <= y_pos[10].DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|paddletest:p2|drawable:p0
clock => y_count_done~reg0.CLK
clock => y_count[0].CLK
clock => y_count[1].CLK
clock => y_count[2].CLK
clock => y_count[3].CLK
clock => y_count[4].CLK
clock => y_count[5].CLK
clock => y_count[6].CLK
clock => y_count[7].CLK
clock => y_count[8].CLK
clock => y_count[9].CLK
clock => y_count[10].CLK
clock => x_count[0].CLK
clock => x_count[1].CLK
clock => x_count[2].CLK
clock => x_count[3].CLK
clock => x_count[4].CLK
clock => x_count[5].CLK
clock => x_count[6].CLK
clock => x_count[7].CLK
clock => x_count[8].CLK
clock => x_count[9].CLK
clock => x_count[10].CLK
enable => y_count_done.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => y_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
enable => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => x_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count.OUTPUTSELECT
reset_n => y_count_done.OUTPUTSELECT
height[0] => Equal1.IN10
height[1] => Equal1.IN9
height[2] => Equal1.IN8
height[3] => Equal1.IN7
height[4] => Equal1.IN6
height[5] => Equal1.IN5
height[6] => Equal1.IN4
height[7] => Equal1.IN3
height[8] => Equal1.IN2
height[9] => Equal1.IN1
height[10] => Equal1.IN0
width[0] => Equal0.IN10
width[1] => Equal0.IN9
width[2] => Equal0.IN8
width[3] => Equal0.IN7
width[4] => Equal0.IN6
width[5] => Equal0.IN5
width[6] => Equal0.IN4
width[7] => Equal0.IN3
width[8] => Equal0.IN2
width[9] => Equal0.IN1
width[10] => Equal0.IN0
x_pos[0] => Add2.IN22
x_pos[1] => Add2.IN21
x_pos[2] => Add2.IN20
x_pos[3] => Add2.IN19
x_pos[4] => Add2.IN18
x_pos[5] => Add2.IN17
x_pos[6] => Add2.IN16
x_pos[7] => Add2.IN15
x_pos[8] => Add2.IN14
x_pos[9] => Add2.IN13
x_pos[10] => Add2.IN12
y_pos[0] => Add3.IN22
y_pos[1] => Add3.IN21
y_pos[2] => Add3.IN20
y_pos[3] => Add3.IN19
y_pos[4] => Add3.IN18
y_pos[5] => Add3.IN17
y_pos[6] => Add3.IN16
y_pos[7] => Add3.IN15
y_pos[8] => Add3.IN14
y_pos[9] => Add3.IN13
y_pos[10] => Add3.IN12
colour[0] => colour_out[0].DATAIN
colour[1] => colour_out[1].DATAIN
colour[2] => colour_out[2].DATAIN
x_out[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
x_out[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
y_out[0] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[1] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[2] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[3] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[4] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[5] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[6] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[7] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[8] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[9] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
y_out[10] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
colour_out[0] <= colour[0].DB_MAX_OUTPUT_PORT_TYPE
colour_out[1] <= colour[1].DB_MAX_OUTPUT_PORT_TYPE
colour_out[2] <= colour[2].DB_MAX_OUTPUT_PORT_TYPE
enable_fcounter => always0.IN1
y_count_done <= y_count_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|paddle_animation:pa
clock => curr_state~1.DATAIN
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
reset_n => curr_state.OUTPUTSELECT
colour[0] <= always1.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= always1.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour.DB_MAX_OUTPUT_PORT_TYPE
reset_fsm <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
go => Selector0.IN3
go => next_state.START.DATAB
p1_enDraw <= p1_enDraw.DB_MAX_OUTPUT_PORT_TYPE
p2_enDraw <= p2_enDraw.DB_MAX_OUTPUT_PORT_TYPE
ball_enDraw <= ball_enDraw.DB_MAX_OUTPUT_PORT_TYPE
bounds_enDraw <= always1.DB_MAX_OUTPUT_PORT_TYPE
clear_enDraw <= clear_enDraw.DB_MAX_OUTPUT_PORT_TYPE
p1_finYcount => Selector2.IN3
p1_finYcount => Selector6.IN3
p1_finYcount => Selector1.IN2
p1_finYcount => Selector5.IN1
p2_finYcount => Selector3.IN3
p2_finYcount => Selector7.IN3
p2_finYcount => Selector2.IN1
p2_finYcount => Selector6.IN1
ball_finYcount => Selector4.IN3
ball_finYcount => next_state.UPDATE.DATAB
ball_finYcount => Selector3.IN1
ball_finYcount => Selector7.IN1
bounds_finYcount => Selector8.IN5
bounds_finYcount => Selector0.IN1
clear_finYcount => Selector1.IN4
clear_finYcount => Selector8.IN2
enable_framecounter <= always1.DB_MAX_OUTPUT_PORT_TYPE
erase_start => Selector5.IN3
erase_start => Selector4.IN1
clear_framecounter <= always1.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
enable_update <= always1.DB_MAX_OUTPUT_PORT_TYPE
game_end_out <= game_end_out.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_x[0] <= <GND>
ball_spawn_x[1] <= <GND>
ball_spawn_x[2] <= ball_spawn_x[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_x[3] <= ball_spawn_x[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_x[4] <= <GND>
ball_spawn_x[5] <= ball_spawn_x[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_x[6] <= <GND>
ball_spawn_x[7] <= ball_spawn_x[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_x[8] <= ball_spawn_x[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_x[9] <= <GND>
ball_spawn_x[10] <= <GND>
ball_spawn_y[0] <= <GND>
ball_spawn_y[1] <= ball_spawn_y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_y[2] <= ball_spawn_y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_y[3] <= <VCC>
ball_spawn_y[4] <= ball_spawn_y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
ball_spawn_y[5] <= <VCC>
ball_spawn_y[6] <= <VCC>
ball_spawn_y[7] <= <GND>
ball_spawn_y[8] <= <GND>
ball_spawn_y[9] <= <GND>
ball_spawn_y[10] <= <GND>
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.OUTPUTSELECT
p1_score => curr_state.DATAA
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.OUTPUTSELECT
p2_score => curr_state.DATAA
enable_timer <= enable_timer$latch.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|timer:t0
clock => clock.IN1
enable_timer => enable_timer.IN1
reset_n => reset_n.IN1
digit_1[0] <= digit_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[1] <= digit_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[2] <= digit_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[3] <= digit_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[0] <= digit_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[1] <= digit_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[2] <= digit_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[3] <= digit_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
game_end <= game_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|paddle_sim:po|timer:t0|ratedivider:r1
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
load[0] => q.DATAB
load[0] => q.DATAB
load[1] => q.DATAB
load[1] => q.DATAB
load[2] => q.DATAB
load[2] => q.DATAB
load[3] => q.DATAB
load[3] => q.DATAB
load[4] => q.DATAB
load[4] => q.DATAB
load[5] => q.DATAB
load[5] => q.DATAB
load[6] => q.DATAB
load[6] => q.DATAB
load[7] => q.DATAB
load[7] => q.DATAB
load[8] => q.DATAB
load[8] => q.DATAB
load[9] => q.DATAB
load[9] => q.DATAB
load[10] => q.DATAB
load[10] => q.DATAB
load[11] => q.DATAB
load[11] => q.DATAB
load[12] => q.DATAB
load[12] => q.DATAB
load[13] => q.DATAB
load[13] => q.DATAB
load[14] => q.DATAB
load[14] => q.DATAB
load[15] => q.DATAB
load[15] => q.DATAB
load[16] => q.DATAB
load[16] => q.DATAB
load[17] => q.DATAB
load[17] => q.DATAB
load[18] => q.DATAB
load[18] => q.DATAB
load[19] => q.DATAB
load[19] => q.DATAB
load[20] => q.DATAB
load[20] => q.DATAB
load[21] => q.DATAB
load[21] => q.DATAB
load[22] => q.DATAB
load[22] => q.DATAB
load[23] => q.DATAB
load[23] => q.DATAB
load[24] => q.DATAB
load[24] => q.DATAB
load[25] => q.DATAB
load[25] => q.DATAB
load[26] => q.DATAB
load[26] => q.DATAB
load[27] => q.DATAB
load[27] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clock => q[25]~reg0.CLK
clock => q[26]~reg0.CLK
clock => q[27]~reg0.CLK
reset_n => always0.IN0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_sig => always0.IN1


|milestone2_ball|paddle_sim:po|frame_counter:f1
clear_sig => clear_sig.IN2
clock => clock.IN2
resetn => resetn.IN2
signal_out <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
enable => enable.IN1


|milestone2_ball|paddle_sim:po|frame_counter:f1|ratedivider:r1
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
load[0] => q.DATAB
load[0] => q.DATAB
load[1] => q.DATAB
load[1] => q.DATAB
load[2] => q.DATAB
load[2] => q.DATAB
load[3] => q.DATAB
load[3] => q.DATAB
load[4] => q.DATAB
load[4] => q.DATAB
load[5] => q.DATAB
load[5] => q.DATAB
load[6] => q.DATAB
load[6] => q.DATAB
load[7] => q.DATAB
load[7] => q.DATAB
load[8] => q.DATAB
load[8] => q.DATAB
load[9] => q.DATAB
load[9] => q.DATAB
load[10] => q.DATAB
load[10] => q.DATAB
load[11] => q.DATAB
load[11] => q.DATAB
load[12] => q.DATAB
load[12] => q.DATAB
load[13] => q.DATAB
load[13] => q.DATAB
load[14] => q.DATAB
load[14] => q.DATAB
load[15] => q.DATAB
load[15] => q.DATAB
load[16] => q.DATAB
load[16] => q.DATAB
load[17] => q.DATAB
load[17] => q.DATAB
load[18] => q.DATAB
load[18] => q.DATAB
load[19] => q.DATAB
load[19] => q.DATAB
load[20] => q.DATAB
load[20] => q.DATAB
load[21] => q.DATAB
load[21] => q.DATAB
load[22] => q.DATAB
load[22] => q.DATAB
load[23] => q.DATAB
load[23] => q.DATAB
load[24] => q.DATAB
load[24] => q.DATAB
load[25] => q.DATAB
load[25] => q.DATAB
load[26] => q.DATAB
load[26] => q.DATAB
load[27] => q.DATAB
load[27] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clock => q[25]~reg0.CLK
clock => q[26]~reg0.CLK
clock => q[27]~reg0.CLK
reset_n => always0.IN0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_sig => always0.IN1


|milestone2_ball|paddle_sim:po|frame_counter:f1|ratedivider:r2
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
load[0] => q.DATAB
load[0] => q.DATAB
load[1] => q.DATAB
load[1] => q.DATAB
load[2] => q.DATAB
load[2] => q.DATAB
load[3] => q.DATAB
load[3] => q.DATAB
load[4] => q.DATAB
load[4] => q.DATAB
load[5] => q.DATAB
load[5] => q.DATAB
load[6] => q.DATAB
load[6] => q.DATAB
load[7] => q.DATAB
load[7] => q.DATAB
load[8] => q.DATAB
load[8] => q.DATAB
load[9] => q.DATAB
load[9] => q.DATAB
load[10] => q.DATAB
load[10] => q.DATAB
load[11] => q.DATAB
load[11] => q.DATAB
load[12] => q.DATAB
load[12] => q.DATAB
load[13] => q.DATAB
load[13] => q.DATAB
load[14] => q.DATAB
load[14] => q.DATAB
load[15] => q.DATAB
load[15] => q.DATAB
load[16] => q.DATAB
load[16] => q.DATAB
load[17] => q.DATAB
load[17] => q.DATAB
load[18] => q.DATAB
load[18] => q.DATAB
load[19] => q.DATAB
load[19] => q.DATAB
load[20] => q.DATAB
load[20] => q.DATAB
load[21] => q.DATAB
load[21] => q.DATAB
load[22] => q.DATAB
load[22] => q.DATAB
load[23] => q.DATAB
load[23] => q.DATAB
load[24] => q.DATAB
load[24] => q.DATAB
load[25] => q.DATAB
load[25] => q.DATAB
load[26] => q.DATAB
load[26] => q.DATAB
load[27] => q.DATAB
load[27] => q.DATAB
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clock => q[25]~reg0.CLK
clock => q[26]~reg0.CLK
clock => q[27]~reg0.CLK
reset_n => always0.IN0
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clear_sig => always0.IN1


|milestone2_ball|hex_decoder:h0
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|hex_decoder:h1
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|hex_decoder:h2
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|hex_decoder:h3
hex_digit[0] => Decoder0.IN3
hex_digit[1] => Decoder0.IN2
hex_digit[2] => Decoder0.IN1
hex_digit[3] => Decoder0.IN0
segments[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|comparator:comb_7
player_1_score[0] => LessThan0.IN4
player_1_score[0] => LessThan1.IN4
player_1_score[1] => LessThan0.IN3
player_1_score[1] => LessThan1.IN3
player_1_score[2] => LessThan0.IN2
player_1_score[2] => LessThan1.IN2
player_1_score[3] => LessThan0.IN1
player_1_score[3] => LessThan1.IN1
player_2_score[0] => LessThan0.IN8
player_2_score[0] => LessThan1.IN8
player_2_score[1] => LessThan0.IN7
player_2_score[1] => LessThan1.IN7
player_2_score[2] => LessThan0.IN6
player_2_score[2] => LessThan1.IN6
player_2_score[3] => LessThan0.IN5
player_2_score[3] => LessThan1.IN5
time_digit_1[0] => digit_1.DATAA
time_digit_1[1] => digit_1.DATAA
time_digit_1[2] => digit_1.DATAA
time_digit_1[3] => digit_1.DATAA
time_digit_2[0] => digit_2.DATAA
time_digit_2[1] => digit_2.DATAA
time_digit_2[2] => digit_2.DATAA
time_digit_2[3] => digit_2.DATAA
digit_1[0] <= digit_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[1] <= digit_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[2] <= digit_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[3] <= digit_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[4] <= digit_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[5] <= digit_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_1[6] <= digit_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[0] <= digit_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[1] <= digit_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[2] <= digit_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[3] <= digit_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[4] <= digit_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[5] <= digit_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
digit_2[6] <= digit_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enable => digit_1.OUTPUTSELECT
enable => digit_1.OUTPUTSELECT
enable => digit_1.OUTPUTSELECT
enable => digit_1.OUTPUTSELECT
enable => digit_2.OUTPUTSELECT
enable => digit_2.OUTPUTSELECT
enable => digit_2.OUTPUTSELECT
enable => digit_2.OUTPUTSELECT
clock => digit_2[0]~reg0.CLK
clock => digit_2[1]~reg0.CLK
clock => digit_2[2]~reg0.CLK
clock => digit_2[3]~reg0.CLK
clock => digit_2[4]~reg0.CLK
clock => digit_2[5]~reg0.CLK
clock => digit_2[6]~reg0.CLK
clock => digit_1[0]~reg0.CLK
clock => digit_1[1]~reg0.CLK
clock => digit_1[2]~reg0.CLK
clock => digit_1[3]~reg0.CLK
clock => digit_1[4]~reg0.CLK
clock => digit_1[5]~reg0.CLK
clock => digit_1[6]~reg0.CLK


|milestone2_ball|keyboard_tracker:tester
clock => clock.IN1
reset => _.IN1
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => curr_state.OUTPUTSELECT
reset => w_press.OUTPUTSELECT
reset => a_press.OUTPUTSELECT
reset => s_press.OUTPUTSELECT
reset => d_press.OUTPUTSELECT
reset => left_press.OUTPUTSELECT
reset => right_press.OUTPUTSELECT
reset => up_press.OUTPUTSELECT
reset => down_press.OUTPUTSELECT
reset => space_press.OUTPUTSELECT
reset => enter_press.OUTPUTSELECT
PS2_CLK <> PS2_Controller:core_driver.PS2_CLK
PS2_DAT <> PS2_Controller:core_driver.PS2_DAT
w <= w_press.DB_MAX_OUTPUT_PORT_TYPE
a <= a_press.DB_MAX_OUTPUT_PORT_TYPE
s <= s_press.DB_MAX_OUTPUT_PORT_TYPE
d <= d_press.DB_MAX_OUTPUT_PORT_TYPE
left <= left_press.DB_MAX_OUTPUT_PORT_TYPE
right <= right_press.DB_MAX_OUTPUT_PORT_TYPE
up <= up_press.DB_MAX_OUTPUT_PORT_TYPE
down <= down_press.DB_MAX_OUTPUT_PORT_TYPE
space <= space_press.DB_MAX_OUTPUT_PORT_TYPE
enter <= enter_press.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|keyboard_tracker:tester|PS2_Controller:core_driver
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|milestone2_ball|keyboard_tracker:tester|PS2_Controller:core_driver|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|milestone2_ball|keyboard_tracker:tester|PS2_Controller:core_driver|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


