U-Boot 2015.01-13065-g6ba8eed-dirty (Nov 26 2015 - 12:55:56)

CPU0:  P4080E, Version: 2.0, (0x82080020)
Core:  e500mc, Version: 2.0, (0x80230020)
Clock Configuration:
       CPU0:1499.985 MHz, CPU1:1499.985 MHz, CPU2:1499.985 MHz, CPU3:1499.985 MHz, 
       CPU4:1499.985 MHz, CPU5:1499.985 MHz, CPU6:1499.985 MHz, CPU7:1499.985 MHz, 
       CCB:799.992 MHz,
       DDR:649.994 MHz (1299.987 MT/s data rate) (Asynchronous), LBC:99.999 MHz
       FMAN1: 599.994 MHz
       FMAN2: 599.994 MHz
       QMAN:  399.996 MHz
       PME:   599.994 MHz
L1:    D-cache 32 KiB enabled
       I-cache 32 KiB enabled
Reset Configuration Word (RCW):
       00000000: 105a0000 00000000 1e1e181e 0000cccc
       00000010: 40464003 3c3c2000 de800000 e1000000
       00000020: 00000000 00000000 00000000 008b6000
       00000030: 00000000 00000000 00000000 00000000
Board: P4080DS, Sys ID: 0x17, Sys Ver: 0x01, FPGA Ver: 0x0c, vBank: 0
SERDES Reference Clocks: Bank1=100MHz Bank2=125MHz Bank3=125MHz
I2C:   ready
SPI:   ready
DRAM:  Initializing....using SPD
Detected UDIMM HMT125U7BFR8C-H9  
Detected UDIMM HMT125U7BFR8C-H9  
2 GiB left unmapped
Testing 0x00000000 - 0x7fffffff
Testing 0x80000000 - 0xffffffff
Remap DDR 2 GiB left unmapped

4 GiB (DDR3, 64-bit, CL=9, ECC on)
       DDR Controller Interleaving Mode: cache line
       DDR Chip-Select Interleaving Mode: CS0+CS1
POST memory PASSED
Flash: 128 MiB
L2:    128 KiB enabled
Corenet Platform Cache: 2 MiB enabled
SRIO1: disabled
SRIO2: disabled
Firo:s.fixup 7fef4000, bootpg 7ffff000,__spin_table_addr 7fef5100,__bootpg_addr 7fef5000,__second_half_boot_page 3c600000 &7fef5000 __secondary_start_page 3c60ffff,&7fef4000
pagesize 1000, brsize b, brrl 0, &fe0e00e4, bstar 1f0000b, & fe000028, bstrl 0 &fe000024, mask ff, id 0, bootpg 7ffff000 LAW_EN 80000000
pagesize 1000, brsize b, brrl ff, &fe0e00e4, bstar 8140000b, & fe000028, bstrl 7ffff000 &fe000024, mask ff, id 14, bootpg 7ffff000 LAW_EN 80000000
MMC:   FSL_SDHC: 0
EEPROM: NXID v0
PCIe1: Root Complex, no link, regs @ 0xfe200000
PCIe1: Bus 00 - 00
PCIe2: disabled
PCIe3: Root Complex, x1 gen1, regs @ 0xfe202000
  02:00.0     - 1095:3132 - Mass storage controller
PCIe3: Bus 01 - 02
In:    serial
Out:   serial
Err:   serial
Net:   Fman1: Data at eff00000 is not a firmware
No ethernet found.
Hit any key to stop autoboot:  0 
=> reginfo 
TLBCAM entries
entry 00: V: 1 EPN 0xfffff000 RPN 0x7ffff000 size:4 KiB
entry 01: V: 1 EPN 0xfe000000 RPN 0xffe000000 size:16 MiB
entry 02: V: 1 EPN 0xe0000000 RPN 0xfe0000000 size:256 MiB
entry 03: V: 1 EPN 0x80000000 RPN 0xc00000000 size:1 GiB
entry 04: V: 1 EPN 0xc0000000 RPN 0xc40000000 size:256 MiB
entry 05: V: 1 EPN 0xd0000000 RPN 0xc50000000 size:256 MiB
entry 06: V: 1 EPN 0xf8000000 RPN 0xff8000000 size:256 KiB
entry 07: V: 1 EPN 0x00000000 RPN 0x00000000 size:1 GiB
entry 08: V: 1 EPN 0x40000000 RPN 0x40000000 size:1 GiB
entry 09: V: 1 EPN 0xf4000000 RPN 0xff4000000 size:1 MiB
entry 10: V: 1 EPN 0xf4100000 RPN 0xff4100000 size:1 MiB
entry 11: V: 1 EPN 0xf4200000 RPN 0xff4200000 size:1 MiB
entry 12: V: 1 EPN 0xf4300000 RPN 0xff4300000 size:1 MiB
entry 13: V: 1 EPN 0xf0000000 RPN 0xf00000000 size:4 MiB
entry 14: V: 0 EPN 0x00000000 RPN 0x00000000 size:1 KiB
entry 15: V: 0 EPN 0x00000000 RPN 0x00000000 size:1 KiB
entry 16: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 17: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 18: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 19: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 20: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 21: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 22: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 23: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 24: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 25: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 26: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 27: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 28: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 29: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 30: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 31: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 32: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 33: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 34: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 35: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 36: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 37: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 38: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 39: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 40: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 41: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 42: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 43: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 44: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 45: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 46: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 47: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 48: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 49: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 50: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 51: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 52: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 53: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 54: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 55: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 56: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 57: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 58: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 59: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 60: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 61: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 62: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 63: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB

Local Access Window Configuration
LAWBARH00: 0x0000000f LAWBARL00: 0xe0000000 LAWAR00: 0x81f0001b
        (EN: 1 TGT: 0x1f SIZE: 256 MiB)
LAWBARH01: 0x0000000f LAWBARL01: 0xf4000000 LAWAR01: 0x81800014
        (EN: 1 TGT: 0x18 SIZE: 2 MiB)
LAWBARH02: 0x0000000f LAWBARL02: 0xf4200000 LAWAR02: 0x83c00014
        (EN: 1 TGT: 0x3c SIZE: 2 MiB)
LAWBARH03: 0x0000000f LAWBARL03: 0xffdf0000 LAWAR03: 0x81f0000b
        (EN: 1 TGT: 0x1f SIZE: 4 KiB)
LAWBARH04: 0x0000000f LAWBARL04: 0x00000000 LAWAR04: 0x81d00018
        (EN: 1 TGT: 0x1d SIZE: 32 MiB)
LAWBARH05: 0x0000000c LAWBARL05: 0x00000000 LAWAR05: 0x8000001c
        (EN: 1 TGT: 0x00 SIZE: 512 MiB)
LAWBARH06: 0x0000000f LAWBARL06: 0xf8000000 LAWAR06: 0x8000000f
        (EN: 1 TGT: 0x00 SIZE: 64 KiB)
LAWBARH07: 0x0000000c LAWBARL07: 0x40000000 LAWAR07: 0x8020001c
        (EN: 1 TGT: 0x02 SIZE: 512 MiB)
LAWBARH08: 0x0000000f LAWBARL08: 0xf8020000 LAWAR08: 0x8020000f
        (EN: 1 TGT: 0x02 SIZE: 64 KiB)
LAWBARH09: 0x00000000 LAWBARL09: 0x00000000 LAWAR09: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH10: 0x00000000 LAWBARL10: 0x00000000 LAWAR10: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH11: 0x00000000 LAWBARL11: 0x00000000 LAWAR11: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH12: 0x00000000 LAWBARL12: 0x00000000 LAWAR12: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH13: 0x00000000 LAWBARL13: 0x00000000 LAWAR13: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH14: 0x00000000 LAWBARL14: 0x00000000 LAWAR14: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH15: 0x00000000 LAWBARL15: 0x00000000 LAWAR15: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH16: 0x00000000 LAWBARL16: 0x00000000 LAWAR16: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH17: 0x00000000 LAWBARL17: 0x00000000 LAWAR17: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH18: 0x00000000 LAWBARL18: 0x00000000 LAWAR18: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH19: 0x00000000 LAWBARL19: 0x00000000 LAWAR19: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH20: 0x00000000 LAWBARL20: 0x00000000 LAWAR20: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH21: 0x00000000 LAWBARL21: 0x00000000 LAWAR21: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH22: 0x00000000 LAWBARL22: 0x00000000 LAWAR22: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH23: 0x00000000 LAWBARL23: 0x00000000 LAWAR23: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH24: 0x00000000 LAWBARL24: 0x00000000 LAWAR24: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH25: 0x00000000 LAWBARL25: 0x00000000 LAWAR25: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH26: 0x00000000 LAWBARL26: 0x00000000 LAWAR26: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH27: 0x00000000 LAWBARL27: 0x00000000 LAWAR27: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH28: 0x00000000 LAWBARL28: 0x00000000 LAWAR28: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH29: 0x00000000 LAWBARL29: 0x00000000 LAWAR29: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH30: 0x00000000 LAWBARL30: 0x00000000 LAWAR30: 0x00000000
        (EN: 0 TGT: 0x00 SIZE: 2 Bytes)
LAWBARH31: 0x00000000 LAWBARL31: 0x00000000 LAWAR31: 0x8140001f
        (EN: 1 TGT: 0x14 SIZE: 4 GiB)

Local Bus Controller Registers
BR0     0xE8001001      OR0     0xF8000F85
BR1     0xE0001001      OR1     0xF8000FF7
BR2     0x00000000      OR2     0x00000000
BR3     0xFFDF0801      OR3     0xFFFF8FF7
BR4     0x00000000      OR4     0x00000000
BR5     0x00000000      OR5     0x00000000
BR6     0x00000000      OR6     0x00000000
BR7     0x00000000      OR7     0x00000000
LBCR    0x4000000F      LCRR    0x80000002
=> cpu 1 status
TLBCAM entries
entry 00: V: 1 EPN 0xfffff000 RPN 0x7ffff000 size:4 KiB
entry 01: V: 1 EPN 0xfe000000 RPN 0xffe000000 size:16 MiB
entry 02: V: 1 EPN 0xe0000000 RPN 0xfe0000000 size:256 MiB
entry 03: V: 1 EPN 0x80000000 RPN 0xc00000000 size:1 GiB
entry 04: V: 1 EPN 0xc0000000 RPN 0xc40000000 size:256 MiB
entry 05: V: 1 EPN 0xd0000000 RPN 0xc50000000 size:256 MiB
entry 06: V: 1 EPN 0xf8000000 RPN 0xff8000000 size:256 KiB
entry 07: V: 1 EPN 0x00000000 RPN 0x00000000 size:1 GiB
entry 08: V: 1 EPN 0x40000000 RPN 0x40000000 size:1 GiB
entry 09: V: 1 EPN 0xf4000000 RPN 0xff4000000 size:1 MiB
entry 10: V: 1 EPN 0xf4100000 RPN 0xff4100000 size:1 MiB
entry 11: V: 1 EPN 0xf4200000 RPN 0xff4200000 size:1 MiB
entry 12: V: 1 EPN 0xf4300000 RPN 0xff4300000 size:1 MiB
entry 13: V: 1 EPN 0xf0000000 RPN 0xf00000000 size:4 MiB
entry 14: V: 0 EPN 0x00000000 RPN 0x00000000 size:1 KiB
entry 15: V: 0 EPN 0x00000000 RPN 0x00000000 size:1 KiB
entry 16: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 17: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 18: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 19: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 20: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 21: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 22: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 23: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 24: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 25: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 26: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 27: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 28: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 29: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 30: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 31: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 32: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 33: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 34: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 35: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 36: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 37: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 38: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 39: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 40: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 41: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 42: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 43: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 44: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 45: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 46: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 47: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 48: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 49: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 50: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 51: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 52: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 53: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 54: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 55: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 56: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 57: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 58: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 59: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 60: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 61: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 62: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
entry 63: V: 0 EPN 0xfffff000 RPN 0xfffff000 size:1 KiB
Firo, damn world 0, cpu_status firo variable 7fef4240 __secondary 3c60ffff, &__secondary3c60ffff  &fffff240
Firo, 0, cpu_status firo variable 3 &fffff240
Running on cpu 0

table @ 0x7fef5140
   addr - 0x00000001
   r3   - 0x00000001
   pir  - 0x00000001
