{
  "questions": [
    {
      "question": "What does the acronym ASIC primarily represent in the context of chip design?",
      "options": [
        "Analog Signal Input Controller",
        "Application-Specific Integrated Circuit",
        "Asynchronous Sequential Instruction Chip",
        "Automated System Integration Component",
        "Advanced Sensor Interface Controller"
      ],
      "correct": 1
    },
    {
      "question": "In a CPU pipeline, what is a \"stall\" (or \"bubble\") primarily used to prevent?",
      "options": [
        "Memory corruption errors",
        "Instruction execution from completing too quickly",
        "Data hazards and control hazards",
        "Overheating of the CPU",
        "Cache misses"
      ],
      "correct": 2
    },
    {
      "question": "Which specialized circuit block is commonly used in System-on-Chip (SoC) designs to generate one or more output clock frequencies that are precise multiples or fractions of an input reference clock, often with phase alignment?",
      "options": [
        "Arithmetic Logic Unit (ALU)",
        "Memory Management Unit (MMU)",
        "Phase-Locked Loop (PLL)",
        "Direct Memory Access (DMA) controller",
        "Graphics Processing Unit (GPU)"
      ],
      "correct": 2
    },
    {
      "question": "After the physical layout of an integrated circuit is completed, which crucial verification step involves checking the layout against a set of predefined rules (e.g., minimum width, minimum spacing, enclosure) to ensure manufacturability and electrical correctness?",
      "options": [
        "Static Timing Analysis (STA)",
        "Logic Synthesis",
        "Equivalence Checking",
        "Design Rule Checking (DRC)",
        "Power Grid Analysis (PGA)"
      ],
      "correct": 3
    },
    {
      "question": "Which characteristic primarily distinguishes Dynamic Random-Access Memory (DRAM) from Static Random-Access Memory (SRAM), necessitating periodic \"refresh\" operations for DRAM?",
      "options": [
        "DRAM stores data using cross-coupled inverters, while SRAM uses capacitors.",
        "DRAM is typically faster than SRAM.",
        "DRAM is volatile, while SRAM is non-volatile.",
        "DRAM stores data as charge in a capacitor, which leaks over time, unlike SRAM which uses latches.",
        "DRAM requires more transistors per bit than SRAM."
      ],
      "correct": 3
    }
  ]
}