# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"ClockDividerSim_func_synth.v" \

sv xil_defaultlib  \
"../../../../../MatrixDriver.srcs/sim_1/imports/new/ClockDividerSim.v" \

# Do not sort compile order
nosort
