Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 17 20:42:19 2017
| Host         : Liam-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    26 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             111 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              29 |            8 |
| Yes          | No                    | No                     |             182 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             205 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------------------------------+------------------------------------------+------------------+----------------+
|      Clock Signal     |                       Enable Signal                      |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------------------------------+------------------------------------------+------------------+----------------+
|  rdRX_reg_i_1_n_0     |                                                          |                                          |                1 |              1 |
|  rdTX_reg_i_2_n_0     |                                                          |                                          |                1 |              1 |
|  wrRX_reg_i_1_n_0     |                                                          |                                          |                1 |              1 |
|  wrTX_reg_i_2_n_0     |                                                          |                                          |                1 |              1 |
|  CLK_100MHZ_IBUF_BUFG | COPROCESSOR1/E[0]                                        |                                          |                2 |              4 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_RX_INSTANCE_01/sclk_en_16_x_baud                  | MLUART_RX_INSTANCE_01/scount4            |                2 |              4 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_RX_INSTANCE_01/sclk_en_16_x_baud                  | MLUART_TX_INSTANCE_01/scount4            |                1 |              4 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_TX_INSTANCE_01/E[0]                               |                                          |                2 |              4 |
|  CLK_100MHZ_IBUF_BUFG |                                                          | FIFO_RX_INSTANCE/rPointer_rep[8]_i_1_n_0 |                2 |              8 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_RX_INSTANCE_01/outDataSig                         |                                          |                3 |              8 |
|  CLK_100MHZ_IBUF_BUFG | COPROCESSOR1/txIn_reg[0][0]                              |                                          |                1 |              8 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_TX_INSTANCE_01/sdata_in_0                         |                                          |                1 |              8 |
|  CLK_100MHZ_IBUF_BUFG |                                                          | FIFO_TX_INSTANCE/rPointer_rep[9]_i_1_n_0 |                2 |              9 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_RX_INSTANCE_01/FSM_onehot_sstateRX[10]_i_1_n_0    |                                          |                4 |             11 |
|  CLK_100MHZ_IBUF_BUFG |                                                          | MLUART_RX_INSTANCE_01/sclk_en_16_x_baud  |                4 |             12 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_TX_INSTANCE_01/FSM_onehot_sstateTX[12]_i_1_n_0    |                                          |                2 |             13 |
|  CLK_100MHZ_IBUF_BUFG | COPROCESSOR1/CORDIC_MUL_INST/output_reg[0]               | COPROCESSOR1/output[15]_i_1_n_0          |                2 |             16 |
|  CLK_100MHZ_IBUF_BUFG | size[31]_i_2_n_0                                         | size[31]_i_1_n_0                         |                8 |             29 |
|  CLK_100MHZ_IBUF_BUFG | COPROCESSOR1/CORDIC_MUL_INST/s_b_current_0               |                                          |                7 |             31 |
|  CLK_100MHZ_IBUF_BUFG | COPROCESSOR1/CORDIC_DIV_INST/s_b_current                 |                                          |                7 |             31 |
|  CLK_100MHZ_IBUF_BUFG | FIFO_RX_INSTANCE/wPointer[0]_i_1_n_0                     |                                          |                8 |             32 |
|  CLK_100MHZ_IBUF_BUFG | MLUART_RX_INSTANCE_01/count_reg[0]                       | count[31]_i_1_n_0                        |                9 |             32 |
|  CLK_100MHZ_IBUF_BUFG | FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0                  |                                          |                8 |             32 |
|  CLK_100MHZ_IBUF_BUFG | COPROCESSOR1/CORDIC_DIV_INST/s_quotient_current_reg[0]_0 | COPROCESSOR1/CORDIC_DIV_INST/s_working   |               13 |             57 |
|  CLK_100MHZ_IBUF_BUFG | COPROCESSOR1/CORDIC_MUL_INST/s_counter_reg[31]_0         | COPROCESSOR1/CORDIC_MUL_INST/s_working   |               14 |             63 |
|  CLK_100MHZ_IBUF_BUFG |                                                          |                                          |               37 |            107 |
+-----------------------+----------------------------------------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 4      |                     4 |
| 8      |                     4 |
| 9      |                     1 |
| 11     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                    10 |
+--------+-----------------------+


