{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712572550194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712572550195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr  8 03:35:50 2024 " "Processing started: Mon Apr  8 03:35:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712572550195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572550195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3Part4 -c Lab3Part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3Part4 -c Lab3Part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572550195 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712572550561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stopwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch-interface " "Found design unit 1: stopwatch-interface" {  } { { "stopwatch.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558022 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch-beh " "Found design unit 1: watch-beh" {  } { { "watch.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558023 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch " "Found entity 1: watch" {  } { { "watch.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watch_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file watch_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 watch_tb-beh " "Found design unit 1: watch_tb-beh" {  } { { "watch_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558023 ""} { "Info" "ISGN_ENTITY_NAME" "1 watch_tb " "Found entity 1: watch_tb" {  } { { "watch_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/watch_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stopwatch_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch_fsm-beh " "Found design unit 1: stopwatch_fsm-beh" {  } { { "stopwatch_fsm.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558024 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_fsm " "Found entity 1: stopwatch_fsm" {  } { { "stopwatch_fsm.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_fsm_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stopwatch_fsm_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch_fsm_tb-beh " "Found design unit 1: stopwatch_fsm_tb-beh" {  } { { "stopwatch_fsm_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558025 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_fsm_tb " "Found entity 1: stopwatch_fsm_tb" {  } { { "stopwatch_fsm_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div_tb-beh " "Found design unit 1: clk_div_tb-beh" {  } { { "clk_div_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/clk_div_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558025 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div_tb " "Found entity 1: clk_div_tb" {  } { { "clk_div_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/clk_div_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "clk_div.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/clk_div.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558026 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/clk_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stopwatch_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stopwatch_tb-beh " "Found design unit 1: stopwatch_tb-beh" {  } { { "stopwatch_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558027 ""} { "Info" "ISGN_ENTITY_NAME" "1 stopwatch_tb " "Found entity 1: stopwatch_tb" {  } { { "stopwatch_tb.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712572558027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712572558051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div\"" {  } { { "stopwatch.vhd" "clk_div" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712572558052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch_fsm stopwatch_fsm:stopwatch_fsm " "Elaborating entity \"stopwatch_fsm\" for hierarchy \"stopwatch_fsm:stopwatch_fsm\"" {  } { { "stopwatch.vhd" "stopwatch_fsm" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712572558053 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_o stopwatch_fsm.vhd(28) " "VHDL Process Statement warning at stopwatch_fsm.vhd(28): inferring latch(es) for signal or variable \"en_o\", which holds its previous value in one or more paths through the process" {  } { { "stopwatch_fsm.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1712572558053 "|stopwatch|stopwatch_fsm:stopwatch_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_o stopwatch_fsm.vhd(28) " "Inferred latch for \"en_o\" at stopwatch_fsm.vhd(28)" {  } { { "stopwatch_fsm.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572558053 "|stopwatch|stopwatch_fsm:stopwatch_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch watch:watch " "Elaborating entity \"watch\" for hierarchy \"watch:watch\"" {  } { { "stopwatch.vhd" "watch" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712572558053 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stopwatch_fsm:stopwatch_fsm\|en_o " "LATCH primitive \"stopwatch_fsm:stopwatch_fsm\|en_o\" is permanently enabled" {  } { { "stopwatch_fsm.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712572558188 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "stopwatch_fsm:stopwatch_fsm\|en_o " "LATCH primitive \"stopwatch_fsm:stopwatch_fsm\|en_o\" is permanently enabled" {  } { { "stopwatch_fsm.vhd" "" { Text "C:/Users/XP/Documents/CPE 166/FPGA Projects/Lab3Part4/stopwatch_fsm.vhd" 11 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1712572558191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712572559214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712572559570 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712572559570 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712572559596 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712572559596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712572559596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712572559596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712572559624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr  8 03:35:59 2024 " "Processing ended: Mon Apr  8 03:35:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712572559624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712572559624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712572559624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712572559624 ""}
