%% start of file 'template.tex'.
%% Copyright 2006-2013 Xavier Danaux (xdanaux@gmail.com).
%
% This work may be distributed and/or modified under the
% conditions of the LaTeX Project Public License version 1.3c,
% available at http://www.latex-project.org/lppl/.


\documentclass[letterpaper]{moderncv}        % possible options include font size ('10pt', '11pt' and '12pt'), paper size ('a4paper', 'letterpaper', 'a5paper', 'legalpaper', 'executivepaper' and 'landscape') and font family ('sans' and 'roman')
\usepackage{textcomp}
% moderncv themes
\moderncvstyle{classic}                             % style options are 'casual' (default), 'classic', 'oldstyle' and 'banking'
\moderncvcolor{blue}                               % color options 'blue' (default), 'orange', 'green', 'red', 'purple', 'grey' and 'black'
%\renewcommand{\familydefault}{\sfdefault}         % to set the default font; use '\sfdefault' for the default sans serif font, '\rmdefault' for the default roman one, or any tex font name
%\nopagenumbers{}                                  % uncomment to suppress automatic page numbering for CVs longer than one page

% character encoding
\usepackage[utf8]{inputenc}                       % if you are not using xelatex ou lualatex, replace by the encoding you are using
%\usepackage{CJKutf8}                              % if you need to use CJK to typeset your resume in Chinese, Japanese or Korean

% adjust the page margins
\usepackage[scale=0.75]{geometry}
%\setlength{\hintscolumnwidth}{3cm}                % if you want to change the width of the column with the dates
%\setlength{\makecvtitlenamewidth}{10cm}           % for the 'classic' style, if you want to force the width allocated to your name and avoid line breaks. be careful though, the length is normally calculated to avoid any overlap with your personal info; use this at your own typographical risks...
    % Profile
\name{Artem Kulakevich}{}
\address{Beaverton Oregon}
\phone[mobile]{503-750-3225}
\email{Artkulak@gmail.com}
    \begin{document}
\makecvtitle
    

\section{Education}
\cventry
{Sep 2017 | Jun 2020}
{BS in Electrical Engineering}
{Portland State University}
{GPA: 3.97}
{\textit{Portland, OR}}
{}
\cventry
{Jun 2019 | Jun 2022}
{MS in Digital IC Design}
{Portland State University}
{GPA: 4.0}
{\textit{}}
{}
\section{Work Experience}
\cventry
{Apr 2017 -- Present}
{Production Specialist III}
{Micro Systems Engineering Inc.}
{Lake Oswego, OR}
{}
{\begin{itemize}%
	\item Trained on and run the majority of production processes on production floor, progressed towards troubleshooting mechanical and software errors.
	\item Worked on team with engineers to rebuild improve an automated imaging cell used in production for thousands of modules daily.
	\item Particed in engineering group to work on config and software updates to Epson cell to improve robot effiency and to solve factory bottleneck.
	\end{itemize}}
\section{Skills}
\cvitem{Programming}{SystemVerilog, Arm Assembly, Labview, C++}
\cvitem{Hardware}{Soldering, Electrical Wiring, Oscilloscope, DMM, Transistor Biasing}
\cvitem{General}{Excel, Word, PowerPoint, LTSpice, Jira, LaTex, SAP BusinessObjects}
\section{Projects}
\cventry
{}
{Module Imaging Cell}
{}
{\textit{LabView, Excel / Word}}
{}
{Rebuilt multiple 4-Axis robots based on BOM, retaught robots for production, created documentation for teaching for robot in the future. Continue to maintain robots and make improvements in production.\\}
	\vspace{1mm}
	\cventry
	{}
	{ASIC Design Projects}
	{}
	{\textit{SystemVerilog, Design Compiler, Git, Linux}}
	{}
	{Programmed multiple ASIC projects including FIFO, counters, traffic lights, and then synthesized the projects for comparison with simulation.\\}
		\vspace{1mm}
		\cventry
		{}
		{ARM Sitara AM335x UART / I2C}
		{}
		{\textit{ARM Assembly, C}}
		{}
		{Programmed BeagleBone Black boards to communicated with a RC8660 talker boards and NewHaven LCD using barebone assembly.\\}
			\vspace{1mm}
			\cventry
			{}
			{Buck Converter}
			{}
			{\textit{Oscilloscope, Matlab}}
			{}
			{Built buck converter design, tested the design, and then improved the design by changing the compensator stage using bode plot analysis.\\}
				\vspace{1mm}
				
				\ 
\end{document}