#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Dec 14 17:59:45 2019
# Process ID: 3784
# Current directory: D:/VerilogCode/Project_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3216 D:\VerilogCode\Project_Final\Project_Final.xpr
# Log file: D:/VerilogCode/Project_Final/vivado.log
# Journal file: D:/VerilogCode/Project_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VerilogCode/Project_Final/Project_Final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VerilogCode/vivado-library-2016.4-1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/VerilogCode/ov2s'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2019.1/vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:58 . Memory (MB): peak = 777.227 ; gain = 206.000
update_compile_order -fileset sources_1
launch_sdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ov2s:OV_Sensor_ML:1.0 - OV_Sensor_ML_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /v_tc_0/clken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /rgb2dvi_0/aRst_n(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /OV_Sensor_ML_0/CLK_i(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /OV_Sensor_ML_0/vid_clk_ce(undef) and /v_vid_in_axi4s_0/vid_io_in_ce(ce)
Successfully read diagram <design_1> from BD file <D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1079.160 ; gain = 24.332
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins rgb2dvi_0/TMDS]
endgroup
save_bd_design
Wrote  : <D:\VerilogCode\Project_Final\Project_Final.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
xit::source_ipfile: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1159.852 ; gain = 29.824
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <D:\VerilogCode\Project_Final\Project_Final.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block v_tc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file d:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file d:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File d:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block VCC .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_subset_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OV_Sensor_ML_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/VerilogCode/Project_Final/Project_Final.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 35918def8a20cc0e; cache size = 1.832 MB.
[Sat Dec 14 18:20:40 2019] Launched synth_1...
Run output will be captured here: D:/VerilogCode/Project_Final/Project_Final.runs/synth_1/runme.log
[Sat Dec 14 18:20:40 2019] Launched impl_1...
Run output will be captured here: D:/VerilogCode/Project_Final/Project_Final.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:50 . Memory (MB): peak = 1398.039 ; gain = 290.457
file copy -force D:/VerilogCode/Project_Final/Project_Final.runs/impl_1/design_1_wrapper.sysdef D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force D:/VerilogCode/Project_Final/Project_Final.runs/impl_1/design_1_wrapper.sysdef D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/VerilogCode/Project_Final/Project_Final.sdk -hwspec D:/VerilogCode/Project_Final/Project_Final.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 14 19:15:05 2019...
