# Elson's Logbook 

## Role

I was in charge of designing the **ALU** and **Register File**, as well as testbenching my own modules, and then working as a team on pipelining, cache memory and branch prediction.
I also helped out in designing the **control unit**.

## Timetable details

### 14/11/2024
    - Got familiar with the top level design of RISC V, understanding the different units
    - Created a first draft program alu.sv and registerfile.sv file based on the slides.
    - Got to meet other team members

### 21/11/2024
    - Helped Antoine restructure the repo (e.g. rtl and tb directories)

### 25/11/2024
    -uploaded formatting for individual personal statements to repo.
    - changed the alu.sv and controlunit.sv 
