  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/GEMM/sep6/fmm_reduce_kernel 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/GEMM/sep6/fmm_reduce_kernel'.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-3'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/GEMM/sep6/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=fmm_hls_greedy_potential.cpp' from C:/GEMM/sep6/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GEMM/sep6/fmm_hls_greedy_potential.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=tb_fmm_hls.cpp' from C:/GEMM/sep6/hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/GEMM/sep6/tb_fmm_hls.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=fmm_reduce_kernel' from C:/GEMM/sep6/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from C:/GEMM/sep6/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7z020clg400-3' from C:/GEMM/sep6/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying config ini 'cosim.trace_level=none' from C:/GEMM/sep6/hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=0' from C:/GEMM/sep6/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'package.ip.description=FMM row-reduction accelerator (greedy potential)' from C:/GEMM/sep6/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying config ini 'package.ip.display_name=fmm_reduce_kernel' from C:/GEMM/sep6/hls_config.cfg(14)
INFO: [HLS 200-1465] Applying config ini 'package.ip.library=user' from C:/GEMM/sep6/hls_config.cfg(15)
INFO: [HLS 200-1465] Applying config ini 'package.ip.taxonomy=Math/LinearAlgebra' from C:/GEMM/sep6/hls_config.cfg(16)
INFO: [HLS 200-1465] Applying config ini 'package.ip.vendor=nilesh' from C:/GEMM/sep6/hls_config.cfg(17)
INFO: [HLS 200-1465] Applying config ini 'package.ip.version=1.0' from C:/GEMM/sep6/hls_config.cfg(18)
INFO: [HLS 200-1465] Applying config ini 'package.output.file=sep6_fmm_reduce_ip' from C:/GEMM/sep6/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/GEMM/sep6/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'vivado.clock=100' from C:/GEMM/sep6/hls_config.cfg(19)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/GEMM/sep6/fmm_reduce_kernel/vitis-comp.json
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/2025.1/Vitis/win64/tools/vcxx/libexec/clang++"
   Compiling tb_fmm_hls.cpp_pre.cpp.tb.cpp
   Compiling apatb_fmm_reduce_kernel.cpp
   Compiling fmm_hls_greedy_potential.cpp_pre.cpp.tb.cpp
   Compiling apatb_fmm_reduce_kernel_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TB debug: full-matrix + per-iteration trace comparison

=== Test 0 ===
Original (rows=6 cols=8 t=0 tcap=64)
    1    2    3    0    0    0    0    0
    1    2    3    0    0    0    0    0
    0    0    0    4    1    2    0    0
    0    0    0   -4   -1   -2    0    0
    0    0    0    0    0    0    7    0
    0    0    0    0    0    0    0    9
CPU initial additions = 6
Kernel output (original region) (rows=6 cols=8 t=0 tcap=64)
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    7    0
    0    0    0    0    0    0    0    9
CPU reference (original region + t-space might be present in ref) (rows=6 cols=8 t=2 tcap=64)
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    7    0
    0    0    0    0    0    0    0    9
CPU final additions = 2

Kernel trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,6)
(1,0,1,1,4)
(2,2,3,-1,2)

CPU trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,6)
(1,0,1,1,4)
(2,2,3,-1,2)

TRACE MATCH: kernel and CPU have identical per-iteration sequences.
MATRIX MATCH: kernel original-region equals CPU original-region.

=== Test 1 ===
Original (rows=16 cols=32 t=0 tcap=64)
    0    0    0    0    0    0    0    0    0    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -1    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0   -1    0    0    0    0    0    0    0    0    3    0    0    0    0    4    0   -3    0    0    0    0
    0    0    1    0    0    0    0    0    0   -4    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -6    0    0    0    0    5    0    0
    0    3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0   -2    0    0    0    0   -6
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -4    0   -5    0   -4    0    0    0    0    6    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0   -2    0    0    2    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    2    0    0    0    0   -5    0    0    0    0    0
   -3    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0   -6    0    0    4    0    2    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0
    0    0    0    0   -5    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    6    0    0
    0    0   -2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -1    0    0    0    0    0    0   -6    2    0    0    0    0    0   -2    0    0    0    0    0    0    0    0   -1    0    0    0
    0    6    0    0    0    0    6    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0    0    0    0    0    0    0    0   -5    0   -4    0    6    0    0    0    0    0    0    0    3    0
CPU initial additions = 19
Kernel output (original region) (rows=16 cols=32 t=0 tcap=64)
    0    0    0    0    0    0    0    0    0    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -1    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0   -1    0    0    0    0    0    0    0    0    3    0    0    0    0    4    0   -3    0    0    0    0
    0    0    1    0    0    0    0    0    0   -4    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -6    0    0    0    0    5    0    0
    0    3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0   -2    0    0    0    0   -6
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -4    0   -5    0   -4    0    0    0    0    6    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0   -2    0    0    2    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    2    0    0    0    0   -5    0    0    0    0    0
   -3    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0   -6    0    0    4    0    2    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0
    0    0    0    0   -5    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    6    0    0
    0    0   -2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -1    0    0    0    0    0    0   -6    2    0    0    0    0    0   -2    0    0    0    0    0    0    0    0   -1    0    0    0
    0    6    0    0    0    0    6    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0    0    0    0    0    0    0    0   -5    0   -4    0    6    0    0    0    0    0    0    0    3    0
CPU reference (original region + t-space might be present in ref) (rows=16 cols=32 t=0 tcap=64)
    0    0    0    0    0    0    0    0    0    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -1    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0   -1    0    0    0    0    0    0    0    0    3    0    0    0    0    4    0   -3    0    0    0    0
    0    0    1    0    0    0    0    0    0   -4    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -6    0    0    0    0    5    0    0
    0    3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0   -2    0    0    0    0   -6
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -4    0   -5    0   -4    0    0    0    0    6    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0   -2    0    0    2    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    2    0    0    0    0   -5    0    0    0    0    0
   -3    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0   -6    0    0    4    0    2    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0
    0    0    0    0   -5    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    6    0    0
    0    0   -2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -1    0    0    0    0    0    0   -6    2    0    0    0    0    0   -2    0    0    0    0    0    0    0    0   -1    0    0    0
    0    6    0    0    0    0    6    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0    0    0    0    0    0    0    0   -5    0   -4    0    6    0    0    0    0    0    0    0    3    0
CPU final additions = 19

Kernel trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,19)

CPU trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,19)

TRACE MATCH: kernel and CPU have identical per-iteration sequences.
MATRIX MATCH: kernel original-region equals CPU original-region.

All tests completed.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\GEMM\sep6\fmm_reduce_kernel\hls\sim\verilog>set PATH= 

C:\GEMM\sep6\fmm_reduce_kernel\hls\sim\verilog>call C:/Xilinx/2025.1/Vivado/bin/xelab xil_defaultlib.apatb_fmm_reduce_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj fmm_reduce_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib "ieee_proposed=./ieee_proposed" -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./fmm_reduce_kernel_subsystem  -s fmm_reduce_kernel  
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fmm_reduce_kernel_top xil_defaultlib.glbl -Oenable_linking_all_libraries -prj fmm_reduce_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_20 -L floating_point_v7_0_25 --lib ieee_proposed=./ieee_proposed -L uvm -relax -i ./svr -i ./axivip -i ./svtb -i ./file_agent -i ./fmm_reduce_kernel_subsystem -s fmm_reduce_kernel 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fmm_reduce_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_Block_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_Block_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_Block_entry_proc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_Block_entry_proc_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_Block_entry_proc_M_e_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w64_d3_S
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_fifo_w64_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_burst_interleave
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_burst_sequential
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_load_matrix_from_dram_safe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_31ns_31ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_31ns_31ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32ns_34ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32ns_34ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32s_31ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32s_31ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_32s_32s_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_32s_32s_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_mul_64ns_31ns_95_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_mul_64ns_31ns_95_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_store_matrix_to_dram_safe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fmm_reduce_kernel_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/file_agent/file_agent_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/axivip/axi_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/axivip/axi_if.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/fmm_reduce_kernel_subsystem/fmm_reduce_kernel_subsystem_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/svtb/misc_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GEMM/sep6/fmm_reduce_kernel/hls/sim/verilog/svtb/sv_module_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sv_module_top
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 4356. Module uvm_pkg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4468] File : /proj/primebuilds/9999.0_PRIME_0428_0031/installs/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_sv_module_top_sv
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.axi_pkg
Compiling package xil_defaultlib.fmm_reduce_kernel_subsystem_pkg
Compiling package xil_defaultlib.file_agent_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fmm_reduce_kernel_control_s_axi
Compiling module xil_defaultlib.fmm_reduce_kernel_control_r_s_ax...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_sto...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_mem...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_loa...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_bur...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_srl...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_fif...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_thr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_wri...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_reg...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi_rea...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem_m_axi(C_M...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_st...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_bu...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_sr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_fi...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_th...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_re...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi_wr...
Compiling module xil_defaultlib.fmm_reduce_kernel_gmem2_m_axi(C_...
Compiling module xil_defaultlib.fmm_reduce_kernel_entry_proc
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32s_32s_64...
Compiling module xil_defaultlib.fmm_reduce_kernel_Block_entry_pr...
Compiling module xil_defaultlib.fmm_reduce_kernel_Block_entry_pr...
Compiling module xil_defaultlib.fmm_reduce_kernel_flow_control_l...
Compiling module xil_defaultlib.fmm_reduce_kernel_load_matrix_fr...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32s_31ns_6...
Compiling module xil_defaultlib.fmm_reduce_kernel_load_matrix_fr...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_31ns_31ns_...
Compiling module xil_defaultlib.fmm_reduce_kernel_load_matrix_fr...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32ns_34ns_...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_32s_32s_32...
Compiling module xil_defaultlib.fmm_reduce_kernel_mul_64ns_31ns_...
Compiling module xil_defaultlib.fmm_reduce_kernel_greedy_potenti...
Compiling module xil_defaultlib.fmm_reduce_kernel_store_matrix_t...
Compiling module xil_defaultlib.fmm_reduce_kernel_store_matrix_t...
Compiling module xil_defaultlib.fmm_reduce_kernel_Block_entry_pr...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w64_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w64_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d3_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d2_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w32_d2_S_...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w1_d2_S_S...
Compiling module xil_defaultlib.fmm_reduce_kernel_fifo_w1_d2_S_d...
Compiling module xil_defaultlib.fmm_reduce_kernel
Compiling module xil_defaultlib.misc_interface_default
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=64,STRB_WIDTH=...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=6,STRB_WIDTH=4...
Compiling module xil_defaultlib.axi_if(ADDR_WIDTH=7,STRB_WIDTH=4...
Compiling module xil_defaultlib.sv_module_top
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_2
Compiling module xil_defaultlib.df_fifo_intf_default
Compiling module xil_defaultlib.df_process_intf_default
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=82)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fmm_reduce_kernel_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fmm_reduce_kernel

****** xsim v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct  3 20:36:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fmm_reduce_kernel/xsim_script.tcl
# xsim {fmm_reduce_kernel} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=fmm_reduce_kernel_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -autoloadwcfg -tclbatch {fmm_reduce_kernel.tcl}
Time resolution is 1 ps
source fmm_reduce_kernel.tcl
## run all
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
-----------------------------------------------------------------------------------------------
Name                               Type                                 Size  Value            
-----------------------------------------------------------------------------------------------
uvm_test_top                       fmm_reduce_kernel_test_lib           -     @373             
  top_env                          fmm_reduce_kernel_env                -     @384             
    axi_lite_control               uvm_env                              -     @501             
      item_rtr_port                uvm_analysis_port                    -     @520             
      item_wtr_port                uvm_analysis_port                    -     @510             
      master                       uvm_agent                            -     @953             
        ardrv                      uvm_driver #(REQ,RSP)                -     @1628            
          item_read_imp            uvm_analysis_port                    -     @1657            
          rsp_port                 uvm_analysis_port                    -     @1647            
          seq_item_port            uvm_seq_item_pull_port               -     @1637            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @1667            
          rsp_export               uvm_analysis_export                  -     @1676            
          seq_item_export          uvm_seq_item_pull_imp                -     @1794            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @1100            
          item_read_imp            uvm_analysis_port                    -     @1129            
          rsp_port                 uvm_analysis_port                    -     @1119            
          seq_item_port            uvm_seq_item_pull_port               -     @1109            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @1139            
          rsp_export               uvm_analysis_export                  -     @1148            
          seq_item_export          uvm_seq_item_pull_imp                -     @1266            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @1452            
          item_read_imp            uvm_analysis_port                    -     @1481            
          rsp_port                 uvm_analysis_port                    -     @1471            
          seq_item_port            uvm_seq_item_pull_port               -     @1461            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @1491            
          rsp_export               uvm_analysis_export                  -     @1500            
          seq_item_export          uvm_seq_item_pull_imp                -     @1618            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @1804            
          item_read_imp            uvm_analysis_port                    -     @1833            
          rsp_port                 uvm_analysis_port                    -     @1823            
          seq_item_port            uvm_seq_item_pull_port               -     @1813            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @1843            
          rsp_export               uvm_analysis_export                  -     @1852            
          seq_item_export          uvm_seq_item_pull_imp                -     @1970            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @1276            
          item_read_imp            uvm_analysis_port                    -     @1305            
          rsp_port                 uvm_analysis_port                    -     @1295            
          seq_item_port            uvm_seq_item_pull_port               -     @1285            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @1315            
          rsp_export               uvm_analysis_export                  -     @1324            
          seq_item_export          uvm_seq_item_pull_imp                -     @1442            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      monitor                      uvm_monitor                          -     @775             
        item_ar2r_port             uvm_analysis_port                    -     @844             
        item_ar_port               uvm_analysis_port                    -     @814             
        item_aw2b_port             uvm_analysis_port                    -     @834             
        item_aw_port               uvm_analysis_port                    -     @784             
        item_b_port                uvm_analysis_port                    -     @804             
        item_r_port                uvm_analysis_port                    -     @824             
        item_w_port                uvm_analysis_port                    -     @794             
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      state                        axi_state                            -     @854             
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @923             
        ar_imp                     uvm_analysis_imp_ar                  -     @893             
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @913             
        aw_imp                     uvm_analysis_imp_aw                  -     @863             
        b_imp                      uvm_analysis_imp_b                   -     @883             
        item_rtr_port              uvm_analysis_port                    -     @943             
        item_wtr_port              uvm_analysis_port                    -     @933             
        r_imp                      uvm_analysis_imp_r                   -     @903             
        w_imp                      uvm_analysis_imp_w                   -     @873             
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @962             
        rsp_export                 uvm_analysis_export                  -     @971             
        seq_item_export            uvm_seq_item_pull_imp                -     @1089            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @402             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @499             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    axi_lite_control_r             uvm_env                              -     @470             
      item_rtr_port                uvm_analysis_port                    -     @489             
      item_wtr_port                uvm_analysis_port                    -     @479             
      master                       uvm_agent                            -     @2231            
        ardrv                      uvm_driver #(REQ,RSP)                -     @2906            
          item_read_imp            uvm_analysis_port                    -     @2935            
          rsp_port                 uvm_analysis_port                    -     @2925            
          seq_item_port            uvm_seq_item_pull_port               -     @2915            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @2945            
          rsp_export               uvm_analysis_export                  -     @2954            
          seq_item_export          uvm_seq_item_pull_imp                -     @3072            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @2378            
          item_read_imp            uvm_analysis_port                    -     @2407            
          rsp_port                 uvm_analysis_port                    -     @2397            
          seq_item_port            uvm_seq_item_pull_port               -     @2387            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @2417            
          rsp_export               uvm_analysis_export                  -     @2426            
          seq_item_export          uvm_seq_item_pull_imp                -     @2544            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @2730            
          item_read_imp            uvm_analysis_port                    -     @2759            
          rsp_port                 uvm_analysis_port                    -     @2749            
          seq_item_port            uvm_seq_item_pull_port               -     @2739            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @2769            
          rsp_export               uvm_analysis_export                  -     @2778            
          seq_item_export          uvm_seq_item_pull_imp                -     @2896            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @3082            
          item_read_imp            uvm_analysis_port                    -     @3111            
          rsp_port                 uvm_analysis_port                    -     @3101            
          seq_item_port            uvm_seq_item_pull_port               -     @3091            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @3121            
          rsp_export               uvm_analysis_export                  -     @3130            
          seq_item_export          uvm_seq_item_pull_imp                -     @3248            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @2554            
          item_read_imp            uvm_analysis_port                    -     @2583            
          rsp_port                 uvm_analysis_port                    -     @2573            
          seq_item_port            uvm_seq_item_pull_port               -     @2563            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @2593            
          rsp_export               uvm_analysis_export                  -     @2602            
          seq_item_export          uvm_seq_item_pull_imp                -     @2720            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      monitor                      uvm_monitor                          -     @2053            
        item_ar2r_port             uvm_analysis_port                    -     @2122            
        item_ar_port               uvm_analysis_port                    -     @2092            
        item_aw2b_port             uvm_analysis_port                    -     @2112            
        item_aw_port               uvm_analysis_port                    -     @2062            
        item_b_port                uvm_analysis_port                    -     @2082            
        item_r_port                uvm_analysis_port                    -     @2102            
        item_w_port                uvm_analysis_port                    -     @2072            
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      state                        axi_state                            -     @2132            
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @2201            
        ar_imp                     uvm_analysis_imp_ar                  -     @2171            
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @2191            
        aw_imp                     uvm_analysis_imp_aw                  -     @2141            
        b_imp                      uvm_analysis_imp_b                   -     @2161            
        item_rtr_port              uvm_analysis_port                    -     @2221            
        item_wtr_port              uvm_analysis_port                    -     @2211            
        r_imp                      uvm_analysis_imp_r                   -     @2181            
        w_imp                      uvm_analysis_imp_w                   -     @2151            
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @2240            
        rsp_export                 uvm_analysis_export                  -     @2249            
        seq_item_export            uvm_seq_item_pull_imp                -     @2367            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @402             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @499             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    axi_master_gmem                uvm_env                              -     @408             
      item_rtr_port                uvm_analysis_port                    -     @427             
      item_wtr_port                uvm_analysis_port                    -     @417             
      monitor                      uvm_monitor                          -     @3331            
        item_ar2r_port             uvm_analysis_port                    -     @3400            
        item_ar_port               uvm_analysis_port                    -     @3370            
        item_aw2b_port             uvm_analysis_port                    -     @3390            
        item_aw_port               uvm_analysis_port                    -     @3340            
        item_b_port                uvm_analysis_port                    -     @3360            
        item_r_port                uvm_analysis_port                    -     @3380            
        item_w_port                uvm_analysis_port                    -     @3350            
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      slave                        uvm_agent                            -     @3509            
        ardrv                      uvm_driver #(REQ,RSP)                -     @4186            
          item_read_imp            uvm_analysis_port                    -     @4215            
          rsp_port                 uvm_analysis_port                    -     @4205            
          seq_item_port            uvm_seq_item_pull_port               -     @4195            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @4225            
          rsp_export               uvm_analysis_export                  -     @4234            
          seq_item_export          uvm_seq_item_pull_imp                -     @4352            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @3658            
          item_read_imp            uvm_analysis_port                    -     @3687            
          rsp_port                 uvm_analysis_port                    -     @3677            
          seq_item_port            uvm_seq_item_pull_port               -     @3667            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @3697            
          rsp_export               uvm_analysis_export                  -     @3706            
          seq_item_export          uvm_seq_item_pull_imp                -     @3824            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @4010            
          item_read_imp            uvm_analysis_port                    -     @4039            
          rsp_port                 uvm_analysis_port                    -     @4029            
          seq_item_port            uvm_seq_item_pull_port               -     @4019            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @4049            
          rsp_export               uvm_analysis_export                  -     @4058            
          seq_item_export          uvm_seq_item_pull_imp                -     @4176            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @4362            
          item_read_imp            uvm_analysis_port                    -     @4391            
          rsp_port                 uvm_analysis_port                    -     @4381            
          seq_item_port            uvm_seq_item_pull_port               -     @4371            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @4401            
          rsp_export               uvm_analysis_export                  -     @4410            
          seq_item_export          uvm_seq_item_pull_imp                -     @4528            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @3834            
          item_read_imp            uvm_analysis_port                    -     @3863            
          rsp_port                 uvm_analysis_port                    -     @3853            
          seq_item_port            uvm_seq_item_pull_port               -     @3843            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @3873            
          rsp_export               uvm_analysis_export                  -     @3882            
          seq_item_export          uvm_seq_item_pull_imp                -     @4000            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      state                        axi_state                            -     @3410            
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @3479            
        ar_imp                     uvm_analysis_imp_ar                  -     @3449            
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @3469            
        aw_imp                     uvm_analysis_imp_aw                  -     @3419            
        b_imp                      uvm_analysis_imp_b                   -     @3439            
        item_rtr_port              uvm_analysis_port                    -     @3499            
        item_wtr_port              uvm_analysis_port                    -     @3489            
        r_imp                      uvm_analysis_imp_r                   -     @3459            
        w_imp                      uvm_analysis_imp_w                   -     @3429            
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @3518            
        rsp_export                 uvm_analysis_export                  -     @3527            
        seq_item_export            uvm_seq_item_pull_imp                -     @3645            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @399             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @403             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    axi_master_gmem2               uvm_env                              -     @439             
      item_rtr_port                uvm_analysis_port                    -     @458             
      item_wtr_port                uvm_analysis_port                    -     @448             
      monitor                      uvm_monitor                          -     @4609            
        item_ar2r_port             uvm_analysis_port                    -     @4678            
        item_ar_port               uvm_analysis_port                    -     @4648            
        item_aw2b_port             uvm_analysis_port                    -     @4668            
        item_aw_port               uvm_analysis_port                    -     @4618            
        item_b_port                uvm_analysis_port                    -     @4638            
        item_r_port                uvm_analysis_port                    -     @4658            
        item_w_port                uvm_analysis_port                    -     @4628            
        checks_enable              integral                             1     'h1              
        coverage_enable            integral                             1     'h1              
      slave                        uvm_agent                            -     @4787            
        ardrv                      uvm_driver #(REQ,RSP)                -     @5464            
          item_read_imp            uvm_analysis_port                    -     @5493            
          rsp_port                 uvm_analysis_port                    -     @5483            
          seq_item_port            uvm_seq_item_pull_port               -     @5473            
          m_num_sent               integral                             32    'h0              
        arsqr                      axi_sequencer                        -     @5503            
          rsp_export               uvm_analysis_export                  -     @5512            
          seq_item_export          uvm_seq_item_pull_imp                -     @5630            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        awdrv                      uvm_driver #(REQ,RSP)                -     @4936            
          item_read_imp            uvm_analysis_port                    -     @4965            
          rsp_port                 uvm_analysis_port                    -     @4955            
          seq_item_port            uvm_seq_item_pull_port               -     @4945            
          m_num_sent               integral                             32    'h0              
        awsqr                      axi_sequencer                        -     @4975            
          rsp_export               uvm_analysis_export                  -     @4984            
          seq_item_export          uvm_seq_item_pull_imp                -     @5102            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        bdrv                       uvm_driver #(REQ,RSP)                -     @5288            
          item_read_imp            uvm_analysis_port                    -     @5317            
          rsp_port                 uvm_analysis_port                    -     @5307            
          seq_item_port            uvm_seq_item_pull_port               -     @5297            
          m_num_sent               integral                             32    'h0              
        bsqr                       axi_sequencer                        -     @5327            
          rsp_export               uvm_analysis_export                  -     @5336            
          seq_item_export          uvm_seq_item_pull_imp                -     @5454            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        rdrv                       uvm_driver #(REQ,RSP)                -     @5640            
          item_read_imp            uvm_analysis_port                    -     @5669            
          rsp_port                 uvm_analysis_port                    -     @5659            
          seq_item_port            uvm_seq_item_pull_port               -     @5649            
          m_num_sent               integral                             32    'h0              
        rsqr                       axi_sequencer                        -     @5679            
          rsp_export               uvm_analysis_export                  -     @5688            
          seq_item_export          uvm_seq_item_pull_imp                -     @5806            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
        wdrv                       uvm_driver #(REQ,RSP)                -     @5112            
          item_read_imp            uvm_analysis_port                    -     @5141            
          rsp_port                 uvm_analysis_port                    -     @5131            
          seq_item_port            uvm_seq_item_pull_port               -     @5121            
          m_num_sent               integral                             32    'h0              
        wsqr                       axi_sequencer                        -     @5151            
          rsp_export               uvm_analysis_export                  -     @5160            
          seq_item_export          uvm_seq_item_pull_imp                -     @5278            
          arbitration_queue        array                                0     -                
          lock_queue               array                                0     -                
          num_last_reqs            integral                             32    'd1              
          num_last_rsps            integral                             32    'd1              
      state                        axi_state                            -     @4688            
        ar2r_imp                   uvm_analysis_imp_ar2r                -     @4757            
        ar_imp                     uvm_analysis_imp_ar                  -     @4727            
        aw2b_imp                   uvm_analysis_imp_aw2b                -     @4747            
        aw_imp                     uvm_analysis_imp_aw                  -     @4697            
        b_imp                      uvm_analysis_imp_b                   -     @4717            
        item_rtr_port              uvm_analysis_port                    -     @4777            
        item_wtr_port              uvm_analysis_port                    -     @4767            
        r_imp                      uvm_analysis_imp_r                   -     @4737            
        w_imp                      uvm_analysis_imp_w                   -     @4707            
        avg_rate                   integral                             32    'h0              
        exp_rate                   integral                             32    'h0              
        win_size                   integral                             32    'h0              
        bqnum_for_slaseq           integral                             32    'h0              
        rq_from_model_num          integral                             32    'h0              
      vsqr                         axi_virtual_sequencer                -     @4796            
        rsp_export                 uvm_analysis_export                  -     @4805            
        seq_item_export            uvm_seq_item_pull_imp                -     @4923            
        arbitration_queue          array                                0     -                
        lock_queue                 array                                0     -                
        num_last_reqs              integral                             32    'd1              
        num_last_rsps              integral                             32    'd1              
      cfg                          axi_cfg                              -     @400             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @437             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
    fmm_reduce_kernel_virtual_sqr  fmm_reduce_kernel_virtual_sequencer  -     @632             
      rsp_export                   uvm_analysis_export                  -     @641             
      seq_item_export              uvm_seq_item_pull_imp                -     @759             
      arbitration_queue            array                                0     -                
      lock_queue                   array                                0     -                
      num_last_reqs                integral                             32    'd1              
      num_last_rsps                integral                             32    'd1              
    refm                           fmm_reduce_kernel_reference_model    -     @530             
      trans_num_idx                integral                             32    'h0              
    subsys_mon                     fmm_reduce_kernel_subsystem_monitor  -     @543             
      control_r_rtr_imp            uvm_analysis_imp_axi_rtr_control_r   -     @602             
      control_r_wtr_imp            uvm_analysis_imp_axi_wtr_control_r   -     @592             
      control_rtr_imp              uvm_analysis_imp_axi_rtr_control     -     @622             
      control_wtr_imp              uvm_analysis_imp_axi_wtr_control     -     @612             
      gmem2_rtr_imp                uvm_analysis_imp_axi_rtr_gmem2       -     @582             
      gmem2_wtr_imp                uvm_analysis_imp_axi_wtr_gmem2       -     @572             
      gmem_rtr_imp                 uvm_analysis_imp_axi_rtr_gmem        -     @562             
      gmem_wtr_imp                 uvm_analysis_imp_axi_wtr_gmem        -     @552             
      scbd                         fmm_reduce_kernel_scoreboard         -     @5893            
        refm                       fmm_reduce_kernel_reference_model    -     @530             
          trans_num_idx            integral                             32    'h0              
    refm                           fmm_reduce_kernel_reference_model    -     @530             
    fmm_reduce_kernel_virtual_sqr  fmm_reduce_kernel_virtual_sequencer  -     @632             
    fmm_reduce_kernel_cfg          fmm_reduce_kernel_config             -     @398             
      gmem_cfg                     axi_cfg                              -     @399             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @403             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      gmem2_cfg                    axi_cfg                              -     @400             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    SLAVE            
        write_latency_mode         latency_mode_enum                    32    TRANSACTION_FIRST
        read_latency_mode          latency_mode_enum                    32    TRANSACTION_FIRST
        clatency                   axi_latency                          -     @437             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      control_r_cfg                axi_cfg                              -     @401             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @468             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      control_cfg                  axi_cfg                              -     @402             
        has_checker                integral                             1     'h1              
        has_coverage               integral                             1     'h1              
        id_num                     integral                             32    'h1              
        reset_level                reset_level_enum                     32    RESET_LEVEL_LOW  
        drv_type                   drv_type_enum                        32    MASTER           
        write_latency_mode         latency_mode_enum                    32    CHANNEL_FIRST    
        read_latency_mode          latency_mode_enum                    32    CHANNEL_FIRST    
        clatency                   axi_latency                          -     @499             
          wr_latency               integral                             32    'h0              
          rd_latency               integral                             32    'h0              
      check_ena                    integral                             32    'h0              
      cover_ena                    integral                             32    'h0              
-----------------------------------------------------------------------------------------------

UVM_INFO C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "350000"
// RTL Simulation : 1 / 2 [n/a] @ "10501150000"
// RTL Simulation : 2 / 2 [n/a] @ "21480750000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 21481450 ns : File "C:/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 197.855 ; gain = 0.000
## quit
INFO: xsimkernel Simulation Memory Usage: 1054380 KB (Peak: 1054380 KB), Simulation CPU Usage: 5515 ms
INFO: [Common 17-206] Exiting xsim at Fri Oct  3 20:36:53 2025...
INFO: [COSIM 212-316] Starting C post checking ...
TB debug: full-matrix + per-iteration trace comparison

=== Test 0 ===
Original (rows=6 cols=8 t=0 tcap=64)
    1    2    3    0    0    0    0    0
    1    2    3    0    0    0    0    0
    0    0    0    4    1    2    0    0
    0    0    0   -4   -1   -2    0    0
    0    0    0    0    0    0    7    0
    0    0    0    0    0    0    0    9
CPU initial additions = 6
Kernel output (original region) (rows=6 cols=8 t=0 tcap=64)
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    7    0
    0    0    0    0    0    0    0    9
CPU reference (original region + t-space might be present in ref) (rows=6 cols=8 t=2 tcap=64)
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    7    0
    0    0    0    0    0    0    0    9
CPU final additions = 2

Kernel trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,6)
(1,0,1,1,4)
(2,2,3,-1,2)

CPU trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,6)
(1,0,1,1,4)
(2,2,3,-1,2)

TRACE MATCH: kernel and CPU have identical per-iteration sequences.
MATRIX MATCH: kernel original-region equals CPU original-region.

=== Test 1 ===
Original (rows=16 cols=32 t=0 tcap=64)
    0    0    0    0    0    0    0    0    0    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -1    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0   -1    0    0    0    0    0    0    0    0    3    0    0    0    0    4    0   -3    0    0    0    0
    0    0    1    0    0    0    0    0    0   -4    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -6    0    0    0    0    5    0    0
    0    3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0   -2    0    0    0    0   -6
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -4    0   -5    0   -4    0    0    0    0    6    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0   -2    0    0    2    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    2    0    0    0    0   -5    0    0    0    0    0
   -3    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0   -6    0    0    4    0    2    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0
    0    0    0    0   -5    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    6    0    0
    0    0   -2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -1    0    0    0    0    0    0   -6    2    0    0    0    0    0   -2    0    0    0    0    0    0    0    0   -1    0    0    0
    0    6    0    0    0    0    6    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0    0    0    0    0    0    0    0   -5    0   -4    0    6    0    0    0    0    0    0    0    3    0
CPU initial additions = 19
Kernel output (original region) (rows=16 cols=32 t=0 tcap=64)
    0    0    0    0    0    0    0    0    0    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -1    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0   -1    0    0    0    0    0    0    0    0    3    0    0    0    0    4    0   -3    0    0    0    0
    0    0    1    0    0    0    0    0    0   -4    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -6    0    0    0    0    5    0    0
    0    3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0   -2    0    0    0    0   -6
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -4    0   -5    0   -4    0    0    0    0    6    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0   -2    0    0    2    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    2    0    0    0    0   -5    0    0    0    0    0
   -3    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0   -6    0    0    4    0    2    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0
    0    0    0    0   -5    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    6    0    0
    0    0   -2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -1    0    0    0    0    0    0   -6    2    0    0    0    0    0   -2    0    0    0    0    0    0    0    0   -1    0    0    0
    0    6    0    0    0    0    6    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0    0    0    0    0    0    0    0   -5    0   -4    0    6    0    0    0    0    0    0    0    3    0
CPU reference (original region + t-space might be present in ref) (rows=16 cols=32 t=0 tcap=64)
    0    0    0    0    0    0    0    0    0    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -1    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0   -1    0    0    0    0    0    0    0    0    3    0    0    0    0    4    0   -3    0    0    0    0
    0    0    1    0    0    0    0    0    0   -4    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -6    0    0    0    0    5    0    0
    0    3    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0   -2    0    0    0    0   -6
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0   -4    0   -5    0   -4    0    0    0    0    6    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0   -2    0    0    2    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0    0    0    5    0    0    0    0    0    0    0    0    0    2    0    0    0    0   -5    0    0    0    0    0
   -3    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0    0    0    0    0   -6    0    0    4    0    2    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0
    0    0    0    0   -5    0    0    0   -5    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    6    0    0
    0    0   -2    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    4    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -1    0    0    0    0    0    0   -6    2    0    0    0    0    0   -2    0    0    0    0    0    0    0    0   -1    0    0    0
    0    6    0    0    0    0    6    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
    0    0    0    0    0   -3    0    0    0    0    0    0    0    0    0    0    0    0   -5    0   -4    0    6    0    0    0    0    0    0    0    3    0
CPU final additions = 19

Kernel trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,19)

CPU trace (iter,r1,r2,sign,adds):
(0,-1,-1,0,19)

TRACE MATCH: kernel and CPU have identical per-iteration sequences.
MATRIX MATCH: kernel original-region equals CPU original-region.

All tests completed.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 66.104 seconds; peak allocated memory: 229.441 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 10s
