

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:54:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        getTanh
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.907 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   137028|   137028|  0.685 ms|  0.685 ms|  137029|  137029|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                         |                               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                 Instance                |             Module            |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_main_Pipeline_VITIS_LOOP_32_1_fu_46  |main_Pipeline_VITIS_LOOP_32_1  |     1002|     1002|  5.010 us|  5.010 us|   1002|   1002|       no|
        |grp_getTanh_fu_58                        |getTanh                        |    67007|    67007|  0.335 ms|  0.335 ms|  67007|  67007|       no|
        |grp_inlined_fu_69                        |inlined                        |    68007|    68007|  0.340 ms|  0.340 ms|  68007|  68007|       no|
        |grp_main_Pipeline_VITIS_LOOP_44_2_fu_80  |main_Pipeline_VITIS_LOOP_44_2  |     1004|     1004|  5.020 us|  5.020 us|   1004|   1004|       no|
        +-----------------------------------------+-------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|    9980|  12520|    -|
|Memory           |        6|    -|      34|      4|    0|
|Multiplexer      |        -|    -|       -|    511|    -|
|Register         |        -|    -|      13|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    8|   10027|  13058|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    3|       9|     24|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |                 Instance                |             Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |grp_getTanh_fu_58                        |getTanh                        |        0|   0|  4790|  6055|    0|
    |grp_inlined_fu_69                        |inlined                        |        0|   0|  4793|  6142|    0|
    |grp_main_Pipeline_VITIS_LOOP_32_1_fu_46  |main_Pipeline_VITIS_LOOP_32_1  |        0|   0|    23|    64|    0|
    |grp_main_Pipeline_VITIS_LOOP_44_2_fu_80  |main_Pipeline_VITIS_LOOP_44_2  |        0|   0|    94|   125|    0|
    |mul_17ns_27s_32_4_1_U29                  |mul_17ns_27s_32_4_1            |        0|   2|    67|    32|    0|
    |mul_17ns_27s_32_4_1_U30                  |mul_17ns_27s_32_4_1            |        0|   2|    67|    32|    0|
    |mul_17ns_28s_32_4_1_U31                  |mul_17ns_28s_32_4_1            |        0|   2|    73|    35|    0|
    |mul_17ns_28s_32_4_1_U32                  |mul_17ns_28s_32_4_1            |        0|   2|    73|    35|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+
    |Total                                    |                               |        0|   8|  9980| 12520|    0|
    +-----------------------------------------+-------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U         |A_RAM_AUTO_1R1W         |        2|   0|   0|    0|  1000|   32|     1|        32000|
    |gold_U      |A_RAM_AUTO_1R1W         |        2|   0|   0|    0|  1000|   32|     1|        32000|
    |addr_out_U  |addr_out_RAM_AUTO_1R1W  |        1|   0|   0|    0|  1000|   10|     1|        10000|
    |addr_in_U   |addr_out_RAM_AUTO_1R1W  |        1|   0|   0|    0|  1000|   10|     1|        10000|
    |cosh_U      |cosh_ROM_AUTO_1R        |        0|  17|   2|    0|     5|   17|     1|           85|
    |sinh_U      |sinh_ROM_AUTO_1R        |        0|  17|   2|    0|     5|   17|     1|           85|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                        |        6|  34|   4|    0|  4010|  118|     6|        84170|
    +------------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |icmp_ln47_fu_90_p2    |      icmp|   0|  0|  13|          10|           6|
    |select_ln47_fu_96_p3  |    select|   0|  0|  10|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  23|          11|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |A_address0         |  20|          4|   10|         40|
    |A_ce0              |  20|          4|    1|          4|
    |A_d0               |  14|          3|   32|         96|
    |A_we0              |  14|          3|    1|          3|
    |addr_in_address0   |  20|          4|   10|         40|
    |addr_in_ce0        |  20|          4|    1|          4|
    |addr_in_we0        |   9|          2|    1|          2|
    |addr_out_address0  |  20|          4|   10|         40|
    |addr_out_ce0       |  20|          4|    1|          4|
    |addr_out_we0       |   9|          2|    1|          2|
    |ap_NS_fsm          |  53|         10|    1|         10|
    |cosh_address0      |  14|          3|    3|          9|
    |cosh_ce0           |  14|          3|    1|          3|
    |gold_address0      |  20|          4|   10|         40|
    |gold_ce0           |  20|          4|    1|          4|
    |gold_d0            |  14|          3|   32|         96|
    |gold_we0           |  14|          3|    1|          3|
    |grp_fu_114_ce      |  14|          3|    1|          3|
    |grp_fu_114_p0      |  14|          3|   17|         51|
    |grp_fu_114_p1      |  14|          3|   27|         81|
    |grp_fu_118_ce      |  14|          3|    1|          3|
    |grp_fu_118_p0      |  14|          3|   17|         51|
    |grp_fu_118_p1      |  14|          3|   27|         81|
    |grp_fu_122_ce      |  14|          3|    1|          3|
    |grp_fu_122_p0      |  14|          3|   17|         51|
    |grp_fu_122_p1      |  14|          3|   28|         84|
    |grp_fu_126_ce      |  14|          3|    1|          3|
    |grp_fu_126_p0      |  14|          3|   17|         51|
    |grp_fu_126_p1      |  14|          3|   28|         84|
    |sinh_address0      |  14|          3|    3|          9|
    |sinh_ce0           |  14|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 511|        106|  303|        958|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+---+----+-----+-----------+
    |                         Name                         | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                             |  9|   0|    9|          0|
    |grp_getTanh_fu_58_ap_start_reg                        |  1|   0|    1|          0|
    |grp_inlined_fu_69_ap_start_reg                        |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_32_1_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_main_Pipeline_VITIS_LOOP_44_2_fu_80_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------------------------+---+----+-----+-----------+
    |Total                                                 | 13|   0|   13|          0|
    +------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          main|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          main|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          main|  return value|
+-----------+-----+-----+------------+--------------+--------------+

