verilog work "Register_File.v"
verilog work "ipcore_dir/Data_Memory_synth.v"
verilog work "ipcore_dir/Instruction_Memory_synth.v"
