/*
; init.
; =====

;------------------------------------------------------------------------
; Author:	Franzi Edo.	The 2006-06-28
; Modifs:	Franzi Edo.	The 2014-02-25	Add 5.95ns to the PSRAM timing
;
; SVN:
; $Author:: efr               $:  Author of last commit
; $Rev:: 185                  $:  Revision of last commit
; $Date:: 2017-08-17 15:20:55#$:  Date of last commit
;
; Project:	uKOS
; Goal:		Low level init for the uKOS CSEM_VIP_746 module.
;
;			!!! This code HAS not to contain static data.
;			!!! It is called before to copy and to initialize
;			!!! the variable into the RAM.
;
;   (c) 1992-2017, Franzi Edo.
;   --------------------------
;                                              __ ______  _____
;   Franzi Edo.                         __  __/ //_/ __ \/ ___/
;   5-Route de Cheseaux                / / / / ,< / / / /\__ \
;   CH 1400 Cheseaux-NorÃ©az           / /_/ / /| / /_/ /___/ /
;                                     \__,_/_/ |_\____//____/
;   edo.franzi@ukos.ch
;
;   This program is free software: you can redistribute it and/or modify
;   it under the terms of the GNU Affero General Public License as published by
;   the Free Software Foundation, either version 3 of the License, or
;   (at your option) any later version.
;
;   This program is distributed in the hope that it will be useful,
;   but WITHOUT ANY WARRANTY; without even the implied warranty of
;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
;   GNU Affero General Public License for more details.
;
;   You should have received a copy of the GNU Affero General Public License
;   along with this program. If not, see <http://www.gnu.org/licenses/>.
;
;------------------------------------------------------------------------
*/

#include	<uKOS.h>

#define	__CACHE_I__		// With the instruction cache
#define	__CACHE_D__		// With the data cache

extern	uint32_t	_stEXRAM, _lnEXRAM;

// Module strings
// ==============

// ----------------------------------I------------I-----------------------------------------I--------------I

LOC_CONST_STRG(aStrApplication[]) =	"init         First hardware initializations.           (c) EFr-2017";
LOC_CONST_STRG(aStrHelp[])        = "Init\n"
									"====\n\n"

									"This code places in a quite state the hardware resources.\n\n";

// GPIO config macro
// -----------------

#define	CNFGPIO(port, \
				a15, a14, a13, a12, a11, a10, a9, a8, a7, a6, a5, a4, a3, a2, a1, a0, \
				b15, b14, b13, b12, b11, b10, b9, b8, b7, b6, b5, b4, b3, b2, b1, b0, \
				c15, c14, c13, c12, c11, c10, c9, c8, c7, c6, c5, c4, c3, c2, c1, c0, \
				d15, d14, d13, d12, d11, d10, d9, d8, d7, d6, d5, d4, d3, d2, d1, d0, \
				e15, e14, e13, e12, e11, e10, e9, e8, e7, e6, e5, e4, e3, e2, e1, e0, \
				f15, f14, f13, f12, f11, f10, f9, f8, f7, f6, f5, f4, f3, f2, f1, f0) \
				GPIO##port->AFR[1] =	(d15<<28) | (d14<<24) | (d13<<20) | (d12<<16) |	\
										(d11<<12) | (d10<<8)  | (d9<<4)   | (d8<<0); \
				GPIO##port->AFR[0] =	(d7<<28)  | (d6<<24)  | (d5<<20)  | (d4<<16)  |	\
										(d3<<12)  | (d2<<8)   | (d1<<4)   | (d0<<0); \
				GPIO##port->OSPEEDR =	(b15<<30) | (b14<<28) | (b13<<26) | (b12<<24) |	\
										(b11<<22) | (b10<<20) | (b9<<18)  | (b8<<16)  |	\
										(b7<<14)  | (b6<<12)  | (b5<<10)  | (b4<<8)   |	\
										(b3<<6)   | (b2<<4)   | (b1<<2)   | (b0<<0); \
				GPIO##port->OTYPER = 	(e15<<15) | (e14<<14) | (e13<<13) | (e12<<12) |	\
										(e11<<11) | (e10<<10) | (e9<<9)   | (e8<<8)   |	\
										(e7<<7)   | (e6<<6)   | (e5<<5)   | (e4<<4)   |	\
										(e3<<3)   | (e2<<2)   | (e1<<1)   | (e0<<0); \
				GPIO##port->MODER = 	(a15<<30) | (a14<<28) | (a13<<26) | (a12<<24) |	\
										(a11<<22) | (a10<<20) | (a9<<18)  | (a8<<16)  |	\
										(a7<<14)  | (a6<<12)  | (a5<<10)  | (a4<<8)   |	\
										(a3<<6)   | (a2<<4)   | (a1<<2)   | (a0<<0); \
				GPIO##port->PUPDR =		(c15<<30) | (c14<<28) | (c13<<26) | (c12<<24) |	\
										(c11<<22) | (c10<<20) | (c9<<18)  | (c8<<16)  |	\
										(c7<<14)  | (c6<<12)  | (c5<<10)  | (c4<<8)   |	\
										(c3<<6)   | (c2<<4)   | (c1<<2)   | (c0<<0); \
				GPIO##port->ODR =		(f15<<15) | (f14<<14) | (f13<<13) | (f12<<12) |	\
										(f11<<11) | (f10<<10) | (f9<<9)   | (f8<<8)   |	\
										(f7<<7)   | (f6<<6)   | (f5<<5)   | (f4<<4)   |	\
										(f3<<3)   | (f2<<2)   | (f1<<1)   | (f0<<0);

// Prototypes
// ==========

static			void	_GPIO_Configuration(void);
static			void	_RCC_Configuration(void);
static			void	_FMC_Configuration(void);
static			void	_FPU_Configuration(void);
static			void	_CACHE_Enable(void);
		inline	void	cache_D_Enable(void);
		inline	void	cache_D_Disable(void);
		inline	void	cache_D_Invalidate(void);
		inline	void	cache_D_Clean(void);
		inline	void	cache_I_Enable(void);
		inline	void	cache_I_Disable(void);
		inline	void	cache_I_Invalidate(void);

// Module specifications (See the uKOS_module.h)
// =============================================

MODULE(Init, KIDSTARTUP, KINITNUM, NULL, "1.0", (1<<BSHOW));

/*
 * \brief init_init
 *
 * - Initialize some basic periphs
 * - GPIO, watchdog, SDRAM
 *
 * \param[in]	-
 * \param[out]	-
 *
 */
void	init_init(void) {
	
	_GPIO_Configuration();			// GPIO Config
	_RCC_Configuration();			// Clock Config
	_FMC_Configuration();			// FMC Config
	_FPU_Configuration();			// FPU Enabled
	_CACHE_Enable();				// Enable the instruction/data cache
}

/*
 * \brief _FPU_Configuration
 *
 * - Enable the FPU
 *
 */
static	void	_FPU_Configuration(void) {

	SCB->CPACR |= ((SCB_CPACR_FPAF<<20) | (SCB_CPACR_FPAF<<22));	// Set CP10 and CP11 Full Access
	FPU->FPCCR |= ((1<<FPU_FPCCR_ASPEN) | (1<<FPU_FPCCR_LSPEN));	// Lazy stacking enable
}

/*
 * \brief _GPIO_Configuration
 *
 * - GPIO configuration
 *
 */
static	void	_GPIO_Configuration(void) {

	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;		// Turn on the GPIOA
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;		// Turn on the GPIOB
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;		// Turn on the GPIOC
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIODEN;		// Turn on the GPIOD
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOEEN;		// Turn on the GPIOE
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOFEN;		// Turn on the GPIOF
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOGEN;		// Turn on the GPIOG
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOHEN;		// Turn on the GPIOH
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOIEN;		// Turn on the GPIOI

// Init all the GPIO A, B, C, D, E, F, G, H, I

// PA00, AL,  50-MHz, Push-pull	USART4_TX	AF8
// PA01, AL,  50-MHz, Pull-up	USART4_RX	AF8
// PA02, AL,  50-MHz, Push-pull	USART2_TX	AF7
// PA03, AL,  50-MHz, Pull-up	USART2_RX	AF7
// PA04, OU,  50-MHz, Push-pull	-			AF15
// PA05, OU,  50-MHz, Push-pull	-			AF15
// PA06, AL,  50-MHz, Push-pull	DCMI_PIXCK	AF13
// PA07, OU,  50-MHz, Push-pull	-			AF15
// PA08, IN,  50-MHz, Pull-up	IO0			AF15
// PA09, IN,  50-MHz, Pull-up	VBUS_FS		AF15
// PA10, AL,  50-MHz, Pull-up	USART1_RX	AF7
// PA11, IN,  50-MHz, Pull-up	OTG_DM!!	AF15
// PA12, IN,  50-MHz, Pull-up	OTG_DP!!	AF15
// PA13, AL,  50-MHz, Pull-up 	TMS			AF0
// PA14, AL,  50-MHz, Pull-down TCK			AF0
// PA15, AL,  50-MHz, Pull-up	TDI			AF0

	CNFGPIO(A,KAL,KAL,KAL,KIN,KIN,KAL,KIN,KIN,KOU,KAL,KOU,KOU,KAL,KAL,KAL,KAL,
			  K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,
			  KPU,KPD,KPU,KPU,KPU,KPU,KPU,KPU,KNO,KNO,KNO,KNO,KPU,KNO,KPU,KNO,
			  A00,A00,A00,A15,A15,A07,A15,A15,A15,A13,A15,A15,A07,A07,A08,A08,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0);

// PB00, OU,  50-MHz, Push-pull	OI2			AF15
// PB01, OU,  50-MHz, Push-pull	OI3			AF15
// PB02, IN,  50-MHz, Pull-up	Boot1		AF15
// PB03, AL,  50-MHz, Push-pull	TDO			AF0
// PB04, IN,  50-MHz, Pull-up	NJTRST		AF0
// PB05, OU,  50-MHz, Push-pull	-			AF15
// PB06, AL,  50-MHz, Push-pull	USART1_TX	AF7
// PB07, IN,  50-MHz, Pull-up	-			AF15
// PB08, AL,  50-MHz, Open DU	I2C1_SCL	AF4
// PB09, AL,  50-MHz, Open DU	I2C1_SDA	AF4
// PB10, AL,  50-MHz, Push-pull	USART3_TX	AF7
// PB11, AL,  50-MHz, Pull-up	USART3_RX	AF7
// PB12, OU,  50-MHz, Push-pull	SPI2_NSS	AF15	/BSELEEPROM
// PB13, AL,  50-MHz, Push-pull	SPI2_SCK	AF5
// PB14, AL,  50-MHz, Pull-up	SPI2_MISO	AF5
// PB15, AL,  50-MHz, Push-pull	SPI2_MOSI	AF5

	CNFGPIO(B,KAL,KAL,KAL,KOU,KAL,KAL,KAL,KAL,KIN,KAL,KOU,KIN,KAL,KIN,KOU,KOU,
			  K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,
			  KNO,KPU,KNO,KNO,KPU,KNO,KPU,KPU,KPU,KNO,KNO,KPU,KNO,KPU,KNO,KNO,
			  A05,A05,A05,A15,A07,A07,A04,A04,A15,A07,A15,A00,A00,A15,A15,A15,
			  KPP,KPP,KPP,KPP,KPP,KPP,KOD,KOD,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  0,  0,  1,  0,  0,  1,  1,  0,  0,  0,  0,  0,  0,  0,  0);

// PC00, AL,  99-MHz, Push-pull	SDNWE		AF12
// PC01, OU,  50-MHz, Pull-up	-			AF15
// PC02, IN,  50-MHz, Pull-up	-			AF15
// PC03, OU,  50-MHz, Push-pull	-			AF15
// PC04, OU,  50-MHz, Push-pull	-			AF15
// PC05, OU,  50-MHz, Push-pull	OI4			AF15
// PC06, OU,  50-MHz, Push-pull	ICTRX_GPIO1	AF15
// PC07, OU,  50-MHz, Push-pull	ICTRX_GPIO2	AF15
// PC08, OU,  50-MHz, Push-pull	ICTRX_GPIO3	AF15
// PC09, OU,  50-MHz, Push-pull	ICTRX_nRZ	AF15
// PC10, AL,  50-MHz, Push-pull	SPI3_SCK	AF6
// PC11, AL,  50-MHz, Pull-up	SPI3_MISO	AF6
// PC15, AL,  50-MHz, Push-pull	SPI3_MOSI	AF6
// PC13, OU,  50-MHz, Push-pull	-			AF15
// PC14, AL,  50-MHz, -			OSC			AF0
// PC15, AL,  50-MHz, -			OSC			AF0

	CNFGPIO(C,KAL,KAL,KOU,KAL,KAL,KAL,KOU,KOU,KOU,KOU,KOU,KOU,KOU,KIN,KOU,KAL,
			  K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K99,
			  KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KPU,KNO,KNO,
			  A00,A00,A15,A06,A06,A06,A15,A15,A15,A15,A15,A15,A15,A15,A15,A12,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0);

// PD00, AL,  99-MHz, Push-pull	FMC_D2		AF12
// PD01, AL,  99-MHz, Push-pull	FMC_D3		AF12
// PD02, OU,  50-MHz, Push-pull	-			AF15
// PD03, OU,  50-MHz, Push-pull	-			AF15
// PD04, OU,  50-MHz, Push-pull	-			AF15
// PD05, OU,  50-MHz, Push-pull	-			AF15
// PD06, OU,  50-MHz, Push-pull	SPI3_NSS	AF15
// PD07, OU,  50-MHz, Push-pull	-			AF15
// PD08, AL,  99-MHz, Push-pull	FMC_D13		AF12
// PD09, AL,  99-MHz, Push-pull	FMC_D14		AF12
// PD10, AL,  99-MHz, Push-pull	FMC_D15		AF12
// PD11, IN,  50-MHz, Pull-up	IO04		AF15
// PD12, OU,  50-MHz, Push-pull	LED0		AF15
// PD13, OU,  50-MHz, Push-pull	LED1		AF15
// PD14, AL,  99-MHz, Push-pull	FMC_D0		AF12
// PD15, AL,  99-MHz, Push-pull	FMC_D1		AF12

	CNFGPIO(D,KAL,KAL,KOU,KOU,KIN,KAL,KAL,KAL,KOU,KOU,KOU,KOU,KOU,KOU,KAL,KAL,
			  K99,K99,K50,K50,K50,K99,K99,K99,K50,K50,K50,K50,K50,K50,K99,K99,
			  KNO,KNO,KNO,KNO,KPU,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,
			  A12,A12,A15,A15,A15,A12,A12,A12,A15,A15,A15,A15,A15,A15,A12,A12,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  0,  1,  1,  0,  0,  0,  0,  0,  1,  0,  0,  0,  0,  0,  0);

// PE00, AL,  99-MHz, Push-pull	FMC_NBL0	AF12
// PE01, AL,  99-MHz, Push-pull	FMC_NBL1	AF12
// PE02, AL,  50-MHz, Pull-up	SPI4_SCK	AF05
// PE03, OU,  50-MHz, Push-pull	-			AF15
// PE04, AL,  50-MHz, Pull-up	SPI4_NSS	AF05
// PE05, AL,  50-MHz, Pull-up	SPI4_MISO	AF05
// PE06, AL,  50-MHz, Pull-up	SPI4_MOSI	AF05
// PE07, AL,  99-MHz, Push-pull	FMC_D4		AF12
// PE08, AL,  99-MHz, Push-pull	FMC_D5		AF12
// PE09, AL,  99-MHz, Push-pull	FMC_D6		AF12
// PE10, AL,  99-MHz, Push-pull	FMC_D7		AF12
// PE11, AL,  99-MHz, Push-pull	FMC_D8		AF12
// PE12, AL,  99-MHz, Push-pull	FMC_D9		AF12
// PE13, AL,  99-MHz, Push-pull	FMC_D10		AF12
// PE14, AL,  99-MHz, Push-pull	FMC_D11		AF12
// PE15, AL,  99-MHz, Push-pull	FMC_D12		AF12

	CNFGPIO(E,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KOU,KAL,KAL,KAL,
			  K99,K99,K99,K99,K99,K99,K99,K99,K99,K50,K50,K50,K50,K50,K99,K99,
			  KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KPU,KPU,KPU,KNO,KPU,KPU,KPU,
			  A12,A12,A12,A12,A12,A12,A12,A12,A12,A05,A05,A05,A15,A05,A12,A12,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0);

// PF00, AL,  99-MHz, Push-pull	FMC_A0		AF12
// PF01, AL,  99-MHz, Push-pull	FMC_A1		AF12
// PF02, AL,  99-MHz, Push-pull	FMC_A2		AF12
// PF03, AL,  99-MHz, Push-pull	FMC_A3		AF12
// PF04, AL,  99-MHz, Push-pull	FMC_A4		AF12
// PF05, AL,  99-MHz, Push-pull	FMC_A5		AF12
// PF06, OU,  50-MHz, Push-pull	SPI5_NSS1	AF15	/BSELMAGNETO
// PF07, AL,  50-MHz, Push-pull	SPI5_SCK	AF5
// PF08, AL,  50-MHz, Pull-up	SPI5_MISO	AF5
// PF09, AL,  50-MHz, Push-pull	SPI5_MOSI	AF5
// PF10, OU,  50-MHz, Push-pull	-			AF15
// PF11, AL,  99-MHz, Push-pull	SDNRAS		AF12
// PF12, AL,  99-MHz, Push-pull	FMC_A6		AF12
// PF13, AL,  99-MHz, Push-pull	FMC_A7		AF12
// PF14, AL,  99-MHz, Push-pull	FMC_A8		AF12
// PF15, AL,  99-MHz, Push-pull	FMC_A9		AF12

	CNFGPIO(F,KAL,KAL,KAL,KAL,KAL,KOU,KAL,KAL,KAL,KOU,KAL,KAL,KAL,KAL,KAL,KAL,
			  K99,K99,K99,K99,K99,K50,K50,K50,K50,K50,K99,K99,K99,K99,K99,K99,
			  KNO,KNO,KNO,KNO,KNO,KNO,KNO,KPU,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,
			  A12,A12,A12,A12,A12,A15,A05,A05,A05,A15,A12,A12,A12,A12,A12,A12,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,  0,  0,  0,  0,  0,  0);

// PG00, AL,  99-MHz, Push-pull	FMC_A10		AF12
// PG01, AL,  99-MHz, Push-pull	FMC_A11		AF12
// PG02, AL,  99-MHz, Push-pull	FMC_A12		AF12
// PG03, IN,  50-MHz, Pull-up	IO3			AF15
// PG04, AL,  99-MHz, Push-pull	BA0			AF12
// PG05, AL,  99-MHz, Push-pull	BA1			AF12
// PG06, IN,  50-MHz, Pull-up	IO1			AF15
// PG07, IN,  50-MHz, Pull-up	IO2			AF15
// PG08, AL,  99-MHz, Push-pull	SDCLK		AF12
// PG09, IN,  50-MHz, Pull-up	INT_IMU		AF15	/BINTIMU
// PG10, OU,  50-MHz, Push-pull	-			AF15
// PG11, OU,  50-MHz, Push-pull	-			AF15
// PG12, OU,  50-MHz, Push-pull	-			AF15
// PG13, OU,  50-MHz, Push-pull	-			AF15
// PG14, OU,  50-MHz, Push-pull	SPI5_NSS1	AF15	/BSELACCELERO
// PG15, AL,  99-MHz, Push-pull	SDNCAS		AF12

	CNFGPIO(G,KAL,KOU,KOU,KOU,KOU,KOU,KIN,KAL,KIN,KIN,KAL,KAL,KIN,KAL,KAL,KAL,
			  K99,K50,K50,K50,K50,K50,K50,K99,K50,K50,K99,K99,K50,K99,K99,K99,
			  KNO,KNO,KNO,KNO,KNO,KNO,KPU,KNO,KPU,KPU,KNO,KNO,KPU,KNO,KNO,KNO,
			  A12,A15,A15,A15,A15,A15,A15,A12,A15,A15,A12,A12,A15,A12,A12,A12,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  1,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0);

// PH00, AL,  50-MHz, -			OSC			AF0
// PH01, AL,  50-MHz, -			OSC			AF0
// PH02, OU,  50-MHz, Push-pull	BSTANDBY	AF15	BSTANDBY
// PH03, OU,  50-MHz, Push-pull	BEXPOSUR	AF15	BEXPOSUR
// PH04, AL,  50-MHz, Open DU	I2C2_SCL	AF4
// PH05, AL,  50-MHz, Open DU	I2C2_SDA	AF4
// PH06, AL,  99-MHz, Push-pull	SDNEE1		AF12
// PH07, AL,  99-MHz, Push-pull	SDCKE1		AF12
// PH08, AL,  50-MHz, Push-pull	DCMI_HSYNC	AF13
// PH09, AL,  50-MHz, Push-pull	DCMI_D0		AF13
// PH10, AL,  50-MHz, Push-pull	DCMI_D1		AF13
// PH11, AL,  50-MHz, Push-pull	DCMI_D2		AF13
// PH12, AL,  50-MHz, Push-pull	DCMI_D3		AF13
// PH13, OU,  50-MHz, Push-pull	-			AF15
// PH14, AL,  50-MHz, Push-pull	DCMI_D4		AF13
// PH15, OU,  50-MHz, Push-pull	-			AF15

	CNFGPIO(H,KOU,KAL,KOU,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KAL,KOU,KOU,KAL,KAL,
			  K50,K50,K50,K50,K50,K50,K50,K50,K99,K99,K50,K50,K50,K50,K50,K50,
			  KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KPU,KPU,KNO,KNO,KNO,KNO,
			  A15,A13,A15,A13,A13,A13,A13,A13,A12,A12,A04,A04,A15,A15,A00,A00,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KOD,KOD,KPP,KPP,KPP,KPP,
			  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  1,  1,  0,  1,  0,  0);

// PI00, OU,  50-MHz, Push-pull	-			AF15
// PI01, AL,  50-MHz, Push-pull	DCMI_D8		AF13
// PI02, AL,  50-MHz, Push-pull	DCMI_D9		AF13
// PI03, OU,  50-MHz, Push-pull	-			AF15
// PI04, AL,  50-MHz, Push-pull	DCMI_D5		AF13
// PI05, AL,  50-MHz, Push-pull	DCMI_VSYNC	AF13
// PI06, AL,  50-MHz, Push-pull	DCMI_D6		AF13
// PI07, AL,  50-MHz, Push-pull	DCMI_D7		AF13
// PI08, OU,  50-MHz, Push-pull	-			AF15
// PI09, OU,  50-MHz, Push-pull	-			AF15
// PI10, OU,  50-MHz, Push-pull	BCLK_EN		AF15	BCLK_EN
// PI11, OU,  50-MHz, Push-pull	BDEN_AG		AF15	BDEN_AG
// PI12, OU,  50-MHz, Push-pull	-			AF15
// PI13, OU,  50-MHz, Push-pull	-			AF15
// PI14, OU,  50-MHz, Push-pull	-			AF15
// PI15, OU,  50-MHz, Push-pull	-			AF15

	CNFGPIO(I,KOU,KOU,KOU,KOU,KOU,KOU,KOU,KOU,KAL,KAL,KAL,KAL,KOU,KAL,KAL,KOU,
			  K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,K50,
			  KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,KNO,
			  A15,A15,A15,A15,A15,A15,A15,A15,A13,A13,A13,A13,A15,A13,A13,A15,
			  KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,KPP,
			  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0,  0);
}

/*
 * \brief _RCC_Configuration
 *
 * - Clock, PLL configuration
 *   - The system Clock is configured as follow : 
 *     - System Clock source            = PLL (HSE)
 *     - SYSCLK(Hz)                     = 216000000
 *     - HCLK(Hz)                       = 216000000
 *     - AHB Prescaler                  = 1
 *     - APB1 Prescaler                 = 8
 *     - APB2 Prescaler                 = 4
 *     - HSE Frequency(Hz)              = 16000000
 *     - PLL_M                          = 16
 *     - PLL_N                          = 432
 *     - PLL_P                          = 2
 *     - PLL_Q                          = 9
 *     - VDD(V)                         = 3.3
 *     - Main regulator output voltage  = Scale1 mode
 *     - Flash Latency(WS)              = 7
 *
 */
static	void	_RCC_Configuration(void) {

	RCC->CR      |= 0x00010001;							// HSI & HSE on
	RCC->CFGR     = 0x00000000;							// Reset CFGR register
	RCC->CR      &= 0xFEF7FFFF;							// Reset CSSON and PLLON bits
	RCC->PLLCFGR  = 0x24003010;							// Reset PLLCFGR register
	RCC->CR      &= 0xFFFBFFFF;							// Reset HSEBYP bit
	RCC->CIR      = 0x00000000;							// Disable all interrupts
			
// Activate the ART + 7ws (OK for 216-MHz)			
			
	FLASH->ACR = FLASH_ACR_ARTEN						// Activate the ART
			   | FLASH_ACR_PRFTEN						// Prefetch enable
			   | FLASH_ACR_LATENCY_7WS;					// 7 wait states

// For f(ck in) = 16-MHz
// f(out) = f(vco) / P			f(out) = 216-MHz, P = 2		---> f(vco) = 432-MHz
// f(vco) = f(ck in) * (N/M)	N/M = 432/16 = 27			---> N = 432, M = 16
// f(usb) = f(vco) / Q			Q = 9						---> f(usb) = 48-MHz

	RCC->PLLCFGR = 0x20000000							// Init the register
				 | (9<<24)								// Q = 9
				 | (1<<22)								// HSE as a PLL source
				 | (0<<16)								// P = 2
				 | (432<<6)								// N = 432
				 | (16<<0);								// M = 16
			
	RCC->CFGR = (0<<30)									// Sysclk selected
			  | (0<<27)									// MCO2 (no division)
			  | (4<<24)									// MCO1 216/2 = 108-MHz
			  | (0<<23)									// I2S uses a PLL
			  | (3<<21)									// MCO1, PLL source
			  | (0<<16)									// No RTC clock
			  | (4<<13)									// APB2 bus @ 216/2 = 108-MHz
			  | (5<<10)									// APB1 bus @ 216/4 = 54-MHz
			  | (0<<4)									// HPRE bus @ 216-MHz
			  | (2<<0)									// PLL used as a Sysclk
			  | (0<<0);									// HSI selected as a system clock in a special conditions

	RCC->CR &= 0xFFFFFFFE;								//
	RCC->CR |= (1<<24);									// PLL on

	RCC->APB1ENR |= RCC_APB1ENR_PWREN;					//
	PWR->CR1	 |= PWR_CR_ODEN;						// Activate the overdrive

	while (!(RCC->CR & (1<<25)));
}

/*
 * \brief _FMC_Configuration
 *
 * - FMC configuration
 *
 */
static	void	_FMC_Configuration(void) {
	volatile	uint32_t	i, *memory;

    RCC->AHB3ENR |= RCC_AHB3ENR_FSMCEN;					// Turn on the FSMCEN

	for (i = 0; i < 1000; i++);

// FMC bank 5-6 & CE1 configuration in the synchronous mode
// - SDRAM is a IS42S16400J-7 speed grade, connected to bank 2 (0xD0000000)
//   Some bits in SDCR[1] are don't care, and the have to be set in SDCR[0],
//   they aren't just don't care, the controller will fail if they aren't at 0

	FMC_Bank5_6->SDCR[0] = (1<<12)						// Burst (see SDRam mode register)
						 | (2<<10);						// SDRAM runs @ 108-MHz

	FMC_Bank5_6->SDCR[1] = (0<<9)						// Write allowed
						 | (2<<7)						// CAS latency 2 cycles
						 | (1<<6)						// 4 internal banks
						 | (1<<4)						// 16-bit data bus
						 | (1<<2)						// 12-bit row address
						 | (0<<0);						// 8-bit column address
	
// One SDRAM clock cycle is 1/108-MHz = 9.25-ns
// Some bits in SDTR[1] are don't care, and the have to be set in SDTR[0],
// they aren't just don't care, the controller will fail if they aren't at 0

	FMC_Bank5_6->SDTR[0] = ((2-1)<<20)					// 2 cycle TRP (18.5-ns > 15-ns)
						 | ((7-1)<<12);					// 7 cycle TRC (64.75-ns > 63-ns)

	FMC_Bank5_6->SDTR[1] = ((2-1)<<24)					// 2 cycle TRCD (18.5-ns > 15-ns)
						 | ((3-1)<<16)					// 3 cycle TWR
						 | ((5-1)<<8)					// 5 cycle TRAS (46.25-ns > 42-ns)
						 | ((8-1)<<4)					// 8 cycle TXSR (74-ns > 70-ns)
						 | ((2-1)<<0);					// 2 cycle TMRD

	FMC_Bank5_6->SDCMR = (1<<3)							// Command on bank 2
					   | (1<<0);						// MODE = 001, Clock Configuration Enable

	while (FMC_Bank5_6->SDSR & FMC_SDSR_BUSY);			// Waiting for the ready

// ST and SDRAM datasheet agree a delay > 100-us

	for (i = 0; i < 10000000; i++);

	FMC_Bank5_6->SDCMR = (1<<3)							// Command on bank 2
					   | (2<<0);						// MODE = 010, PALL (âAll Bank Prechargeâ) command

	while (FMC_Bank5_6->SDSR & FMC_SDSR_BUSY);			// Waiting for the ready

	FMC_Bank5_6->SDCMR = ((2-1)<<5)         			// NRFS = 2 SDRAM datasheet says "at least two AUTO REFRESH cycles"
					   | (1<<3)							// Command on bank 2
					   | (3<<0);						// MODE = 011, Auto-refresh command

	while (FMC_Bank5_6->SDSR & FMC_SDSR_BUSY);			// Waiting for the ready

// SDRam mode register
// Mode: 11 10 09 08   07 06 05 04   03 02 01 00
//        -  -  1  0    0  0  1  0    0  0  0  0
//
// M9      = 1		Single location access
// M8 - M7 = 00		Standard operation
// M6 - M4 = 010	CAS latency 2
// M3	   = 0		Sequential
// M2 - M0 = 011	Burst length 8

	FMC_Bank5_6->SDCMR = (0x220<<9)						// MRD = 0x220: CAS latency = 2 burst len = 1
					   | (1<<3)							// Command on bank 2
					   | (4<<0);						// MODE = 100, Load Mode Register

	while (FMC_Bank5_6->SDSR & FMC_SDSR_BUSY);			// Waiting for the ready

// 64-ms/4096 = 15.625-us
// 15.625-us * 108-MHz = 1688-20 = 1668

	FMC_Bank5_6->SDRTR = (1668<<1);						// Refresh timer count
	while (FMC_Bank5_6->SDSR & FMC_SDSR_BUSY);			// Waiting for the ready

// New attributes for the SDRAM area (0xD0000000)
// Change the attribute only in the executable area

	MPU->CTRL = 0x00000000;								// Disable the MPU
	MPU->RNR  = 0x00000000;								// Region 0
	MPU->RBAR = 0xD0000000 | (1<<4) | (0<<0);			// Address, valid & region 0
	MPU->RASR = (0<<28)									// Instruction fetches enabled
			  | (3<<24)									// Full access
			  | (0<<19)									// TEX: 000 Memory attribute
			  | (1<<18)									// S: 1
			  | (1<<17)									// C: 1
			  | (0<<16)									// B: 0 sharable, Normal, outer and inner write-through, no write allocate
			  | (0<<8)									// Corresponding sub-region is enabled
			  | (22<<1)									// 8-MB
			  | (1<<0);									// Region enable

	MPU->CTRL = (1<<2)									// Enable the usage of all the default map
			  | (0<<1)									// MPU is disabled during the fault
			  | (1<<0);									// MPU enabled

	MEMO_SYNC_BARRIER;
	DATA_SYNC_BARRIER;
	INST_SYNC_BARRIER;

// Enable branch prediction
// Normally not necessary (always on)

	SCB->CCR |= (1<<18); 
	DATA_SYNC_BARRIER;

// Clear the SDRAM

	memory = (volatile uint32_t *)&_stEXRAM;
	for (i = 0; i < (uint32_t)&_lnEXRAM; i += 4) {
		*memory++ = 0x00000000;
	}
}

/*
 * \brief _CACHE_Enable
 *
 * - Enable the L1 instruction & the data caches
 *
 */
static	void	_CACHE_Enable(void) {

	#if (defined(__CACHE_I__))
	cache_I_Enable();
	#endif

	#if (defined(__CACHE_D__))
	cache_D_Enable();
	#endif

}

#include 	<model_cache.cm>

