[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of AD8605ART-REEL production of ANALOG DEVICES from the text:Precision, Low Noise, CMOS, Rail-to-Rail, \nInput/Output Operational Amplifiers\nData Sheet AD8605 /AD8606 /AD8608\nRev.\n O Document Feedback \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. O\nne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2002–2017 Analog Devices, Inc. All rights reserved. \nTechnical Support  www.analog.com   FEATURES \nLow offset voltage: 65 μV maximum \nLow input bias currents: 1 pA maximum Low noise: 8 nV/√Hz Wide bandwidth: 10 MHz High open-loop gain: 1000 V/mV Unity gain stable Single-supply operation: 2.7 V to 5.5 V 5-ball WLCSP for single ( AD8605) and 8-ball WLCSP for  \ndual ( AD8606) \nAPPLICATIONS \nPhotodiode amplification Battery-powered instrumentation Multipole filters Sensors Barcode scanners Audio \nGENERAL DESCRIPTION \nThe AD8605 , AD8606, and AD86081 are single, dual, and quad \nrail-to-rail input and output, single-supply amplifiers. They \nfeature very low offset voltage, low input voltage and current \nnoise, and wide signal bandwidth. They use the Analog Devices, \nInc. patented DigiTrim® trimming technique, which achieves \nsuperior precision without laser trimming. \nThe combination of low offsets, low noise, very low input bias \ncurrents, and high speed makes these amplifiers useful in a  wide variety of applications. Filters, integrators, photodiode amplifiers, and high impedance sensors all benefit from the \ncombination of performance features. Audio and other ac \napplications benefit from the wide bandwidth and low distortion. Applications for these amplifiers include optical control loops, portable and loop-powered instrumentation,  \nand audio amplification for portable devices. \nThe AD8605 , AD8606, and AD8608 are specified over the \nextended industrial temperature range (−40°C to +125°C). The \nAD8605 single is available in 5-lead SOT-23 and 5-ball WLCSP \npackages. The AD8606 dual is available in an 8-lead MSOP , an \n8-ball WLSCP , and a narrow SOIC surface-mounted package. The AD8608 quad is available in a 14-lead TSSOP package and \na narrow 14-lead SOIC package. The 5-ball and 8-ball WLCSP offer the smallest available footprint for any surface-mounted \noperational amplifier. The WLCSP , SOT-23, MSOP , and TSSOP \nversions are available in tape-and-reel only. \n1 Protected by U.S. Patent No. 5,969,657. PIN CONFIGURATIONS \n1\n2\n35\n4–IN +INV+ OUTAD8605\nTOP VIEW\n(Not to Scale)V–\n02731-001\n02731-057\nTOP VIEW\n(BALL SIDE DOWN)BALL A1\nCORNER\nA1 A2 A3\nB1 B3\nC1 C2 C3\nAD8606+INA V– +INB–INA –INBOUTA V+ OUTB\nFigure 1. 5-Lead SOT-23 (RJ Suffix) Figure 2. 8-Ball WLCSP (CB Suffix)  \nAD8605 ONLYOUT V+\nV–\n+IN –IN1\n35\n42TOP VIEW\n(BUMP SIDE DOWN)\n02731-006–IN A\n+IN A\nV+\n+IN B\n–IN B\nOUT BOUT D\n–IN D+IN D\nV–\n+IN C\n–IN C\nOUT COUT A\n1\n23456714\n13\n1211\n10\n9\n8\n02731-004AD8608\nTOP VIEW\n(Not to Scale)\nFigure 3. 5-Ball WLCSP (CB Suffix) Figure 4. 14-Lead SOIC_N (R Suffix) \n–IN A\n+IN A\nV–OUT B\n–IN B+IN BV+\n18 OUT A\n45\n02731-003AD8606\nTOP VIEW\n(Not to Scale)OUT A\n–IN A\n+IN A\nV+\n+IN B\n–IN B\nOUT B–IN D\n+IN D\nV–OUT D\n–IN C\nOUT C+IN C14\n81\n7\n02731-002AD8608\nTOP VIEW\n(Not to Scale)\nFigure 5. 8-Lead MSOP (RM Suffix), \n8-Lead SOIC_N (R Suffix) Figure 6. 14-Lead TSSOP (RU Suffix) \n \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 2 of 24 TABLE OF CONTENTS  \nFeatures  .............................................................................................. 1  \nApplications  ....................................................................................... 1  \nGeneral Description  ......................................................................... 1  \nPin Configurations  ........................................................................... 1  \nRevision History  ............................................................................... 2  \n5 V Electrical Specifications  ............................................................ 4  \n2.7 V Electrical Specifications  ......................................................... 6  \nAbsolute Maximum Ratings  ............................................................ 8  \nESD Caution  .................................................................................. 8  \nTypical Performance Characteristics  ............................................. 9  \nApplications Information  .............................................................. 16 \nOutp ut Phase Reversal  ............................................................... 16 \nMaximum Power Dissipation  ................................................... 16 \nInput Overvoltage Protection  ................................................... 16 THD + Noise  ............................................................................... 16 \nTotal Noise Incl uding Source Resistors ................................... 17 \nChannel Separation  .................................................................... 17 \nCapacitive Load Drive  ............................................................... 17 \nLight Sensitivity  .......................................................................... 18 \nWLCSP Asse mbly Considerations  ........................................... 18 \nI-V Conversion Applications  ........................................................ 19 \nPhotodiode Preamplifier Applications  .................................... 19 \nAudio and PDA Applications  ................................................... 19 \nInstrumentation Amplifiers  ...................................................... 20 \nDAC Conversion  ........................................................................ 20 \nOutline Dimensions  ....................................................................... 21 \nOrdering G uide  .......................................................................... 24 \nREVISION HISTORY\n11/2017— Rev. N to Rev. O  \nAdded Figure 44 and Figure 45; Renumbered Sequentially  ..... 15 \nChanges to Figure 51  ...................................................................... 17 \nChanges to Ordering Guide  .......................................................... 24 \n4/2013 —Re\nv. M to Rev. N  \nChanges to Input Overvoltage Section and THD + Noise \nSection  .............................................................................................. 16 \nChanges to Total Noise Including Source Resistors Section  .......... 17 \nUpdated Outline Dimensions  ....................................................... 24 \n2/2013— Re\nv. L to Rev. M \nUpdated Outline Dimensions  ....................................................... 21 \nChanges to Ordering Guide  .......................................................... 24 \n2/2012 —Re\nv. K to Rev. L  \nChange d Functional  Block Diagrams Section  to Pin \nConfiguration Section  ...................................................................... 1 \nChanges to Figure 11 ........................................................................ 9 \nAdded Figure 33  .............................................................................. 13 \n8/2011— Re\nv. J to Rev. K \nChanges to Figure 20  ........................................................................ 2 \nUpdate d Ou tline Dimensions  ....................................................... 20 \nChanges to Ordering Guide  .......................................................... 23 \n8/2010 —Re\nv. I to Rev. J  \nChang es to Figure 10 and Figure 11 ............................................... 9 \nChanges to Figure 15  ...................................................................... 10 \nChanges to Figure 36  ...................................................................... 13 \nChanges to Figure 42  ...................................................................... 14 \nUpdated Outline Dimensions  ....................................................... 20 \nChanges to Ordering Guide  .......................................................... 23 9/2008 —Rev. H to Rev. I  \nChanges to Input Overvoltage Protection Section ..................... 15 \nChanges to Ordering Guide  .......................................................... 22 \n2/2008 —Re\nv. G to Rev. H  \nChanges to Features  .......................................................................... 1 \nChanges to Table 1 ............................................................................. 4 Changes to Table 2  ............................................................................. 6 \nChanges to Figure 11  ......................................................................... 9 \nChanges to Figure 13, Fig ure 14, and Figure 16 Captions  ........ 10 \nChanges to Figure 15, Figure 17, and Figure 18 ......................... 10 \nChanges to Fig ure 34 and Figure 35 Captions  ............................ 13 \nChanges to Figure 36  ...................................................................... 13 \nChanges to Figure 37 Caption  ...................................................... 14 \nChanges to Figure 38 and Figure 41 ............................................ 14 Changes to Figure 45  ...................................................................... 15 \nChanges to Audio an d PDA Applications  Section  ..................... 18 \nChanges to Figure 52  ...................................................................... 18 \nChanges to Ordering Guide  .......................................................... 22 \n10/2007\n—Rev. F to Rev. G  \nChanges to Figure 2  ........................................................................... 1 \nUpdated Outline Dimensions  ................................ ....................... 20 \n8/2007— Re\nv. E to Rev. F  \nAdded 8 -Ball WLCSP Package  ......................................... Universal  \nChanges to Features  .......................................................................... 1 \nChanges to Table 1  ............................................................................. 3 \nChanges to Table 2  ............................................................................. 5 \nChanges to Table 4  ............................................................................. 7 \nUpdated Outline Dimensions  ....................................................... 19 \nChanges to Ordering Guide  .......................................................... 21 \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 3 of 24 1/2006 —Rev. D to Rev. E  \nChanges to Table 1  ............................................................................ 3 \nChanges to Table 2  ............................................................................ 5 \nChanges to Table 4  ............................................................................ 6 \nChanges to Figure 12 Caption  ......................................................... 8 \nChanges to Figu re 26 and Figure 27 Captions ............................. 11 \nChanges to Fi gure 33 Caption  ....................................................... 12 \nChanges to Figure 44  ...................................................................... 14 \nUpdated Outline Dimensions  ........................................................ 19 \nChanges to Ordering Guide  ........................................................... 20 \n5/2004 —Re\nv. C to Rev. D  \nUpdated Format .................................................................. Universal  \nEdit to Light Sensitivity Section  .................................................... 16 \nUpdated Outline Dimensions  ........................................................ 19 \nChanges to Ordering Guide  ........................................................... 20 \n7/2003 —Re\nv. B to Rev. C  \nChanges to Features  .......................................................................... 1 \nChange to General Description  ....................................................... 1 \nAddition  to Functional Block Diagrams  ........................................ 1 \nAdditio n to Absolute Maximum Ratings  ....................................... 4 \nAddition to Ordering Guide ............................................................ 4 \nChange to Equation in Maximum Power Dissip ation Section  ...... 11 \nAdded Light Sensitivity Sectio n .................................................... 12 Added New Figure 8; Renumbered Subsequent ly ...................... 13 \nAdded New MicroCSP Ass embly Considerations Section  ........ 13 \nChanges to Figure 9  ........................................................................ 13 \nChange to Equation  in Photodiode Preamplifier \nApplications Section  ...................................................................... 13 \nChanges to Figure 12  ...................................................................... 14 \nChange to Equation in D/ A Conversion Section  ........................ 14 \nUpdated Outline Dimensions ....................................................... 15 \n3/2003 —Re\nv. A to Rev. B  \nChange s to Functional Block Diagram  .......................................... 1 \nChange s to Absolute Maximum Ratings ........................................ 4 \nChanges to Ordering Guide  ...........................................................  4 \nChanges to Figure 9  ....................................................................... 13 \nUpdate d Outline Dimensions ........................................................ 15 \n11/2002\n—Rev. 0 to Rev. A  \nChange to Electrical Characteristics  ............................................... 2 \nChange s to Absolute Maximum Ratings ........................................ 4 \nChanges to Ordering Guide  ............................................................ 4 \nChange to TPC 6  ................................ .............................................. 5 \nUpdated Outline Dimensions ........................................................ 15 \n5/2002 —R\nevision 0: Initial Version  \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 4 of 24 5 V ELECTRICAL SPECI FICATIONS \nVS =  5  V,  V CM = V S/2, T A = 25°C, unless otherwise noted. \nTable 1. \nParameter  Symbol  Conditions  Min  Typ  Max  Unit  \nINPUT CHARACTERISTICS  \nOffset Voltage  VOS  \nAD8605/ AD8606 (E xcept WLCSP)  VS = 3.5 V, V CM = 3 V  20  65  µV   \nAD8608  VS = 3.5 V, V CM = 2.7 V  20  75  µV   \nAD8605/ AD8606/ AD8608  VS = 5 V, V CM = 0 V to 5 V  80  300  µV   \n−40° C < T A < +125°C  750  µV   \nInput Bias Current  IB  0.2  1  pA  \nAD8605/ AD8606  −40° C < T A < +85°C  50  p A  \nAD8605/ AD8606  −40° C < T A < +125°C  250  p A  \nAD8608  −40° C < T A < +85°C  100  p A  \nAD8608  −40° C < T A < +125°C  300  p A  \nInput Offset Current  IOS  0. 1  0.5  pA  \n−40° C < T A < +85°C  20  p A  \n−40° C < T A < +125°C  75  p A  \nInput Voltage Range  0  5  V  \nCommon -Mode Rejection Ratio  CMRR  VCM = 0 V to 5 V  85  100  dB   \n−40° C < T A < +125°C  75  90  dB   \nLarge Signal Voltage Gain  AVO  RL = 2 kΩ, VO = 0.5 V to 4.5 V  300  1000  V/ mV  \nOffset Voltage Drift  \nAD8605/ AD8606  ΔV OS/ΔT  −40°C <  TA < +125°C  1  4. 5  µV/°C  \nAD8608  ΔV OS/ΔT  −40°C < T A < +125°C  1. 5  6.0  µV/°C  \nINPUT CAPACITANCE  \nCommon -Mode Input Capacitance  CCOM 8. 8  pF   \nDifferential Input Capacitance  CDIFF 2. 6  pF   \nOUTPUT CHARACTERISTICS  \nOutput Voltage High  VOH  IL = 1 mA  4.96  4.98  V  \nIL = 10 mA  4.7  4.79  V  \n−40° C < T A < +125°C  4.6  V  \nOutput Voltage Low  VOL  IL = 1 mA  20  40  m V  \nIL= 10 mA  170  210  m V  \n−40° C < T A < +125°C  290  m V  \nOutput Current  IOUT  ± 80  m A  \nClosed -Loop Output Impedance  ZOUT  f = 1 MHz, A V = 1  1  Ω  \nPOWER SUPPLY  \nPower Supply Rejection Ratio  PSRR  \nAD8605/ AD8606  VS = 2.7 V to 5.5 V  80  95  dB   \nAD8605/ AD8606 WLCSP  VS = 2.7 V to 5.5 V  75  92  dB   \nAD8608  VS = 2.7 V to 5.5 V  77  92  dB   \n−40° C < T A < +125°C  70  90  dB   \nSupply Current/Amplifier  ISY  IOUT = 0 mA   1  1. 2  mA  \n−40° C < T A < +125°C  1. 4  mA  \nDYNAMIC PERFORMANCE  \nSlew Rate  SR  RL = 2 kΩ , C L = 16 pF   5  V /µs  \nSettling Time  tS  To 0.01%, 0 V to 2 V step , A V = 1  < 1  µs   \nUnity Gain Bandwidth Product  GBP  10 MH z \nPhase Margin  ΦM 65  Degrees  \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 5 of 24 Parameter  Symbol  Conditions  Min  Typ  Max  Unit  \nNOISE PERFORMANCE  \nPeak -to-Peak Noise  en p-p  f = 0.1 Hz to 10 Hz  2. 3  3.5  µV p -p  \nVoltage Noise Density  en  f = 1 kHz  8  12  n V/√Hz  \nen  f = 10 kHz  6. 5  n V/√Hz  \nCurrent Noise Density  in  f = 1 kHz  0.01  pA/√Hz  \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 6 of 24 2.7 V ELECTRICAL SPECIFICATIONS \nVS = 2.7 V , V CM = V S/2, T A = 25°C, unless otherwise noted. \nTable 2. \nParameter  Symbol  Conditions  Min  Typ  Max  Unit  \nINPUT CHARACTERISTICS  \nOffset Voltage  VOS  \nAD8605/ AD8606 (E xcept WLCSP)  VS = 3.5 V, V CM = 3 V  20  65  µV   \nAD8608  VS = 3.5 V, V CM = 2.7 V  20  75  µV   \nAD8605/ AD8606/ AD8608  VS = 2.7 V, V CM = 0 V to 2.7 V  80  300  µV   \n−40° C < T A < +125°C  750  µV   \nInput Bias Current  IB  0.2  1  pA  \nAD8605/ AD8606  −40° C < T A < +85°C  50  p A  \nAD8605/ AD8606  −40° C < T A < +125°C  250  p A  \nAD8608  −40° C < T A < +85°C  100  p A  \nAD8608  −40° C < T A < +125°C  300  p A  \nInput Offset Current  IOS  0. 1  0.5  pA  \n−40° C < T A < +85°C  20  p A  \n−40° C < T A < +125°C  75  p A  \nInput Voltage Range  0  2. 7  V  \nCommon -Mode Rejection Ratio  CMRR  VCM = 0 V to 2.7 V  80  95  dB   \n−40° C < T A < +125°C  70  85  dB   \nLarge Signal Voltage Gain  AVO  RL = 2 kΩ, V O = 0.5 V to 2.2 V  110  350  V/ mV  \nOffset Voltage Drift  \nAD8605/ AD8606  ΔV OS/ΔT  −40°C < T A < +125°C  1  4. 5  µV/°C  \nAD8608  ΔV OS/ΔT  −40°C < T A < +125°C  1. 5  6.0  µV/°C  \nINPUT CAPACITANCE  \nCommon -Mode Input Capacitance  CCOM 8. 8  pF   \nDifferential Input Capacitance  CDIFF 2. 6  pF   \nOUTPUT CHARACTERISTICS  \nOutput Voltage High  VOH  IL = 1 mA  2.6  2.66  V  \n−40° C < T A < +125°C  2.6  V  \nOutput Voltage Low  VOL  IL = 1 mA  25  40  m V  \n−40° C < T A < +125°C  50  m V  \nOutput Current  IOUT  ± 30  m A  \nClosed -Loop Output Impedance  ZOUT  f = 1 MHz, A V = 1  1. 2 Ω \nPOWER SUPPLY  \nPower Supply Rejection Ratio  PSRR  \nAD8605/ AD8606  VS = 2.7 V to 5.5 V  80  95  dB   \nAD8605/ AD8606 WLCSP  VS = 2.7 V to 5.5 V  75  92  dB   \nAD8608  VS = 2.7 V to 5.5 V  77  92  dB   \n−40° C < T A < +125°C  70  90  dB   \nSupply Current/Amplifier  ISY IOUT = 0 mA   1. 15  1.4  mA  \n−40° C < T A < +125°C  1. 5  mA  \nDYNAMIC PERFORMANCE  \nSlew Rate  SR  RL = 2 kΩ , C L = 16 pF   5  V/µs  \nSettling Time  tS  To 0.01%, 0 V to 1 V step , A V = 1  < 0.5  µs   \nUnity Gain Bandwidth Product  GBP  9  MH z  \nPhase Margin  ΦM 50  De grees  \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 7 of 24 Parameter  Symbol  Conditions  Min  Typ  Max  Unit  \nNOISE PERFORMANCE  \nPeak -to-Peak Noise  en p-p  f = 0.1 Hz to 10 Hz  2. 3  3.5  µV p -p  \nVoltage Noise Density  en  f = 1 kHz  8  12  n V/√Hz  \nen  f = 10 kHz  6. 5  n V/√Hz  \nCurrent Noise Density  in  f = 1 kHz  0.01  pA/√Hz   \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 8 of 24 ABSOLUTE MAXIMUM RAT INGS \nTable 3. \nParameter  Rating  \nSupply Voltage  6 V \nInput Voltage  GND to V S \nDifferential Input Voltage  6 V \nOutput  Short -Circuit Duration to GND  Observe Derating Curves \nStorage Temperature Range  \nAll Packages  −65°C to +150°C  \nOperating Temperature Range  \nAll Packages  −40°C to +125°C  \nJunction Temperature Range  \nAll Packages  −65°C to +150°C  \nLead Temperature (Soldering, 60 sec)  300°C  \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.  Table 4. \nPackage Type  θJA1 θJC Unit  \n5-Ball WLCSP (CB)  170 °C/W  \n5-Lead SOT -23 (RJ)  240 92 °C/W  \n8-Ball WLCSP (CB)  115 °C /W \n8-Lead MSOP (RM)  206 44 °C/W  \n8-Lead SOIC_N (R)  157 56 °C/W  \n14-Lead SOIC_N (R)  105 36  °C/W  \n14-Lead TSSOP (RU) 148 23 °C/W  \n1 θJA is specified for the worst -case conditions, that is, a device soldered in a \ncircuit board for surface -mount packages.  \nESD CAUTION  \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 9 of 24 TYPICAL PERFORMANCE CHARACTERISTICS \nOFFSET VO LTAGE (µV)NUMBER OF AMPLIFIERS4500\n4000\n0200015001000\n500300025003500\n300 –200 –100 0 100 200 –300VS = 5V\nTA = 25°C\nVCM = 0V TO 5V\n02731-007\nFigure 7. Input Offset Voltage Distribution\nTCVOS (µV/°C)12\n0\n4.8 0.4NUMBER OF AMPLIFIERS\n0.8 1.6 2.4 3.2 4.016\n8\n424\n20\n4.4VS = 5V\nTA = –40°C TO +125°C\nVCM = 2.5V\n0 1.2 2.0 2.8 3.6\n02731-008\nF\nigure 8. AD8608 Input Offset Voltage Drift Distribution  \nTCVOS (µV/°C)20\n10\n0\n2.6 0.2NUMBER OF AMPLIFIERS\n0.4 0.6 0.8 1.0 1.2 1.4 1.6 1.8 2.014\n6\n2\n2.2 2.41216\n8\n418\n0VS = 5V\nTA = –40°C TO +125°C\nVCM = 2.5V\n02731-009\nF\nigure 9. AD8605/ AD8606 Input Offset Voltage Drift Distribution  0\n02731-010 –0.30–0.25–0.20–0.15–0.10–0.050.050.100.150.200.250.30\n0 0 .5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0\nVCM(V)VOS(mV)VS = 5V\nF\nigure 10. Input Offset Voltage vs. Common -Mode Voltage   \n(200 Units, 5 Wafer Lots, Including Process Skews)\n250\n200\n150\n100\n50\n0\n–150–100–50\n–50 –25 0 25 50 75 100 125INPUT BIAS CURRENT (pA)\nTEMPERATURE (°C)\n02731-011VSY = 5V\nVCM = V SY/2\nAD8605\nAD8606\nAD8608\nF\nigure 11. Input Bias Current vs. Temperature \nLOAD CURRENT (mA)1k\n10\n0.1\n0.001 10 0.01OUTPUT S ATURATION VO LTAGE (mV)\n0.11100\n1SINK SOURCEVS = 5V\nTA = 25°C\n02731-012\nFigure 12. Output Saturation Voltage vs. Load Current\nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 10 of 24 TEMPERA TURE (°C)5.00\n4.95\n4.70OUTPUT VO LTAGE (V)\n4.85\n4.754.90\n4.80VOH @ 1m A LOAD\nVS = 5V\nVOH @ 10m A LOAD\n–40 –25 –10 5 20 35 50 65 80 95 110 125\n02731-013\nF\nigure 13. Output Voltage Swing High vs. Temperature  \n0.25\n00.15\n0.050.20\n0.10\nTEMPERA TURE (°C)OUTPUT VO LTAGE (V)\nVOL @ 1m A LOADVS = 5VVOL @ 10m A LOAD\n–40 –25 –10 5 20 35 50 65 80 95 110 125\n02731-014\nF\nigure 14. Output Voltage Swing Low vs. Temperature  GAIN (dB)100\n80\n–10060\n4020\n0\n–20–40–60–80225180\n–225135\n9045\n0\n–45–90\n–135–180\nPHASE (Degrees)\nFREQUENCY (Hz)10k 40M 100k 1M 10MVS = ±2.5V\nRL = 2kΩ\nCL = 20pF\nΦM = 64°\n02731-015PHASE\nGAIN\nFigure 15. Open -Loop Gain and Phase vs. Frequency  FREQUENC Y (Hz)6\n5\n0\n1k 10M 10kOUTPUT SWING (V p-p)\n100k 1M4\n3\n12VS = 5V\nVIN = 4.9V p-p\nTA = 25°C\nRL = 2kΩ\nAV = 1\n02731-016\nF\nigure 16. Closed -Loop Output Voltage Swing  (FPBW)  \nFREQUENC Y (Hz)100\n90\n0\n1k 100M 10k 100k 1M 10M80\n70\n2060\n50\n30\n1040VS = 5V\nAV = 100\nAV = 1 AV = 10\n02731-017OUTPUT IMPEDANCE (Ω)\nF\nigure 17. Output Impedance vs. Frequency  \nFREQUENC Y (Hz)10kCMRR (dB)\n100k 1M20120\n1k 10M90\n80\n70\n60\n50\n40\n30110\n100VS = 5V\n02731-018\nFigure 18. Common -Mode Rejection Ratio (CMRR) vs. Frequency\nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 11 of 24 FREQUENC Y (Hz)140\n80\n–60\n1k 10M 10kPSRR (dB)\n100k 1M40\n0\n–40100120\n60\n20\n–20VS = 5V\n02731-019\nFigure 19. PSRR vs. Frequ ency  \nCAPACITANCE (pF)45\n40\n0\n10 1k 100SMALL  SIGNA L OVERSHOOT (%)35\n30\n1025\n20\n15\n5VS = 5V\nRL =∞\nTA = 25°C\nAV = –1\n+OS\n–OS\n02731-020\nF\nigure 20. Small Signal Overshoot vs. Load Capacitance  \nTEMPERA TURE (°C)2.0\n0SUPPLY  CURRENT/AMPLIFIER (mA)\n–40 125 –25 –10 95 1101.5\n1.0\n0.5\n5 20 35 50 65 80\n02731-021VS = 2.7V\nVS = 5V\nFigure 21. Supply Current /Amplifier vs. TemperatureSUPPLY  VOLTAGE (V)1.0\n0.4\n0SUPPLY  CURRENT/AMPLIFIER (mA)0.9\n0.5\n0.3\n0.10.7\n0.6\n0.20.8\n0 5.0 4.5 4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5\n02731-022\nFigure 22. Supply Current /Amplifier vs. Supply Voltage  \nTIME (1s/DIV)VOLT AGE NOISE (1µV/DIV)VS = 5V\n02731-023\nF\nigure 23. 0.1 Hz to 10 Hz Input Voltage Noise  \nTIME (200ns/DIV)VOLT AGE (50mV/DIV)\n02731-024VS = ±2.5V\nRL = 10kΩ\nCL = 200pF\nAV = 1\nFigure 24. Small Signal Transient Response\nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 12 of 24 TIME (400ns/DIV)VOLT AGE (1V/DIV)VS = ±2.5V\nRL = 10kΩ\nCL = 200pF\nAV = 1\n02731-025\nF\nigure 25. Large Signal Transient Response  \nTIME (400ns/DIV)2.5V\n–50mV0VVOUT\nVIN0VVS = ±2.5V\nRL = 10kΩ\nAV = –100\nVIN = 50mV\n02731-026\nFigure 26. Positive Overload Recovery\nVS = ±2.5V\nRL = 10kΩ\nAV =  –100\nVIN = 50mV\nTIME (1µs/DIV)–2.5V\n50mV0V\n0V\n02731-027\nFigure 27. Negative Overload RecoveryFREQUENC Y (kHz)36\n20\n432\n28\n12\n824\n16VS = ±2.5VVOLT AGE NOISE DENSIT Y (nV/ Hz)\n0 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1\n02731-028\nF\nigure 28. Voltage Noise Density  vs. Frequency  \n06.720.1\n13.426.840.233.553.6\n46.9\nFREQUENC Y (kHz)VS = ±2.5VVOLT AGE NOISE DENSIT Y (nV/  Hz)\n0 10 9 8 7 6 5 4 3 2 1\n02731-029\nFigure 29. Voltage Noise Density  vs. Frequency\n014.944.7\n29.859.689.4\n74.5119.2\n104.3\nFREQUENC Y (Hz)VS = ±2.5VVOLT AGE NOISE DENSIT Y (nV/  Hz)\n0 100 90 80 70 60 50 40 30 20 10\n02731-030\nFigure 30. Voltage Noise Density  vs. Frequency\nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 13 of 24 1800\n1600\n0NUMBER OF AMPLIFIERS\n800600400\n2001200\n10001400\nOFFSET VO LTAGE (µV)300 –200 –100 200 –300VS = 2.7V\nTA = 25°C\nVCM = 0V TO 2.7V\n0 100\n02731-031\nFigure 31. Input Offset Voltage Distribution  \nCOMMON-MODE VO LTAGE (V)300\n200\n–3000 2.7INPUT OFFSET VO LTAGE (µV)100\n0\n–200–100\n1.8 0.9 0VS = 2.7V\nTA = 25°C\n02731-032\nFigure 32. Input Offset Voltage vs. Common -Mode Voltage  \n(200 Units, 5 Wafer Lots, Including Process Skews)  \n250\n200\n150\n100\n50\n0\n–150–100–50\n–50 –25 0 25 50 75 100 125INPUT BIAS CURRENT (pA)\nTEMPERATURE (°C)\n02731-039VSY = 2.7V\nVCM = V SY/2\nAD8605\nAD8606AD8608\nFigure 33. Input Bias Current vs. Temperature LOAD CURRENT (mA)1k\n10\n0.1\n0.001 10 0.01OUTPUT S ATURATION VO LTAGE (mV)\n0.11100\n1SOURCE\nSINKVS = 2.7V\nTA = 25°C\n02731-033\nFigure 34. Output Saturation Voltage vs. Load Current\nTEMPERA TURE (°C)2.680\n2.675\n2.650\n5 20 125 50 35OUTPUT VO LTAGE (V)\n65 80 95 1102.665\n2.6552.670\n2.660\n–10 –25 –40VS = 2.7V\nVOH @ 1m A LOAD\n02731-034\nFigure 35. Output Voltage Swing High vs. Temperature  \n0.045\n0.025\n00.035\n0.015\n0.0050.0300.040\n0.020\n0.010\nTEMPERA TURE (°C)5 20 125 50 35OUTPUT VO LTAGE (V)\n65 80 95 110 –10 –25 –40VS = 2.7V\nVOL @ 1m A LOAD\n02731-035\nFigure 36. Output Voltage Swing Low vs. Temperature  \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 14 of 24 FREQUENCY (Hz)10k 40M 100kGAIN (dB)100\n80\n–10060\n40\n20\n0\n–20\n–40\n–60\n–80225\n180\n–225135\n9045\n0\n–45\n–90\n–135\n–180\nPHASE (Degrees)\n1M 10M\n02731-036VS = 2.7V\nRL = 2kΩ\nCL = 20pF\nΦM = 52.5°\nPHASE\nGAIN\nFigure 37. Open -Loop Gain and Phase vs. Frequency\nFREQUENC Y (Hz)3.0\n2.5\n0\n1k 10M 10kOUTPUT SWING (V p-p)\n100k 1M2.01.5\n0.51.0\n02731-037VS = 2.7V\nVIN = 2.6V p-p\nTA = 25°C\nRL = 2kΩ\nAV = 1\nFigure 38. Closed -Loop Output Voltage Swing vs. Frequency  (FPBW)  \nFREQUENC Y (Hz)100\n90\n0\n1k 100M 10k 100k 1M 10M80\n70\n2060\n50\n30\n1040AV = 100\nAV = 10\nAV = 1VS = 2.7V\n02731-038OUTPUT IMPEDANCE (Ω)\nFigure 39. Output Impedance vs. Frequency  CAPACITANCE (pF)60\n50\n0\n10 1k 100SMALL  SIGN AL OVERSHOOT (%)3020\n1040\n–OS\n+OSVS = 2.7V\nTA = 25°C\nAV = 1\n02731-039\nFigure 40. Small Signal Overshoot vs. Load Capacitance\nTIME (1s/DIV)VS = 2.7VVOLT AGE NOISE (1µV/DIV)\n02731-040\nF\nigure 41. 0.1 Hz to 10 Hz Input Voltage Noise  \nTIME (200ns/DIV)VOLT AGE (50mV/DIV)\n02731-041VS = ±1.35V\nRL = 10kΩ\nCL = 200pF\nAV = 1\nF\nigure 42. Small Signal Transient Response  \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 15 of 24 TIME (400ns/DIV)VOLTAGE (500mV/DIV)VS = ±1.35V\nRL = 10kΩ\nCL = 200pF\nAV = 1\n02731-042\nF\nigure 43. Large Signal Transient Response  \n5\n–5–3–113\n–2 0 2 4 6BIAS CURRENT (pA)\nCOMMON-MODE VOLTAGE (V)\n02731-144\nFigure 44. Inverting Input Bias Current vs Common -Mode Voltage  5\n–5–3–113\n–2 0 2 4 6BIAS CURRENT (pA)\nCOMMON-MODE VOLTAGE (V)\n02731-145\nFigure 45. Noninverting Input Bias Current vs Common -Mode Voltage  \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 16 of 24 APPLICATIONS INFORMATION \nOUTPUT PHASE REVERSAL  \nPhase reversal is defined as a change in polarity at the output of \nthe amplifier when a voltage that exceeds the maximum input \ncommon -mode voltage drives the input.  \nPhase reversal can cause permanent damage to the amplifier; it \ncan also cause system lockups in feedback loops. The AD8605 \ndoes not exhibit phase reversal even for inputs exceeding the supply voltage by more than 2 V .  \nMAXIMUM POWER DISSIP ATION  \nPower dissipated in an IC causes the die temperature to increase , which can affect the behavior of the IC and the \napplication circuit performance.  \nThe absolute maximum junction temperature of the AD8605/ AD8606/ AD8608 is 150°C. Exceeding this temperature could \ndamage or destroy the device.  \nThe maximum power dissipation of the amplifier is calculated \naccording to  \nJAA J\nDISST TPθ−=\nw\nhere:  \nTJ is the  junction temperature . \nTA is the  ambient temperature. \nθJA is the  junction -to-ambient thermal resistance . \nFigure 47 compares the maximum power dissipation with \ntemperature for the various AD860x family packages.  \nINPUT OVERVOLTAGE PR OTECTION  \nThe AD860x has internal protective circuitry. However, if the \nvoltage applied at either input exceeds the supplies by more \nthan 0.5 V , external resistors should be placed in series with  \nthe inputs. The resistor values can be determined by  \nmA 5≤−\nSS IN\nRV V\nT\nhe remarkable low input offset current of the AD860x (<1 pA) \nallows the use of larger value resistors. With a 10 kΩ resistor at the input, the output voltage has less than 10 nV of error voltage.   \nA 10 kΩ resistor has less than 13 nV/√Hz of thermal noise at room temperature.  \nTHD + NOISE  \nTotal harmonic distortion is the ratio of the input signal in V  rms \nto the total harmonics in V rms throughout the spectrum. Harmonic distortion adds errors to precision measurements and adds unpleasant sonic artifacts to audio  systems.  \nThe AD860x has a low total harmonic distortion. Figure 48 shows \nthat the AD8605 has less than 0.005% or −86 dB of THD + N \nover the entire audio frequency range. The AD8605 is configured  \nin positive unity gain, which is the worst case, and with a load of 10 kΩ.  TIME (4µs/DIV)VOLT AGE (2V/DIV)VOUT\nVINVS = ±2.5V\nVIN = 6V p-p\nAV = 1\nRL = 10kΩ\n02731-043\nF\nigure 46. No Phase Reversal  \nAMBIENT TEMPER ATURE (°C)1.0\n0.8\n0\n–45 130 –20POWER DISSI PATION (W)\n30 80 1050.6\n0.4\n0.21.71.8\n1.6\n1.4\n1.2\n02731-044TSSOP-14\n5 551.5\n1.31.10.9\n0.7\n0.5\n0.3\n0.1\n5-LEAD SO T-23MSOP-8SOIC-14\nWLCSP-5SOIC-8\nF\nigure 47. Maximum Power Dissipation vs. Ambient Temperature \nFREQUENC Y (Hz)0.1\n0.01\n0.0001\n20 20k 100THD + NOISE (%)\n1k0.001\n10kVSY = ±2.5V\nAV = 1\nBW = 80kHz\n02731-045\nF\nigure 48. THD + Noise vs. Frequency  \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 17 of 24 TOTAL NOISE INCLUDIN G SOURCE RESISTORS  \nThe low input current noise and input bias current of the \nAD860x  make it the ideal amplifier for circuits with substantial \ninput source resistance, such as photodiodes. Input offset voltage  \nincreases by less than 0.5 nV per 1 kΩ of source resistance at room tem perature and increases to 10 nV at 85°C. The total \nnoise density of the circuit is  \n( )S Sn n TOTALn TRk R i e e 42 2\n,+ + =\nw\nhere:  \nen is the input voltage noise density of the AD860x . \nin is the input current noise density of the AD860x . \nRS is the source resistance at the noninverting terminal.  \nk is Boltzmann’s constant (1.38 × 10−23 J/K).  \nT is the ambient temperature in Kelvin (T = 273 + °C).  \nFor example, with RS = 10 kΩ, the total voltage noise density is \nroughly 15 nV/√Hz.  \nFor RS < 3.9 kΩ , en dominates and e n, TOTAL  ≈ e n. \nThe current noise of the AD860x  is so low that its total density \ndoes not become a significant term unless R S is greater than 6  MΩ.  \nThe total equivalent rms noise over a specific bandwidth is expressed as  \n( ) BW e ETOTALn n ,=\nw\nhere BW is the bandwidth in hertz.  \nNote that the previous analysis is valid for frequencies greater than 100 Hz and assumes relatively flat noise, above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.  \nCHANNEL SEPARATION  \nChannel separation, or inverse crosstalk, is a measure of the signal feed from one amplifier (channel) to another on the same IC.  \nThe AD8606 has a channel separation of greater than −160  dB \nup to frequencies of 1 MHz, allowing the two amplifiers to amplify ac signals independently in most applications.  \nCAPACITIVE LOAD DRIV E \nThe AD860 x can drive large capacitive loads without oscillation.  \nFigure 50 shows the output of the AD8606 in response to a \n200 mV input signal. In this case, the amplifier is configured  \nin positive unity gain, worst case for stability, while driving a 1000 pF load at its output. Driving larger capacitive loads in \nunity gain can require the use of additional circuitry.  A snubber network, shown in Figure 51, helps reduce the signal overshoot to a minimum and maintain stability. Although this circuit does not recover the loss of bandwidth induced by large capacitive loads, it greatly reduces the overshoot and ringing. This m ethod does not reduce the maximum output swing of the \namplifier.  CHANNE L SEPARATION (dB)\nFREQUENC Y (Hz)10M 1M 100k 10k 1k 100 100M–200\n–40\n–60\n–80\n–100\n–120\n–140\n–160–180\n02731-046\nF\nigure 49. Channel Separation vs. Frequency  \nTIME (10µs/DIV)VOLT AGE (100mV/DIV)\n02731-047VS = ±2.5V\nAV = 1\nRL = 10kΩ\nCL = 1000pF\nF\nigure 50. AD8606 Capacitive Load Drive Without Snubber \nRS\nCSRL CLV+\nV–4\n2\n3\n81AD8606VIN200m V\n02731-049\nF\nigure 51. Snubber Network Configuration  \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 18 of 24 Figure 52 shows a scope of the output at the snubber circuit. \nThe overshoot is reduced from over 70% to less than 5%, and \nthe ringing is eliminated by the snubber. Optimum values for R S \nand C S are determined experimentally.  \nTIME (10µs/DIV)VOLTAGE (100mV/DIV)VS = ±2.5V\nAV = 1\nRL = 10kΩ\nRS = 90Ω\nCL = 1000pF\nCS = 700pF\n02731-048\nF\nigure 52. Capacitive Load Drive with Snubber \nTable 5  summarizes a few optimum values for capacitive loads. \nTable 5. \nCL (pF)  RS (Ω)  CS (pF)  \n500  100  1000  \n1000  70  1000  \n2000  60  800  \nAn alternate technique is to insert a series resistor inside the \nfeedback loop at the output of the amplifier. Typically, the value \nof this resistor is approximately 100 Ω. This method also reduces  \novershoot and ringing but causes a reduction in the maximum output swing.  \nLIGHT SENSITIVITY  \nThe AD8605ACB (WLCSP package option) is essentially a silicon die with additional postfabrication dielectric and intermetallic processing designed to contact solder bumps  \non the active side of the chip. With this package type, the die  is exposed to ambient light and is subject to photoelectric \neffects. Light sensitivity analysis of the AD 8605ACB mounted \non standard PCB material reveals that only the input bias \ncurrent (I\nB) parameter is impacted when the package is \nilluminated directly by high intensity light. No degradation in electrical performance is observed due to illumination by low intensity (0.1 mW/cm\n2) ambient light. Figure 53 shows that I B \nincreases with increasing wavelength and intensity of incident light; I\nB can reach levels as high as 4500 pA at a light intensity of \n3 mW/cm2 and a wavelength of 850 nm. The light intensities \nshown in Figure 53 are not normal for most applications, that is, \neven though direct sunlight can have intensities of 50  mW/cm2, \noffice ambient light can be as low as 0.1 mW/cm2. W AVELENGTH (nm)3500\n0\n350INPUT BIAS CURRENT (pA)25003000\n2000\n50010001500\n450 550 650 750 8501mW/cm 2400045005000\n3mW/cm 2\n2mW/cm 2\n02731-050\nF\nigure 53. AD8605ACB Input Bias Current Response to Direct Illumination of \nVarying Intensity and Wavelength  \nWhen the WLCSP package is assembled on the board with the bump side of the die facing the PCB, reflected light from the  \nPCB surface is incident on active silicon circuit areas and results in the increased I\nB. No performance degradation occurs due to \nillumination of the backside (substrate) of the AD8605ACB. The AD8605ACB is particularly sensitive to incident light with wavelengths in the near infrared ra nge (NIR, 700 nm to 1000 nm). \nPhotons in this waveband have a longer wavelength and lower \nenergy than photons in the visible (400 nm to 700 nm) and near \nultraviolet (NUV , 200 nm to 400 nm) bands; therefore, they can penetrate more deeply into the active si licon. Incident light with \nwavelengths gr eater than 1100 nm has no photo electric effect \non the AD8605ACB because silicon is transparent to wavelengths  \nin this range. The spectral content of conventional light sources varies. Sunlight has a broad spectral r ange, with peak intensity \nin the visible band that falls off in the NUV and NIR bands; fluorescent lamps have significant peaks in the visible but not the NUV or NIR bands.  \nEfforts have been made at a product level to reduce the effect of ambient light; th e under bump metal (UBM) has been designed \nto shield the sensitive circuit areas on the active side (bump side) of the die. However, if an application encounters any light sensitivity with the AD8605ACB, shielding the bump side of the WLCSP package with opaque material should eliminate this effect. Shielding can be accomplished using materials such as silica -filled liquid epoxies that are used in flip -chip underfill \ntechniques.  \nWLCSP ASSEMBLY CONSI DERATIONS  \nFor detailed information on the WLCSP PCB assembly  and \nreliability, see Application Note AN -617, MicroCSP™ Wafer \nLevel Chip Scale Package . \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 19 of 24 I-V CONVERSION APPLICATI ONS \nPHOTODIODE PREAMPLIF IER APPLICATIONS  \nThe low offset voltage and input current of the AD8605 make  \nit an excellent choice for phot odiode applications. In addition, \nthe low voltage and current noise make the amplifier ideal for \napplication circuits with high sensitivity.  \nRD IDCD\n50pFAD8605\nVOUTPHO TODIODEVOSRF\n10MΩCF\n10pF\n02731-051\nF\nigure 54. Equivalent Circuit for Photodiode Preamp  \nThe input bias current of the amplifier contributes an error term that is proportional to the value of R\nF. \nThe offset voltage causes a dark current induced by the shunt \nresistance of the Diode R D. These error terms are combined at \nthe output of the amplifier. The error voltage is written as  \nB F\nDF\nOS O I RRRV E +\uf8f7\uf8f7\n\uf8f8\uf8f6\n\uf8ec\uf8ec\n\uf8ed\uf8eb+ =1\nT\nypically, R F is smaller than R D, thus R F/RD can be ignored.  At room temperature, the AD8605 has an input bias current of \n0.2 pA and an offset volt age of 100 µV . Typical values of R D are \nin the range of 1 GΩ.  \nFor the circuit shown in Figure 54, the output error voltage is \napproximately 100 µV at room temperature , increasing to about \n1 mV at 85°C.  \nThe maximum achievable signal bandwidth is  \nF Ft\nMAXC Rffπ2=\nw\nhere ft is the unity gain frequency of the amplifier.  \nAUDIO AND PDA APPLIC ATIONS  \nThe low distortion and wide dynamic range of the AD860x \nmake it a great choice for audio and PDA applications, \nincluding microphone amplification and line output buffering. \nFigure 55 shows a typical application circuit for headphone/  \nline-out amplification.   \nR1 and R2 are used to bias the input voltage at half the supply , \nwhich maximizes the signal bandwidth range. C1 and C2 are \nused to ac  couple the input signal. C1, R1 , and R2 form a high -\npass filter whose corner frequency  is 1/[2π(R1||R2)C1]. \nThe high output current of the AD8606 allows it to drive heavy \nresistive loads.  \nThe circuit in  Figure 55 is tested to drive a 16 Ω headphone. The \nTHD + N is maintained at approximately −60 dB throughout the \naudio range.  \n5V\n4238\n1\nHEADPHONES\n5V\n4658\n7C1\n1µF\nV1\n500mV1/2\nAD8606C3\n100µF\n1/2AD8606C4\n100µFC2\n1µF\nV2\n500mV\n02731-052R1\n20kΩ\nR2\n20kΩ\nR7\n20kΩ\nR8\n20kΩR4\n20Ω\nR3\n1kΩ\nR6\n20Ω\nR51kΩ\nF\nigure 55. Single-S upply Headphone/Speaker Amplifier  \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 20 of 24 INSTRUMENTATION AMPL IFIERS  \nThe low offset voltage and low noise of the AD8605 make it a n \nideal amplifier for instrumentation applications.  \nDifference amplifiers are widely used in high accuracy circuits \nto improve the common -mode rejection ratio. Figure 56 shows \na simple difference amplifier. Figure 57 shows the common -\nmode rejection for a unity gain configu ration and for a gain of 10.  \nMaking (R4/R3) = (R2/R1) and choosing 0.01% tolerance yields a CMRR of 74 dB and minimizes the gain error at the output.  \nAD86055V\nV2V1R1\n1kΩ\nR3\n1kΩR2\n10kΩ\nR4\n10kΩVOUTR4\nR3R2\nR1=\nVOUT =       (V2 – V1)R2\nR1\n02731-053\nF\nigure 56. Difference Amplifier, A V = 10 \nFREQUENC Y (Hz)120\n100\n0\n100 10M 1kCMRR (dB)\n10k 100k 1M6040\n2080AV = 10VSY = ±2.5V\nAV = 1\n02731-054\nF\nigure 57. Difference Amplifier CMRR vs. Frequency  \nDAC  CONVERSION \nThe low input bias current and offset voltage of the AD8605 \nmake it an excellent choice for buffering the output of a current \noutput DAC.  \nFigure 58 shows a typical implementation of the AD8605 at the \noutput of a 12 -bit DAC.  \nThe DAC8143 output current is converted to  a voltage by the \nfeedback resistor. The equivalent resistance at the output of the DAC varies with the input code, as does the output capacitance.  R2\nAD8605VOSRFCF\nR2 R2V+\nV–\n02731-055R R RVREF\nF\nigure 58. Simplified Circuit of the DAC8143 with AD8605 Output Buffer  \nTo optimize the performance of the DAC, insert a capacitor in the feedback loop of the AD8605 to compensate the amplif ier \nfor the pole introduced by the output capacitance of the DAC. Typical values for C\nF range from 10 pF to 30 pF; it can be \nadjusted for the best frequency response. The total error at the output of the op amp can be computed by  \n\uf8f7\uf8f7\n\uf8f8\uf8f6\n\uf8ec\uf8ec\n\uf8ed\uf8eb+ = 1ReqRV EF\nOS O\nw\nhere Req is the equivalent resistance seen at the output of the \nDAC. As previously mentioned, Req is code dependent and varies with the input. A typical value for Req is 15 kΩ. Choosing a feedback resistor of 10 kΩ yields an error of less than 200 µV .  \nFigure 59 shows the implementation of a dual- stage buffer  \nat the output of a DAC. The first stage is used as a buffer. Capacitor C1 with Req creates a low -pass filter, and thus, \nprovides phase lead to compensate for frequency response. The second stage of the AD8606 is used to provide voltage  \ngain at the output of the buffer.  \nGrounding the positive input terminals in both stages reduces errors due to the common -mode output voltage. Choosing R1, \nR2, and R3 to match within 0.01% yields a CMRR of 74 dB and maintains minimum gain error in the circuit.  \nRFB VDD\nDB11OUT1AD7545\nAGNDRCS\nRP VIN15V\nVOUT VREF\n1/2\nAD86061/2AD8606C133pF\n02731-056R4\n5kΩR2\n10kΩ\nR1\n10kΩR3\n20kΩ\nF\nigure 59. Bipolar Operation  \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 21 of 24 OUTLINE DIMENSIONS \n02-15-2013-BA\nB\nC\n0.610\n0.555\n0.500\n0.230\n0.200\n0.1700.940\n0.900\n0.860\n1.330\n1.290\n1.2501 2\nBOT TOM VIEW\n(BAL L SIDE UP)TOP VIEW\n(BAL L SIDE DOWN)\nSIDE VIEW\n0.280\n0.260\n0.2400.866\nREFBALLA1\nIDENTIFIER\nSEATING\nPLANE0.50 BSC\nCOPLANARITY\n0.050.50\nBSC\nF\nigure 60. 5 -Ball Wafer Level Chip Scale Package [WLCSP]  \n(CB-5-1) \nDimensions shown in millimeters  \nCOMPLIANT TO JEDEC STANDARDS MO-178-AA10°\n5°\n0°SEATING\nPLANE1.90\nBSC0.95 BSC\n0.60\nBSC5\n1 2 343.00\n2.902.80\n3.002.802.60 1.701.601.50\n1.301.150.90\n0.15 MAX0.05 MIN1.45 MAX0.95 MIN0.20 MAX0.08 MIN\n0.50 MAX0.35 MIN0.550.450.35\n11-01-2010-A\nF\nigure 61. 5 -Lead Small Outline Transistor Package [SOT -23]  \n(RJ-5) \nDimensions shown in millimeters  \nAD8605/AD8606/AD8608 Data Sheet  \nRev. O | Page 22 of 24 COMPLIANT TO JEDEC STANDARDS MO-187-AA6°\n0°0.800.550.4048\n15\n0.65 BSC\n0.40\n0.251.10 MAX3.20\n3.002.80\nCOPLANARITY\n0.100.23\n0.093.20\n3.002.805.154.904.65\nPIN 1\nIDENTIFIER\n15° MAX 0.950.850.75\n0.150.05\n10-07-2009-B\nF\nigure 62. 8 -Lead Mini Small Outline Package [MSOP]  \n(RM -8) \nDimensions shown in millimeters  \nCONTRO LLING D IMENSIO NS ARE I N MILLIMETERS; INCH DIMEN SIONS\n(IN PARENTHE SES) ARE ROUN DED-OF F MILLIM ETER EQU IVALENTS F OR\nREFEREN CE ONLY AND ARE NO T APPROPRIA TE FOR USE I N DESIG N.COMPLIANT TO J EDEC STAN DARDS MS -012-A A\n0124 07-A0.25 (0.0098 )\n0.17 ( 0.0067)1.27 (0.0 500)\n0.40 (0 .0157)0.50 (0.01 96)\n0.25 (0 .0099)45°\n8°\n0°1.75 (0.06 88)\n1.35 (0 .0532)\nSEATI NG\nPLANE0.25 (0 .0098)\n0.10 (0.00 40)418 55.00 (0 .1968)\n4.80 ( 0.1890)\n4.00 ( 0.1574)\n3.80 (0 .1497)\n1.27 ( 0.0500)\nBSC6.20 (0.24 41)\n5.80 (0.228 4)\n0.51 (0 .0201)\n0.31 (0.0122)COPLANARIT Y\n0.10\nF\nigure 63. 8 -Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body (R -8) \nDimensions shown in millimeters and (inches)  \nData Sheet  AD8605/AD8606/AD8608 \nRev. O | Page 23 of 24 1.480\n1.430\n1.380\n1.825\n1.775\n1.725\n0.27\n0.24\n0.210.380\n0.355\n0.330\n0.340\n0.320\n0.3000.675\n0.595\n0.515\n08-10-2012- ABOT TOM VIEW\n(BAL L SIDE UP)TOP VIEW\n(BAL L SIDE DOWN)\nSIDE VIEW1.00\nREF\n0.50\nBSCBALLA1\nIDENTIFIER\nSEATING\nPLANECOPLANARITY\n0.05A1 2 3\nB\nC\nF\nigure 64. 8 -Ball Wafer Level Chip Scale Package [WLCSP]  \n(CB-8-1) \nDimensions shown in millimeters  \nCONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS\n(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.COMPLIANT TO JEDEC S TANDARDS MS-012-AB\n060606- A14 8\n716.20 (0.2441)\n5.80 (0.2283)4.00 (0.1575)\n3.80 (0.1496)8.75 (0.3445)\n8.55 (0.3366)\n1.27 (0.0500)\nBSC\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0039)\n0.51 (0.0201)\n0.31 (0.0122)1.75 (0.0689)\n1.35 (0.0531)0.50 (0.0197)\n0.25 (0.0098)\n1.27 (0.0500)0.40 (0.0157) 0.25 (0.0098)\n0.17 (0.0067)COPLANARIT Y\n0.108°\n0°45°\nF\nigure 65. 14 -Lead Standard Small Outline Package [SOIC_N]  \nNarrow Body (R -14) \nDimensions shown in millimeters and (inches)  \nAD8605/AD8606/AD8608 Data Sheet  \n \nRev. O | Page 24 of 24 COMPLIANT TO JEDEC STANDARDS MO-153-AB-1\n061908-A8°\n0°4.50\n4.40\n4.3014 8\n716.40\nBSC\nPIN 15.10\n5.00\n4.90\n0.65 BSC\n0.150.05\n0.300.191.20\nMAX1.05\n1.00\n0.800.20\n0.090.750.60\n0.45\nCOPLANARITY\n0.10SEATING\nPLANE\n \nFigure 66. 14 -Lead Thin Shrink Small Outline Package [TSSOP]  \n(RU -14) \nDimensions shown in millimeters  and (inches)  \n \nORDERING GUIDE  \nModel1 Temperature Range  Package Description  Package Option  Marking Code  \nAD8605ACBZ -REEL7  −40°C to +125°C  5-Ball WLCSP  CB-5-1 A1J \nAD8605ARTZ -R2 −40°C to +125°C  5-Lead SOT -23  RJ-5  B3A#  \nAD8605ARTZ -REEL  −40°C to +125°C  5-Lead SOT -23  RJ-5  B3A#  \nAD8605ARTZ -REEL7  −40°C to +125°C  5-Lead SOT -23  RJ-5  B3A#  \nAD8606ARM -REEL  −40°C to +125°C  8-Lead MSOP  RM-8  B6A  \nAD8606ARMZ -R7 −40°C to +125°C  8-Lead MSOP  RM-8  B6A#  \nAD8606ARMZ -REEL  −40°C to +125°C  8-Lead MSOP  RM-8  B6A#  \nAD8606ARZ  −40°C to +125°C  8-Lead SOIC_N  R-8   \nAD8606ARZ -REEL  −40°C to +125°C  8-Lead SOIC_N  R-8   \nAD8606ARZ -REEL7  −40°C to +125°C  8-Lead SOIC_N  R-8   \nAD8606ACBZ -REEL7  −40°C to +125°C  8-Ball WLCSP  CB-8-1  B6A# \nAD8608ARZ  −40°C to +125°C  14-Lead SOIC_N  R-14   \nAD8608ARZ -REEL  −40°C to +125°C  14-Lead SOIC_N  R-14   \nAD8608ARZ -REEL7  −40°C to +125°C  14-Lead SOIC_N  R-14   \nAD8608ARUZ  −40°C to +125°C  14-Lead TSSOP  RU-14   \nAD8608ARUZ -REEL  −40°C to +125°C  14-Lead TSSOP  RU-14   \n \n1 Z = RoHS Compliant Part, # denotes RoHS compliant product (except for CB -5-1) may be top or bottom marked. \n \n©2002 –2017  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D02731 -0-11/17(O)  \n \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 AD8606ARZ-REEL7\xa0 AD8605ART-REEL\xa0 AD8605ACBZ-REEL7\xa0 AD8605ARTZ-REEL\xa0 AD8606AR-REEL\xa0\nAD8606ARZ-REEL\xa0 AD8608ARZ\xa0 AD8608ARUZ\xa0 AD8606ACBZ-REEL7\xa0 AD8605ARTZ-R2\xa0 AD8605ARTZ-REEL7\xa0\nAD8606ARM-REEL\xa0 AD8606ARMZ-REEL\xa0 AD8606AR\xa0 AD8608ARUZ-REEL\xa0 AD8608ARZ-REEL\xa0 AD8606AR-REEL7\xa0\nAD8606ARMZ-R7\xa0 AD8605ACBZ-REEL\xa0 AD8606ARZ\xa0 AD8608ARZ-REEL7\n'}]
!==============================================================================!
### Component Summary: AD8605ART-REEL

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Supply Voltage (V_S): 2.7 V to 5.5 V
  - Absolute Maximum Supply Voltage: 6 V

- **Current Ratings:**
  - Output Current (I_OUT): ±80 mA
  - Supply Current per Amplifier (I_SY): 1.2 mA (typical)

- **Power Consumption:**
  - Supply Current: 1.2 mA (typical) at no load

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - 5-Ball WLCSP (Wafer Level Chip Scale Package) or 5-Lead SOT-23

- **Special Features:**
  - Low offset voltage: 65 µV maximum
  - Low input bias currents: 1 pA maximum
  - Low noise: 8 nV/√Hz
  - Unity gain stable
  - Rail-to-rail input and output
  - High open-loop gain: 1000 V/mV
  - Patented DigiTrim® trimming technique for precision

- **Moisture Sensitive Level (JEDEC J-STD-020E):**
  - Level 1

**Description:**
The AD8605 is a precision, low noise, CMOS operational amplifier designed for single-supply operation. It features rail-to-rail input and output, making it suitable for a wide range of applications where high precision and low noise are critical. The device is characterized by its low offset voltage, low input bias current, and wide bandwidth, making it ideal for high-performance signal processing.

**Typical Applications:**
- **Photodiode Amplification:** The low noise and high precision make it suitable for amplifying signals from photodiodes in optical applications.
- **Battery-Powered Instrumentation:** Its low power consumption and wide operating voltage range make it ideal for portable devices.
- **Multipole Filters:** The amplifier can be used in filter designs where precision and low distortion are required.
- **Sensors:** It is suitable for interfacing with various sensors, providing accurate signal conditioning.
- **Audio Applications:** The wide bandwidth and low distortion characteristics make it suitable for audio amplification in portable devices.

In summary, the AD8605ART-REEL is a versatile operational amplifier that excels in applications requiring high precision, low noise, and low power consumption, making it a valuable component in modern electronic designs.