<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='90' type='unsigned int'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='125' u='w' c='_ZN4llvm4SDepC1EPNS_5SUnitENS0_9OrderKindE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='169' u='r' c='_ZNK4llvm4SDep14isNormalMemoryEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='170' u='r' c='_ZNK4llvm4SDep14isNormalMemoryEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='175' u='r' c='_ZNK4llvm4SDep9isBarrierEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='187' u='r' c='_ZNK4llvm4SDep11isMustAliasEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='195' u='r' c='_ZNK4llvm4SDep6isWeakEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='201' u='r' c='_ZNK4llvm4SDep12isArtificialEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='207' u='r' c='_ZNK4llvm4SDep9isClusterEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='474' u='r' c='_ZNK4llvm4SDep8overlapsERKS0_'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='474' u='r' c='_ZNK4llvm4SDep8overlapsERKS0_'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='89'>/// Additional information about Order dependencies.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/ScheduleDAG.h' l='90'>// enum OrderKind</doc>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAG.cpp' l='95' u='r' c='_ZNK4llvm4SDep4dumpEPKNS_18TargetRegisterInfoE'/>
