{
    "DESIGN_NAME": "hmmm",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": ["dir::../../verilog/rtl/defines.v", "dir::../../verilog/rtl/hmmm/hmmm.v"
    , "dir::../../verilog/rtl/hmmm/alu/alu.v", "dir::../../verilog/rtl/hmmm/control/control.v", "dir::../../verilog/rtl/hmmm/ir/ir.v"
    , "dir::../../verilog/rtl/hmmm/pc/pc.v", "dir::../../verilog/rtl/hmmm/ram/mar.v", "dir::../../verilog/rtl/hmmm/ram/ram.v"
    , "dir::../../verilog/rtl/hmmm/ram/mdr.v", "dir::../../verilog/rtl/hmmm/register/register.v", "dir::../../verilog/rtl/hmmm/register/register_file.v"],
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "counter.clk",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 1500 1500",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.55,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DIODE_INSERTION_STRATEGY": 4,
    "PL_RESIZER_MAX_SLEW_MARGIN": 1.0,
    "GLB_RESIZER_MAX_SLEW_MARGIN": 1.0,
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}