
lockNET_SF_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008d80  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008d80  20008d80  00010d80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000524  20008d88  20008d88  00010d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000003a4  200092ac  200092ac  000112ac  2**2
                  ALLOC
  4 .stack        00003000  20009650  20009650  000112ac  2**0
                  ALLOC
  5 .comment      00000285  00000000  00000000  000112ac  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000708  00000000  00000000  00011531  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000011e5  00000000  00000000  00011c39  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009e2b  00000000  00000000  00012e1e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001734  00000000  00000000  0001cc49  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00004b42  00000000  00000000  0001e37d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001e08  00000000  00000000  00022ec0  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003246  00000000  00000000  00024cc8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00002b1e  00000000  00000000  00027f0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00061527  00000000  00000000  0002aa2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0008bf53  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000006c0  00000000  00000000  0008bf78  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	2000137d 	.word	0x2000137d
2000006c:	200013ad 	.word	0x200013ad
20000070:	20001be1 	.word	0x20001be1
20000074:	20001c11 	.word	0x20001c11
20000078:	200022e1 	.word	0x200022e1
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20002311 	.word	0x20002311
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000fb5 	.word	0x20000fb5
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000f91 	.word	0x20000f91
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>
20000336:	e7fe      	b.n	20000336 <DMA_IRQHandler+0xa>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>
20000350:	e7fe      	b.n	20000350 <GPIO0_IRQHandler+0x2>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>
20000360:	e7fe      	b.n	20000360 <GPIO8_IRQHandler+0x2>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20002465 	.word	0x20002465
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008d88 	.word	0x20008d88
20000450:	20008d88 	.word	0x20008d88
20000454:	20008d88 	.word	0x20008d88
20000458:	200092ac 	.word	0x200092ac
2000045c:	00000000 	.word	0x00000000
20000460:	200092ac 	.word	0x200092ac
20000464:	20009650 	.word	0x20009650
20000468:	200029fd 	.word	0x200029fd
2000046c:	20001009 	.word	0x20001009

20000470 <__do_global_dtors_aux>:
20000470:	f249 23ac 	movw	r3, #37548	; 0x92ac
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f648 5088 	movw	r0, #36232	; 0x8d88
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <LORA_handle_interrupt>:

volatile uint8_t cad;
unsigned int cad_timeout;

void LORA_handle_interrupt(void)
{
200004a0:	b580      	push	{r7, lr}
200004a2:	b082      	sub	sp, #8
200004a4:	af00      	add	r7, sp, #0
    // Read the interrupt register
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
200004a6:	f04f 0012 	mov.w	r0, #18
200004aa:	f000 fbab 	bl	20000c04 <LORA_read>
200004ae:	4603      	mov	r3, r0
200004b0:	71bb      	strb	r3, [r7, #6]
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
200004b2:	f249 23f3 	movw	r3, #37619	; 0x92f3
200004b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004ba:	781b      	ldrb	r3, [r3, #0]
200004bc:	2b02      	cmp	r3, #2
200004be:	d113      	bne.n	200004e8 <LORA_handle_interrupt+0x48>
200004c0:	79bb      	ldrb	r3, [r7, #6]
200004c2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
200004c6:	2b00      	cmp	r3, #0
200004c8:	d00e      	beq.n	200004e8 <LORA_handle_interrupt+0x48>
    {
	rx_bad++;
200004ca:	f249 33fc 	movw	r3, #37884	; 0x93fc
200004ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004d2:	881b      	ldrh	r3, [r3, #0]
200004d4:	b29b      	uxth	r3, r3
200004d6:	f103 0301 	add.w	r3, r3, #1
200004da:	b29a      	uxth	r2, r3
200004dc:	f249 33fc 	movw	r3, #37884	; 0x93fc
200004e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004e4:	801a      	strh	r2, [r3, #0]

void LORA_handle_interrupt(void)
{
    // Read the interrupt register
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
200004e6:	e081      	b.n	200005ec <LORA_handle_interrupt+0x14c>
    {
	rx_bad++;
    }
    else if (mode == LORA_MODE_RX && irq_flags & RH_RF95_RX_DONE)
200004e8:	f249 23f3 	movw	r3, #37619	; 0x92f3
200004ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004f0:	781b      	ldrb	r3, [r3, #0]
200004f2:	2b02      	cmp	r3, #2
200004f4:	d145      	bne.n	20000582 <LORA_handle_interrupt+0xe2>
200004f6:	79bb      	ldrb	r3, [r7, #6]
200004f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
200004fc:	2b00      	cmp	r3, #0
200004fe:	d040      	beq.n	20000582 <LORA_handle_interrupt+0xe2>
    {
	// Have received a packet
	uint8_t len = LORA_read(RH_RF95_REG_13_RX_NB_BYTES);
20000500:	f04f 0013 	mov.w	r0, #19
20000504:	f000 fb7e 	bl	20000c04 <LORA_read>
20000508:	4603      	mov	r3, r0
2000050a:	71fb      	strb	r3, [r7, #7]

	// Reset the fifo read ptr to the beginning of the packet
	LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, LORA_read(RH_RF95_REG_10_FIFO_RX_CURRENT_ADDR));
2000050c:	f04f 0010 	mov.w	r0, #16
20000510:	f000 fb78 	bl	20000c04 <LORA_read>
20000514:	4603      	mov	r3, r0
20000516:	f04f 000d 	mov.w	r0, #13
2000051a:	4619      	mov	r1, r3
2000051c:	f000 fb96 	bl	20000c4c <LORA_write>
	LORA_burst_read(RH_RF95_REG_00_FIFO, buf, len);
20000520:	79fb      	ldrb	r3, [r7, #7]
20000522:	f04f 0000 	mov.w	r0, #0
20000526:	f249 21fc 	movw	r1, #37628	; 0x92fc
2000052a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000052e:	461a      	mov	r2, r3
20000530:	f000 fbca 	bl	20000cc8 <LORA_burst_read>
	buf_len = len;
20000534:	f249 23f9 	movw	r3, #37625	; 0x92f9
20000538:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000053c:	79fa      	ldrb	r2, [r7, #7]
2000053e:	701a      	strb	r2, [r3, #0]
	LORA_write(RH_RF95_REG_12_IRQ_FLAGS, 0xff); // Clear all IRQ flags
20000540:	f04f 0012 	mov.w	r0, #18
20000544:	f04f 01ff 	mov.w	r1, #255	; 0xff
20000548:	f000 fb80 	bl	20000c4c <LORA_write>

	// Remember the RSSI of this packet
	// this is according to the doc, but is it really correct?
	// weakest receiveable signals are reported RSSI at about -66
	last_rssi = LORA_read(RH_RF95_REG_1A_PKT_RSSI_VALUE) - 137;
2000054c:	f04f 001a 	mov.w	r0, #26
20000550:	f000 fb58 	bl	20000c04 <LORA_read>
20000554:	4603      	mov	r3, r0
20000556:	f1a3 0389 	sub.w	r3, r3, #137	; 0x89
2000055a:	b29b      	uxth	r3, r3
2000055c:	461a      	mov	r2, r3
2000055e:	f249 23ee 	movw	r3, #37614	; 0x92ee
20000562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000566:	801a      	strh	r2, [r3, #0]

	// We have received a message.
	LORA_validate_rx_buf();
20000568:	f000 fa24 	bl	200009b4 <LORA_validate_rx_buf>
	if (rx_buf_valid)
2000056c:	f249 23f8 	movw	r3, #37624	; 0x92f8
20000570:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000574:	781b      	ldrb	r3, [r3, #0]
20000576:	b2db      	uxtb	r3, r3
20000578:	2b00      	cmp	r3, #0
2000057a:	d036      	beq.n	200005ea <LORA_handle_interrupt+0x14a>
	    LORA_set_mode_idle(); // Got one
2000057c:	f000 f8e8 	bl	20000750 <LORA_set_mode_idle>
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
    {
	rx_bad++;
    }
    else if (mode == LORA_MODE_RX && irq_flags & RH_RF95_RX_DONE)
20000580:	e034      	b.n	200005ec <LORA_handle_interrupt+0x14c>
	// We have received a message.
	LORA_validate_rx_buf();
	if (rx_buf_valid)
	    LORA_set_mode_idle(); // Got one
    }
    else if (mode == LORA_MODE_TX && irq_flags & RH_RF95_TX_DONE)
20000582:	f249 23f3 	movw	r3, #37619	; 0x92f3
20000586:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000058a:	781b      	ldrb	r3, [r3, #0]
2000058c:	2b03      	cmp	r3, #3
2000058e:	d115      	bne.n	200005bc <LORA_handle_interrupt+0x11c>
20000590:	79bb      	ldrb	r3, [r7, #6]
20000592:	f003 0308 	and.w	r3, r3, #8
20000596:	2b00      	cmp	r3, #0
20000598:	d010      	beq.n	200005bc <LORA_handle_interrupt+0x11c>
    {
	tx_good++;
2000059a:	f249 23fa 	movw	r3, #37626	; 0x92fa
2000059e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005a2:	881b      	ldrh	r3, [r3, #0]
200005a4:	b29b      	uxth	r3, r3
200005a6:	f103 0301 	add.w	r3, r3, #1
200005aa:	b29a      	uxth	r2, r3
200005ac:	f249 23fa 	movw	r3, #37626	; 0x92fa
200005b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005b4:	801a      	strh	r2, [r3, #0]
	LORA_set_mode_idle();
200005b6:	f000 f8cb 	bl	20000750 <LORA_set_mode_idle>
	// We have received a message.
	LORA_validate_rx_buf();
	if (rx_buf_valid)
	    LORA_set_mode_idle(); // Got one
    }
    else if (mode == LORA_MODE_TX && irq_flags & RH_RF95_TX_DONE)
200005ba:	e017      	b.n	200005ec <LORA_handle_interrupt+0x14c>
    {
	tx_good++;
	LORA_set_mode_idle();
    }
    else if (mode == LORA_MODE_CAD && irq_flags & RH_RF95_CAD_DONE)
200005bc:	f249 23f3 	movw	r3, #37619	; 0x92f3
200005c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005c4:	781b      	ldrb	r3, [r3, #0]
200005c6:	2b04      	cmp	r3, #4
200005c8:	d110      	bne.n	200005ec <LORA_handle_interrupt+0x14c>
200005ca:	79bb      	ldrb	r3, [r7, #6]
200005cc:	f003 0304 	and.w	r3, r3, #4
200005d0:	2b00      	cmp	r3, #0
200005d2:	d00b      	beq.n	200005ec <LORA_handle_interrupt+0x14c>
    {
        cad = irq_flags & RH_RF95_CAD_DETECTED;
200005d4:	79ba      	ldrb	r2, [r7, #6]
200005d6:	f002 0201 	and.w	r2, r2, #1
200005da:	f249 23f7 	movw	r3, #37623	; 0x92f7
200005de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005e2:	701a      	strb	r2, [r3, #0]
        LORA_set_mode_idle();
200005e4:	f000 f8b4 	bl	20000750 <LORA_set_mode_idle>
200005e8:	e000      	b.n	200005ec <LORA_handle_interrupt+0x14c>
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
    {
	rx_bad++;
    }
    else if (mode == LORA_MODE_RX && irq_flags & RH_RF95_RX_DONE)
200005ea:	bf00      	nop
    {
        cad = irq_flags & RH_RF95_CAD_DETECTED;
        LORA_set_mode_idle();
    }

    LORA_write(RH_RF95_REG_12_IRQ_FLAGS, 0xff); // Clear all IRQ flags
200005ec:	f04f 0012 	mov.w	r0, #18
200005f0:	f04f 01ff 	mov.w	r1, #255	; 0xff
200005f4:	f000 fb2a 	bl	20000c4c <LORA_write>
}
200005f8:	f107 0708 	add.w	r7, r7, #8
200005fc:	46bd      	mov	sp, r7
200005fe:	bd80      	pop	{r7, pc}

20000600 <LORA_wait_available>:

void LORA_wait_available(void){
20000600:	b580      	push	{r7, lr}
20000602:	af00      	add	r7, sp, #0
	while (!LORA_available());
20000604:	f000 fa3e 	bl	20000a84 <LORA_available>
20000608:	4603      	mov	r3, r0
2000060a:	2b00      	cmp	r3, #0
2000060c:	d0fa      	beq.n	20000604 <LORA_wait_available+0x4>
}
2000060e:	bd80      	pop	{r7, pc}

20000610 <LORA_wait_packet_sent>:
		}
	}
	return FALSE;
}

uint8_t LORA_wait_packet_sent(uint16_t timeout){
20000610:	b480      	push	{r7}
20000612:	b085      	sub	sp, #20
20000614:	af00      	add	r7, sp, #0
20000616:	4603      	mov	r3, r0
20000618:	80fb      	strh	r3, [r7, #6]
	if (!timeout){
2000061a:	88fb      	ldrh	r3, [r7, #6]
2000061c:	2b00      	cmp	r3, #0
2000061e:	d109      	bne.n	20000634 <LORA_wait_packet_sent+0x24>
		while (mode == LORA_MODE_TX);
20000620:	f249 23f3 	movw	r3, #37619	; 0x92f3
20000624:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000628:	781b      	ldrb	r3, [r3, #0]
2000062a:	2b03      	cmp	r3, #3
2000062c:	d0f8      	beq.n	20000620 <LORA_wait_packet_sent+0x10>
		return TRUE;
2000062e:	f04f 0301 	mov.w	r3, #1
20000632:	e010      	b.n	20000656 <LORA_wait_packet_sent+0x46>
	}
	//unsigned long starttime = time(0);
	//while ((time(0) - starttime < timeout)){
	unsigned long starttime = timeout * 1000000;
20000634:	88fa      	ldrh	r2, [r7, #6]
20000636:	f244 2340 	movw	r3, #16960	; 0x4240
2000063a:	f2c0 030f 	movt	r3, #15
2000063e:	fb03 f302 	mul.w	r3, r3, r2
20000642:	60bb      	str	r3, [r7, #8]
	unsigned long counter = 0;
20000644:	f04f 0300 	mov.w	r3, #0
20000648:	60fb      	str	r3, [r7, #12]
	while ((counter++ - starttime) < 0){
2000064a:	68fb      	ldr	r3, [r7, #12]
2000064c:	f103 0301 	add.w	r3, r3, #1
20000650:	60fb      	str	r3, [r7, #12]
		if (mode != LORA_MODE_TX){
			return TRUE;
		}
	}
	return FALSE;
20000652:	f04f 0300 	mov.w	r3, #0
}
20000656:	4618      	mov	r0, r3
20000658:	f107 0714 	add.w	r7, r7, #20
2000065c:	46bd      	mov	sp, r7
2000065e:	bc80      	pop	{r7}
20000660:	4770      	bx	lr
20000662:	bf00      	nop
20000664:	0000      	lsls	r0, r0, #0
	...

20000668 <LORA_init>:
	tx_header_flags |= set;
}

// END RHGenericDriver code

uint8_t LORA_init(void){
20000668:	b580      	push	{r7, lr}
2000066a:	b084      	sub	sp, #16
2000066c:	af02      	add	r7, sp, #8

	MSS_SPI_init(&g_mss_spi1);
2000066e:	f249 4058 	movw	r0, #37976	; 0x9458
20000672:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000676:	f001 fae3 	bl	20001c40 <MSS_SPI_init>
	MSS_SPI_configure_master_mode
2000067a:	f648 13cc 	movw	r3, #35276	; 0x89cc
2000067e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000682:	781b      	ldrb	r3, [r3, #0]
20000684:	9300      	str	r3, [sp, #0]
20000686:	f249 4058 	movw	r0, #37976	; 0x9458
2000068a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000068e:	f04f 0100 	mov.w	r1, #0
20000692:	f04f 0200 	mov.w	r2, #0
20000696:	f04f 0307 	mov.w	r3, #7
2000069a:	f000 ffb9 	bl	20001610 <MSS_SPI_configure_master_mode>



	//MSS_GPIO_drive_inout(MSS_GPIO_10, MSS_GPIO_HIGH_Z);
	int i;
	LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_SLEEP | RH_RF95_LONG_RANGE_MODE);
2000069e:	f04f 0001 	mov.w	r0, #1
200006a2:	f04f 0180 	mov.w	r1, #128	; 0x80
200006a6:	f000 fad1 	bl	20000c4c <LORA_write>
//	    delay(10); // Wait for sleep mode to take over from say, CAD
	for (i=0;i<100000;i++);
200006aa:	f04f 0300 	mov.w	r3, #0
200006ae:	603b      	str	r3, [r7, #0]
200006b0:	e003      	b.n	200006ba <LORA_init+0x52>
200006b2:	683b      	ldr	r3, [r7, #0]
200006b4:	f103 0301 	add.w	r3, r3, #1
200006b8:	603b      	str	r3, [r7, #0]
200006ba:	683a      	ldr	r2, [r7, #0]
200006bc:	f248 639f 	movw	r3, #34463	; 0x869f
200006c0:	f2c0 0301 	movt	r3, #1
200006c4:	429a      	cmp	r2, r3
200006c6:	ddf4      	ble.n	200006b2 <LORA_init+0x4a>

	LORA_read(RH_RF95_REG_06_FRF_MSB);
200006c8:	f04f 0006 	mov.w	r0, #6
200006cc:	f000 fa9a 	bl	20000c04 <LORA_read>
	uint8_t read_result = LORA_read(RH_RF95_REG_01_OP_MODE);
200006d0:	f04f 0001 	mov.w	r0, #1
200006d4:	f000 fa96 	bl	20000c04 <LORA_read>
200006d8:	4603      	mov	r3, r0
200006da:	71bb      	strb	r3, [r7, #6]
	uint8_t comp = RH_RF95_MODE_SLEEP | RH_RF95_LONG_RANGE_MODE;
200006dc:	f06f 037f 	mvn.w	r3, #127	; 0x7f
200006e0:	71fb      	strb	r3, [r7, #7]
	    // Check we are in sleep mode, with LORA set
	if (read_result != comp)
200006e2:	79ba      	ldrb	r2, [r7, #6]
200006e4:	79fb      	ldrb	r3, [r7, #7]
200006e6:	429a      	cmp	r2, r3
200006e8:	d002      	beq.n	200006f0 <LORA_init+0x88>
	{
		//	Serial.println(spiRead(RH_RF95_REG_01_OP_MODE), HEX);
		return 1; // No device present?
200006ea:	f04f 0301 	mov.w	r3, #1
200006ee:	e024      	b.n	2000073a <LORA_init+0xd2>
	}

	// Sets up FIFO so transmit data starts at 0, receive starts at 128
	LORA_write(RH_RF95_REG_0E_FIFO_TX_BASE_ADDR, 0);
200006f0:	f04f 000e 	mov.w	r0, #14
200006f4:	f04f 0100 	mov.w	r1, #0
200006f8:	f000 faa8 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_0F_FIFO_RX_BASE_ADDR, 128);
200006fc:	f04f 000f 	mov.w	r0, #15
20000700:	f04f 0180 	mov.w	r1, #128	; 0x80
20000704:	f000 faa2 	bl	20000c4c <LORA_write>

	LORA_set_mode_idle();
20000708:	f000 f822 	bl	20000750 <LORA_set_mode_idle>

	LORA_set_modem_config(modem_default); // Radio default
2000070c:	f648 10d0 	movw	r0, #35280	; 0x89d0
20000710:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000714:	f000 f870 	bl	200007f8 <LORA_set_modem_config>

	LORA_set_preamble_length(8);
20000718:	f04f 0008 	mov.w	r0, #8
2000071c:	f000 f88e 	bl	2000083c <LORA_set_preamble_length>

	LORA_set_frequency(915.0);
20000720:	a109      	add	r1, pc, #36	; (adr r1, 20000748 <LORA_init+0xe0>)
20000722:	e9d1 0100 	ldrd	r0, r1, [r1]
20000726:	f000 f8a3 	bl	20000870 <LORA_set_frequency>

	// Lowish power
	LORA_set_tx_power(13, 0);
2000072a:	f04f 000d 	mov.w	r0, #13
2000072e:	f04f 0100 	mov.w	r1, #0
20000732:	f000 f8e1 	bl	200008f8 <LORA_set_tx_power>

	return 0;
20000736:	f04f 0300 	mov.w	r3, #0
}
2000073a:	4618      	mov	r0, r3
2000073c:	f107 0708 	add.w	r7, r7, #8
20000740:	46bd      	mov	sp, r7
20000742:	bd80      	pop	{r7, pc}
20000744:	f3af 8000 	nop.w
20000748:	00000000 	.word	0x00000000
2000074c:	408c9800 	.word	0x408c9800

20000750 <LORA_set_mode_idle>:

void LORA_set_mode_idle(void){
20000750:	b580      	push	{r7, lr}
20000752:	af00      	add	r7, sp, #0
	if (mode != LORA_MODE_IDLE){
20000754:	f249 23f3 	movw	r3, #37619	; 0x92f3
20000758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075c:	781b      	ldrb	r3, [r3, #0]
2000075e:	2b00      	cmp	r3, #0
20000760:	d00c      	beq.n	2000077c <LORA_set_mode_idle+0x2c>
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_STDBY);
20000762:	f04f 0001 	mov.w	r0, #1
20000766:	f04f 0101 	mov.w	r1, #1
2000076a:	f000 fa6f 	bl	20000c4c <LORA_write>
		mode = LORA_MODE_IDLE;
2000076e:	f249 23f3 	movw	r3, #37619	; 0x92f3
20000772:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000776:	f04f 0200 	mov.w	r2, #0
2000077a:	701a      	strb	r2, [r3, #0]
	}
}
2000077c:	bd80      	pop	{r7, pc}
2000077e:	bf00      	nop

20000780 <LORA_set_mode_rx>:
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_SLEEP);
		mode = LORA_MODE_SLEEP;
	}
}

void LORA_set_mode_rx(void){
20000780:	b580      	push	{r7, lr}
20000782:	af00      	add	r7, sp, #0
	if (mode != LORA_MODE_RX){
20000784:	f249 23f3 	movw	r3, #37619	; 0x92f3
20000788:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000078c:	781b      	ldrb	r3, [r3, #0]
2000078e:	2b02      	cmp	r3, #2
20000790:	d012      	beq.n	200007b8 <LORA_set_mode_rx+0x38>
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_RXCONTINUOUS);
20000792:	f04f 0001 	mov.w	r0, #1
20000796:	f04f 0105 	mov.w	r1, #5
2000079a:	f000 fa57 	bl	20000c4c <LORA_write>
		LORA_write(RH_RF95_REG_40_DIO_MAPPING1, 0x00); // Interrupt on RxDone
2000079e:	f04f 0040 	mov.w	r0, #64	; 0x40
200007a2:	f04f 0100 	mov.w	r1, #0
200007a6:	f000 fa51 	bl	20000c4c <LORA_write>
		mode = LORA_MODE_RX;
200007aa:	f249 23f3 	movw	r3, #37619	; 0x92f3
200007ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b2:	f04f 0202 	mov.w	r2, #2
200007b6:	701a      	strb	r2, [r3, #0]
	}
}
200007b8:	bd80      	pop	{r7, pc}
200007ba:	bf00      	nop

200007bc <LORA_set_mode_tx>:

void LORA_set_mode_tx(void){
200007bc:	b580      	push	{r7, lr}
200007be:	af00      	add	r7, sp, #0
    if (mode != LORA_MODE_TX)
200007c0:	f249 23f3 	movw	r3, #37619	; 0x92f3
200007c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c8:	781b      	ldrb	r3, [r3, #0]
200007ca:	2b03      	cmp	r3, #3
200007cc:	d012      	beq.n	200007f4 <LORA_set_mode_tx+0x38>
    {
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_TX);
200007ce:	f04f 0001 	mov.w	r0, #1
200007d2:	f04f 0103 	mov.w	r1, #3
200007d6:	f000 fa39 	bl	20000c4c <LORA_write>
		LORA_write(RH_RF95_REG_40_DIO_MAPPING1, 0x40); // Interrupt on TxDone
200007da:	f04f 0040 	mov.w	r0, #64	; 0x40
200007de:	f04f 0140 	mov.w	r1, #64	; 0x40
200007e2:	f000 fa33 	bl	20000c4c <LORA_write>
		mode = LORA_MODE_TX;
200007e6:	f249 23f3 	movw	r3, #37619	; 0x92f3
200007ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ee:	f04f 0203 	mov.w	r2, #3
200007f2:	701a      	strb	r2, [r3, #0]
    }
}
200007f4:	bd80      	pop	{r7, pc}
200007f6:	bf00      	nop

200007f8 <LORA_set_modem_config>:

void LORA_set_modem_config(uint8_t *config){
200007f8:	b580      	push	{r7, lr}
200007fa:	b082      	sub	sp, #8
200007fc:	af00      	add	r7, sp, #0
200007fe:	6078      	str	r0, [r7, #4]
	LORA_write(RH_RF95_REG_1D_MODEM_CONFIG1, config[0]);
20000800:	687b      	ldr	r3, [r7, #4]
20000802:	781b      	ldrb	r3, [r3, #0]
20000804:	f04f 001d 	mov.w	r0, #29
20000808:	4619      	mov	r1, r3
2000080a:	f000 fa1f 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_1E_MODEM_CONFIG2, config[1]);
2000080e:	687b      	ldr	r3, [r7, #4]
20000810:	f103 0301 	add.w	r3, r3, #1
20000814:	781b      	ldrb	r3, [r3, #0]
20000816:	f04f 001e 	mov.w	r0, #30
2000081a:	4619      	mov	r1, r3
2000081c:	f000 fa16 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_26_MODEM_CONFIG3, config[2]);
20000820:	687b      	ldr	r3, [r7, #4]
20000822:	f103 0302 	add.w	r3, r3, #2
20000826:	781b      	ldrb	r3, [r3, #0]
20000828:	f04f 0026 	mov.w	r0, #38	; 0x26
2000082c:	4619      	mov	r1, r3
2000082e:	f000 fa0d 	bl	20000c4c <LORA_write>
}
20000832:	f107 0708 	add.w	r7, r7, #8
20000836:	46bd      	mov	sp, r7
20000838:	bd80      	pop	{r7, pc}
2000083a:	bf00      	nop

2000083c <LORA_set_preamble_length>:

void LORA_set_preamble_length(uint16_t bytes){
2000083c:	b580      	push	{r7, lr}
2000083e:	b082      	sub	sp, #8
20000840:	af00      	add	r7, sp, #0
20000842:	4603      	mov	r3, r0
20000844:	80fb      	strh	r3, [r7, #6]
	LORA_write(RH_RF95_REG_20_PREAMBLE_MSB, bytes >> 8);
20000846:	88fb      	ldrh	r3, [r7, #6]
20000848:	ea4f 2313 	mov.w	r3, r3, lsr #8
2000084c:	b29b      	uxth	r3, r3
2000084e:	b2db      	uxtb	r3, r3
20000850:	f04f 0020 	mov.w	r0, #32
20000854:	4619      	mov	r1, r3
20000856:	f000 f9f9 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_21_PREAMBLE_LSB, bytes & 0xff);
2000085a:	88fb      	ldrh	r3, [r7, #6]
2000085c:	b2db      	uxtb	r3, r3
2000085e:	f04f 0021 	mov.w	r0, #33	; 0x21
20000862:	4619      	mov	r1, r3
20000864:	f000 f9f2 	bl	20000c4c <LORA_write>
}
20000868:	f107 0708 	add.w	r7, r7, #8
2000086c:	46bd      	mov	sp, r7
2000086e:	bd80      	pop	{r7, pc}

20000870 <LORA_set_frequency>:

void LORA_set_frequency(double f){
20000870:	b580      	push	{r7, lr}
20000872:	b084      	sub	sp, #16
20000874:	af00      	add	r7, sp, #0
20000876:	e9c7 0100 	strd	r0, r1, [r7]
	uint32_t frf = (f * 1000000.0) / RH_RF95_FSTEP;
2000087a:	e9d7 0100 	ldrd	r0, r1, [r7]
2000087e:	a31a      	add	r3, pc, #104	; (adr r3, 200008e8 <LORA_set_frequency+0x78>)
20000880:	e9d3 2300 	ldrd	r2, r3, [r3]
20000884:	f001 fe88 	bl	20002598 <__aeabi_dmul>
20000888:	4602      	mov	r2, r0
2000088a:	460b      	mov	r3, r1
2000088c:	4610      	mov	r0, r2
2000088e:	4619      	mov	r1, r3
20000890:	a317      	add	r3, pc, #92	; (adr r3, 200008f0 <LORA_set_frequency+0x80>)
20000892:	e9d3 2300 	ldrd	r2, r3, [r3]
20000896:	f001 ffa9 	bl	200027ec <__aeabi_ddiv>
2000089a:	4602      	mov	r2, r0
2000089c:	460b      	mov	r3, r1
2000089e:	4610      	mov	r0, r2
200008a0:	4619      	mov	r1, r3
200008a2:	f002 f88b 	bl	200029bc <__aeabi_d2uiz>
200008a6:	4603      	mov	r3, r0
200008a8:	60fb      	str	r3, [r7, #12]
	LORA_write(RH_RF95_REG_06_FRF_MSB, (frf >> 16) & 0xff);
200008aa:	68fb      	ldr	r3, [r7, #12]
200008ac:	ea4f 4313 	mov.w	r3, r3, lsr #16
200008b0:	b2db      	uxtb	r3, r3
200008b2:	f04f 0006 	mov.w	r0, #6
200008b6:	4619      	mov	r1, r3
200008b8:	f000 f9c8 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_07_FRF_MID, (frf >> 8) & 0xff);
200008bc:	68fb      	ldr	r3, [r7, #12]
200008be:	ea4f 2313 	mov.w	r3, r3, lsr #8
200008c2:	b2db      	uxtb	r3, r3
200008c4:	f04f 0007 	mov.w	r0, #7
200008c8:	4619      	mov	r1, r3
200008ca:	f000 f9bf 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_08_FRF_LSB, frf & 0xff);
200008ce:	68fb      	ldr	r3, [r7, #12]
200008d0:	b2db      	uxtb	r3, r3
200008d2:	f04f 0008 	mov.w	r0, #8
200008d6:	4619      	mov	r1, r3
200008d8:	f000 f9b8 	bl	20000c4c <LORA_write>
}
200008dc:	f107 0710 	add.w	r7, r7, #16
200008e0:	46bd      	mov	sp, r7
200008e2:	bd80      	pop	{r7, pc}
200008e4:	f3af 8000 	nop.w
200008e8:	00000000 	.word	0x00000000
200008ec:	412e8480 	.word	0x412e8480
200008f0:	00000000 	.word	0x00000000
200008f4:	404e8480 	.word	0x404e8480

200008f8 <LORA_set_tx_power>:

void LORA_set_tx_power(int8_t power, uint8_t useRFO)
{
200008f8:	b580      	push	{r7, lr}
200008fa:	b082      	sub	sp, #8
200008fc:	af00      	add	r7, sp, #0
200008fe:	4602      	mov	r2, r0
20000900:	460b      	mov	r3, r1
20000902:	71fa      	strb	r2, [r7, #7]
20000904:	71bb      	strb	r3, [r7, #6]
    // Sigh, different behaviours depending on whther the module use PA_BOOST or the RFO pin
    // for the transmitter output
    if (useRFO){
20000906:	79bb      	ldrb	r3, [r7, #6]
20000908:	2b00      	cmp	r3, #0
2000090a:	d01c      	beq.n	20000946 <LORA_set_tx_power+0x4e>
		if (power > 14)
2000090c:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000910:	2b0e      	cmp	r3, #14
20000912:	dd02      	ble.n	2000091a <LORA_set_tx_power+0x22>
			power = 14;
20000914:	f04f 030e 	mov.w	r3, #14
20000918:	71fb      	strb	r3, [r7, #7]
		if (power < -1)
2000091a:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000091e:	f1b3 3fff 	cmp.w	r3, #4294967295
20000922:	da02      	bge.n	2000092a <LORA_set_tx_power+0x32>
			power = -1;
20000924:	f04f 33ff 	mov.w	r3, #4294967295
20000928:	71fb      	strb	r3, [r7, #7]
		LORA_write(RH_RF95_REG_09_PA_CONFIG, RH_RF95_MAX_POWER | (power + 1));
2000092a:	79fb      	ldrb	r3, [r7, #7]
2000092c:	f103 0301 	add.w	r3, r3, #1
20000930:	b2db      	uxtb	r3, r3
20000932:	f043 0370 	orr.w	r3, r3, #112	; 0x70
20000936:	b2db      	uxtb	r3, r3
20000938:	b2db      	uxtb	r3, r3
2000093a:	f04f 0009 	mov.w	r0, #9
2000093e:	4619      	mov	r1, r3
20000940:	f000 f984 	bl	20000c4c <LORA_write>
20000944:	e032      	b.n	200009ac <LORA_set_tx_power+0xb4>
    } else {
		if (power > 23)
20000946:	f997 3007 	ldrsb.w	r3, [r7, #7]
2000094a:	2b17      	cmp	r3, #23
2000094c:	dd02      	ble.n	20000954 <LORA_set_tx_power+0x5c>
			power = 23;
2000094e:	f04f 0317 	mov.w	r3, #23
20000952:	71fb      	strb	r3, [r7, #7]
		if (power < 5)
20000954:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000958:	2b04      	cmp	r3, #4
2000095a:	dc02      	bgt.n	20000962 <LORA_set_tx_power+0x6a>
			power = 5;
2000095c:	f04f 0305 	mov.w	r3, #5
20000960:	71fb      	strb	r3, [r7, #7]

		// For RH_RF95_PA_DAC_ENABLE, manual says '+20dBm on PA_BOOST when OutputPower=0xf'
		// RH_RF95_PA_DAC_ENABLE actually adds about 3dBm to all power levels. We will use it
		// for 21, 22 and 23dBm
		if (power > 20) {
20000962:	f997 3007 	ldrsb.w	r3, [r7, #7]
20000966:	2b14      	cmp	r3, #20
20000968:	dd0b      	ble.n	20000982 <LORA_set_tx_power+0x8a>
			LORA_write(RH_RF95_REG_4D_PA_DAC, RH_RF95_PA_DAC_ENABLE);
2000096a:	f04f 004d 	mov.w	r0, #77	; 0x4d
2000096e:	f04f 0107 	mov.w	r1, #7
20000972:	f000 f96b 	bl	20000c4c <LORA_write>
			power -= 3;
20000976:	79fb      	ldrb	r3, [r7, #7]
20000978:	f1a3 0303 	sub.w	r3, r3, #3
2000097c:	b2db      	uxtb	r3, r3
2000097e:	71fb      	strb	r3, [r7, #7]
20000980:	e005      	b.n	2000098e <LORA_set_tx_power+0x96>
		} else {
			LORA_write(RH_RF95_REG_4D_PA_DAC, RH_RF95_PA_DAC_DISABLE);
20000982:	f04f 004d 	mov.w	r0, #77	; 0x4d
20000986:	f04f 0104 	mov.w	r1, #4
2000098a:	f000 f95f 	bl	20000c4c <LORA_write>
		// pin is connected, so must use PA_BOOST
		// Pout = 2 + OutputPower.
		// The documentation is pretty confusing on this topic: PaSelect says the max power is 20dBm,
		// but OutputPower claims it would be 17dBm.
		// My measurements show 20dBm is correct
		LORA_write(RH_RF95_REG_09_PA_CONFIG, RH_RF95_PA_SELECT | (power-5));
2000098e:	79fb      	ldrb	r3, [r7, #7]
20000990:	f1a3 0305 	sub.w	r3, r3, #5
20000994:	b2db      	uxtb	r3, r3
20000996:	ea6f 6343 	mvn.w	r3, r3, lsl #25
2000099a:	ea6f 6353 	mvn.w	r3, r3, lsr #25
2000099e:	b2db      	uxtb	r3, r3
200009a0:	b2db      	uxtb	r3, r3
200009a2:	f04f 0009 	mov.w	r0, #9
200009a6:	4619      	mov	r1, r3
200009a8:	f000 f950 	bl	20000c4c <LORA_write>
	}
}
200009ac:	f107 0708 	add.w	r7, r7, #8
200009b0:	46bd      	mov	sp, r7
200009b2:	bd80      	pop	{r7, pc}

200009b4 <LORA_validate_rx_buf>:

void LORA_validate_rx_buf(void){
200009b4:	b480      	push	{r7}
200009b6:	af00      	add	r7, sp, #0
	if (buf_len < 4){
200009b8:	f249 23f9 	movw	r3, #37625	; 0x92f9
200009bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009c0:	781b      	ldrb	r3, [r3, #0]
200009c2:	b2db      	uxtb	r3, r3
200009c4:	2b03      	cmp	r3, #3
200009c6:	d959      	bls.n	20000a7c <LORA_validate_rx_buf+0xc8>
		return;
	}
	rx_header_to = buf[0];
200009c8:	f249 23fc 	movw	r3, #37628	; 0x92fc
200009cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009d0:	781a      	ldrb	r2, [r3, #0]
200009d2:	f249 4305 	movw	r3, #37893	; 0x9405
200009d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009da:	701a      	strb	r2, [r3, #0]
	rx_header_from = buf[1];
200009dc:	f249 23fc 	movw	r3, #37628	; 0x92fc
200009e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e4:	785a      	ldrb	r2, [r3, #1]
200009e6:	f249 23f5 	movw	r3, #37621	; 0x92f5
200009ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ee:	701a      	strb	r2, [r3, #0]
	rx_header_id = buf[2];
200009f0:	f249 23fc 	movw	r3, #37628	; 0x92fc
200009f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009f8:	789a      	ldrb	r2, [r3, #2]
200009fa:	f249 4304 	movw	r3, #37892	; 0x9404
200009fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a02:	701a      	strb	r2, [r3, #0]
	rx_header_flags = buf[3];
20000a04:	f249 23fc 	movw	r3, #37628	; 0x92fc
20000a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a0c:	78da      	ldrb	r2, [r3, #3]
20000a0e:	f249 23f6 	movw	r3, #37622	; 0x92f6
20000a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a16:	701a      	strb	r2, [r3, #0]
	if (promiscuous ||
20000a18:	f249 23f4 	movw	r3, #37620	; 0x92f4
20000a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a20:	781b      	ldrb	r3, [r3, #0]
20000a22:	2b00      	cmp	r3, #0
20000a24:	d114      	bne.n	20000a50 <LORA_validate_rx_buf+0x9c>
			rx_header_to == this_address ||
20000a26:	f249 4305 	movw	r3, #37893	; 0x9405
20000a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a2e:	781b      	ldrb	r3, [r3, #0]
20000a30:	b2da      	uxtb	r2, r3
20000a32:	f249 23ec 	movw	r3, #37612	; 0x92ec
20000a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a3a:	781b      	ldrb	r3, [r3, #0]
	}
	rx_header_to = buf[0];
	rx_header_from = buf[1];
	rx_header_id = buf[2];
	rx_header_flags = buf[3];
	if (promiscuous ||
20000a3c:	429a      	cmp	r2, r3
20000a3e:	d007      	beq.n	20000a50 <LORA_validate_rx_buf+0x9c>
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
20000a40:	f249 4305 	movw	r3, #37893	; 0x9405
20000a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a48:	781b      	ldrb	r3, [r3, #0]
20000a4a:	b2db      	uxtb	r3, r3
	}
	rx_header_to = buf[0];
	rx_header_from = buf[1];
	rx_header_id = buf[2];
	rx_header_flags = buf[3];
	if (promiscuous ||
20000a4c:	2bff      	cmp	r3, #255	; 0xff
20000a4e:	d116      	bne.n	20000a7e <LORA_validate_rx_buf+0xca>
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
		rx_good++;
20000a50:	f249 23f0 	movw	r3, #37616	; 0x92f0
20000a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a58:	881b      	ldrh	r3, [r3, #0]
20000a5a:	b29b      	uxth	r3, r3
20000a5c:	f103 0301 	add.w	r3, r3, #1
20000a60:	b29a      	uxth	r2, r3
20000a62:	f249 23f0 	movw	r3, #37616	; 0x92f0
20000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6a:	801a      	strh	r2, [r3, #0]
		rx_buf_valid = 1;
20000a6c:	f249 23f8 	movw	r3, #37624	; 0x92f8
20000a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a74:	f04f 0201 	mov.w	r2, #1
20000a78:	701a      	strb	r2, [r3, #0]
20000a7a:	e000      	b.n	20000a7e <LORA_validate_rx_buf+0xca>
	}
}

void LORA_validate_rx_buf(void){
	if (buf_len < 4){
		return;
20000a7c:	bf00      	nop
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
		rx_good++;
		rx_buf_valid = 1;
	}
}
20000a7e:	46bd      	mov	sp, r7
20000a80:	bc80      	pop	{r7}
20000a82:	4770      	bx	lr

20000a84 <LORA_available>:

uint8_t LORA_available(void){
20000a84:	b580      	push	{r7, lr}
20000a86:	af00      	add	r7, sp, #0
	if (mode == LORA_MODE_TX){
20000a88:	f249 23f3 	movw	r3, #37619	; 0x92f3
20000a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a90:	781b      	ldrb	r3, [r3, #0]
20000a92:	2b03      	cmp	r3, #3
20000a94:	d102      	bne.n	20000a9c <LORA_available+0x18>
		return FALSE;
20000a96:	f04f 0300 	mov.w	r3, #0
20000a9a:	e007      	b.n	20000aac <LORA_available+0x28>
	}
	LORA_set_mode_rx();
20000a9c:	f7ff fe70 	bl	20000780 <LORA_set_mode_rx>
	return rx_buf_valid;
20000aa0:	f249 23f8 	movw	r3, #37624	; 0x92f8
20000aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aa8:	781b      	ldrb	r3, [r3, #0]
20000aaa:	b2db      	uxtb	r3, r3
}
20000aac:	4618      	mov	r0, r3
20000aae:	bd80      	pop	{r7, pc}

20000ab0 <LORA_clear_rx_buf>:

void LORA_clear_rx_buf(void){
20000ab0:	b480      	push	{r7}
20000ab2:	af00      	add	r7, sp, #0
	rx_buf_valid = FALSE;
20000ab4:	f249 23f8 	movw	r3, #37624	; 0x92f8
20000ab8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000abc:	f04f 0200 	mov.w	r2, #0
20000ac0:	701a      	strb	r2, [r3, #0]
	buf_len = 0;
20000ac2:	f249 23f9 	movw	r3, #37625	; 0x92f9
20000ac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aca:	f04f 0200 	mov.w	r2, #0
20000ace:	701a      	strb	r2, [r3, #0]
}
20000ad0:	46bd      	mov	sp, r7
20000ad2:	bc80      	pop	{r7}
20000ad4:	4770      	bx	lr
20000ad6:	bf00      	nop

20000ad8 <LORA_send>:

uint8_t LORA_send(const uint8_t* data, uint8_t len){
20000ad8:	b580      	push	{r7, lr}
20000ada:	b082      	sub	sp, #8
20000adc:	af00      	add	r7, sp, #0
20000ade:	6078      	str	r0, [r7, #4]
20000ae0:	460b      	mov	r3, r1
20000ae2:	70fb      	strb	r3, [r7, #3]
	if (len > RH_RF95_MAX_MESSAGE_LEN){
20000ae4:	78fb      	ldrb	r3, [r7, #3]
20000ae6:	2bfb      	cmp	r3, #251	; 0xfb
20000ae8:	d903      	bls.n	20000af2 <LORA_send+0x1a>
		return FALSE;
20000aea:	f04f 0300 	mov.w	r3, #0
	LORA_burst_write(RH_RF95_REG_00_FIFO, data, len);
	LORA_write(RH_RF95_REG_22_PAYLOAD_LENGTH, len + RH_RF95_HEADER_LEN);

	LORA_set_mode_tx(); // Start the transmitter
	// when Tx is done, interruptHandler will fire and radio mode will return to STANDBY
}
20000aee:	4618      	mov	r0, r3
20000af0:	e045      	b.n	20000b7e <LORA_send+0xa6>
uint8_t LORA_send(const uint8_t* data, uint8_t len){
	if (len > RH_RF95_MAX_MESSAGE_LEN){
		return FALSE;
	}

	LORA_wait_packet_sent(0);
20000af2:	f04f 0000 	mov.w	r0, #0
20000af6:	f7ff fd8b 	bl	20000610 <LORA_wait_packet_sent>
	LORA_set_mode_idle();
20000afa:	f7ff fe29 	bl	20000750 <LORA_set_mode_idle>

	// Position at the beginning of the FIFO
	LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0);
20000afe:	f04f 000d 	mov.w	r0, #13
20000b02:	f04f 0100 	mov.w	r1, #0
20000b06:	f000 f8a1 	bl	20000c4c <LORA_write>
	// The headers
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_to);
20000b0a:	f249 23f2 	movw	r3, #37618	; 0x92f2
20000b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b12:	781b      	ldrb	r3, [r3, #0]
20000b14:	f04f 0000 	mov.w	r0, #0
20000b18:	4619      	mov	r1, r3
20000b1a:	f000 f897 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_from);
20000b1e:	f249 33fe 	movw	r3, #37886	; 0x93fe
20000b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b26:	781b      	ldrb	r3, [r3, #0]
20000b28:	f04f 0000 	mov.w	r0, #0
20000b2c:	4619      	mov	r1, r3
20000b2e:	f000 f88d 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_id);
20000b32:	f249 23ed 	movw	r3, #37613	; 0x92ed
20000b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b3a:	781b      	ldrb	r3, [r3, #0]
20000b3c:	f04f 0000 	mov.w	r0, #0
20000b40:	4619      	mov	r1, r3
20000b42:	f000 f883 	bl	20000c4c <LORA_write>
	LORA_write(RH_RF95_REG_00_FIFO, tx_header_flags);
20000b46:	f249 4306 	movw	r3, #37894	; 0x9406
20000b4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b4e:	781b      	ldrb	r3, [r3, #0]
20000b50:	f04f 0000 	mov.w	r0, #0
20000b54:	4619      	mov	r1, r3
20000b56:	f000 f879 	bl	20000c4c <LORA_write>
	// The message data
	LORA_burst_write(RH_RF95_REG_00_FIFO, data, len);
20000b5a:	78fb      	ldrb	r3, [r7, #3]
20000b5c:	f04f 0000 	mov.w	r0, #0
20000b60:	6879      	ldr	r1, [r7, #4]
20000b62:	461a      	mov	r2, r3
20000b64:	f000 f926 	bl	20000db4 <LORA_burst_write>
	LORA_write(RH_RF95_REG_22_PAYLOAD_LENGTH, len + RH_RF95_HEADER_LEN);
20000b68:	78fb      	ldrb	r3, [r7, #3]
20000b6a:	f103 0304 	add.w	r3, r3, #4
20000b6e:	b2db      	uxtb	r3, r3
20000b70:	f04f 0022 	mov.w	r0, #34	; 0x22
20000b74:	4619      	mov	r1, r3
20000b76:	f000 f869 	bl	20000c4c <LORA_write>

	LORA_set_mode_tx(); // Start the transmitter
20000b7a:	f7ff fe1f 	bl	200007bc <LORA_set_mode_tx>
	// when Tx is done, interruptHandler will fire and radio mode will return to STANDBY
}
20000b7e:	f107 0708 	add.w	r7, r7, #8
20000b82:	46bd      	mov	sp, r7
20000b84:	bd80      	pop	{r7, pc}
20000b86:	bf00      	nop

20000b88 <LORA_recv>:

uint8_t LORA_recv(uint8_t* in_buf, uint8_t* len){
20000b88:	b580      	push	{r7, lr}
20000b8a:	b082      	sub	sp, #8
20000b8c:	af00      	add	r7, sp, #0
20000b8e:	6078      	str	r0, [r7, #4]
20000b90:	6039      	str	r1, [r7, #0]
    if (!LORA_available()){
20000b92:	f7ff ff77 	bl	20000a84 <LORA_available>
20000b96:	4603      	mov	r3, r0
20000b98:	2b00      	cmp	r3, #0
20000b9a:	d102      	bne.n	20000ba2 <LORA_recv+0x1a>
    	return 0;
20000b9c:	f04f 0300 	mov.w	r3, #0
20000ba0:	e028      	b.n	20000bf4 <LORA_recv+0x6c>
    }
	if (in_buf && len) {
20000ba2:	687b      	ldr	r3, [r7, #4]
20000ba4:	2b00      	cmp	r3, #0
20000ba6:	d021      	beq.n	20000bec <LORA_recv+0x64>
20000ba8:	683b      	ldr	r3, [r7, #0]
20000baa:	2b00      	cmp	r3, #0
20000bac:	d01e      	beq.n	20000bec <LORA_recv+0x64>
		// Skip the 4 headers that are at the beginning of the rxBuf
		if (*len > buf_len - RH_RF95_HEADER_LEN)
20000bae:	683b      	ldr	r3, [r7, #0]
20000bb0:	781b      	ldrb	r3, [r3, #0]
20000bb2:	461a      	mov	r2, r3
20000bb4:	f249 23f9 	movw	r3, #37625	; 0x92f9
20000bb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bbc:	781b      	ldrb	r3, [r3, #0]
20000bbe:	b2db      	uxtb	r3, r3
20000bc0:	f1a3 0304 	sub.w	r3, r3, #4
20000bc4:	429a      	cmp	r2, r3
20000bc6:	dd0a      	ble.n	20000bde <LORA_recv+0x56>
			*len = buf_len - RH_RF95_HEADER_LEN;
20000bc8:	f249 23f9 	movw	r3, #37625	; 0x92f9
20000bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd0:	781b      	ldrb	r3, [r3, #0]
20000bd2:	b2db      	uxtb	r3, r3
20000bd4:	f1a3 0304 	sub.w	r3, r3, #4
20000bd8:	b2da      	uxtb	r2, r3
20000bda:	683b      	ldr	r3, [r7, #0]
20000bdc:	701a      	strb	r2, [r3, #0]
		memcpy(in_buf, buf + RH_RF95_HEADER_LEN, *len);
20000bde:	683b      	ldr	r3, [r7, #0]
20000be0:	781b      	ldrb	r3, [r3, #0]
20000be2:	6878      	ldr	r0, [r7, #4]
20000be4:	4906      	ldr	r1, [pc, #24]	; (20000c00 <LORA_recv+0x78>)
20000be6:	461a      	mov	r2, r3
20000be8:	f001 ff30 	bl	20002a4c <memcpy>
    }
    LORA_clear_rx_buf(); // This message accepted and cleared
20000bec:	f7ff ff60 	bl	20000ab0 <LORA_clear_rx_buf>
    return TRUE;
20000bf0:	f04f 0301 	mov.w	r3, #1
}
20000bf4:	4618      	mov	r0, r3
20000bf6:	f107 0708 	add.w	r7, r7, #8
20000bfa:	46bd      	mov	sp, r7
20000bfc:	bd80      	pop	{r7, pc}
20000bfe:	bf00      	nop
20000c00:	20009300 	.word	0x20009300

20000c04 <LORA_read>:

uint8_t LORA_read(uint8_t addr){
20000c04:	b580      	push	{r7, lr}
20000c06:	b084      	sub	sp, #16
20000c08:	af00      	add	r7, sp, #0
20000c0a:	4603      	mov	r3, r0
20000c0c:	71fb      	strb	r3, [r7, #7]
	uint8_t response;
	//MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000c0e:	f04f 0008 	mov.w	r0, #8
20000c12:	f04f 0100 	mov.w	r1, #0
20000c16:	f001 fbcf 	bl	200023b8 <MSS_GPIO_set_output>
	response = MSS_SPI_transfer_frame(&g_mss_spi1, addr << 8);
20000c1a:	79fb      	ldrb	r3, [r7, #7]
20000c1c:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000c20:	f249 4058 	movw	r0, #37976	; 0x9458
20000c24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c28:	4619      	mov	r1, r3
20000c2a:	f000 fe1f 	bl	2000186c <MSS_SPI_transfer_frame>
20000c2e:	4603      	mov	r3, r0
20000c30:	73fb      	strb	r3, [r7, #15]
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000c32:	f04f 0008 	mov.w	r0, #8
20000c36:	f04f 0101 	mov.w	r1, #1
20000c3a:	f001 fbbd 	bl	200023b8 <MSS_GPIO_set_output>
	//MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	return response;
20000c3e:	7bfb      	ldrb	r3, [r7, #15]
}
20000c40:	4618      	mov	r0, r3
20000c42:	f107 0710 	add.w	r7, r7, #16
20000c46:	46bd      	mov	sp, r7
20000c48:	bd80      	pop	{r7, pc}
20000c4a:	bf00      	nop

20000c4c <LORA_write>:

void LORA_write(uint8_t addr, uint8_t data){
20000c4c:	b580      	push	{r7, lr}
20000c4e:	b084      	sub	sp, #16
20000c50:	af00      	add	r7, sp, #0
20000c52:	4602      	mov	r2, r0
20000c54:	460b      	mov	r3, r1
20000c56:	71fa      	strb	r2, [r7, #7]
20000c58:	71bb      	strb	r3, [r7, #6]
	uint16_t cmd = (1 << 15) | (addr << 8) | data;
20000c5a:	79fb      	ldrb	r3, [r7, #7]
20000c5c:	ea4f 2303 	mov.w	r3, r3, lsl #8
20000c60:	b29b      	uxth	r3, r3
20000c62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
20000c66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
20000c6a:	b29a      	uxth	r2, r3
20000c6c:	79bb      	ldrb	r3, [r7, #6]
20000c6e:	ea42 0303 	orr.w	r3, r2, r3
20000c72:	b29b      	uxth	r3, r3
20000c74:	81fb      	strh	r3, [r7, #14]
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000c76:	f249 4058 	movw	r0, #37976	; 0x9458
20000c7a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c7e:	f04f 0100 	mov.w	r1, #0
20000c82:	f000 fd45 	bl	20001710 <MSS_SPI_set_slave_select>
	MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000c86:	f04f 0008 	mov.w	r0, #8
20000c8a:	f04f 0100 	mov.w	r1, #0
20000c8e:	f001 fb93 	bl	200023b8 <MSS_GPIO_set_output>
	MSS_SPI_transfer_frame( &g_mss_spi1, cmd);
20000c92:	89fb      	ldrh	r3, [r7, #14]
20000c94:	f249 4058 	movw	r0, #37976	; 0x9458
20000c98:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c9c:	4619      	mov	r1, r3
20000c9e:	f000 fde5 	bl	2000186c <MSS_SPI_transfer_frame>
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000ca2:	f04f 0008 	mov.w	r0, #8
20000ca6:	f04f 0101 	mov.w	r1, #1
20000caa:	f001 fb85 	bl	200023b8 <MSS_GPIO_set_output>
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000cae:	f249 4058 	movw	r0, #37976	; 0x9458
20000cb2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cb6:	f04f 0100 	mov.w	r1, #0
20000cba:	f000 fd8f 	bl	200017dc <MSS_SPI_clear_slave_select>
}
20000cbe:	f107 0710 	add.w	r7, r7, #16
20000cc2:	46bd      	mov	sp, r7
20000cc4:	bd80      	pop	{r7, pc}
20000cc6:	bf00      	nop

20000cc8 <LORA_burst_read>:

// TODO: make sure these can properly do burst
uint8_t LORA_burst_read(uint8_t addr, uint8_t* res, uint8_t len){
20000cc8:	b590      	push	{r4, r7, lr}
20000cca:	b089      	sub	sp, #36	; 0x24
20000ccc:	af02      	add	r7, sp, #8
20000cce:	60b9      	str	r1, [r7, #8]
20000cd0:	4613      	mov	r3, r2
20000cd2:	4602      	mov	r2, r0
20000cd4:	73fa      	strb	r2, [r7, #15]
20000cd6:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_configure_master_mode
20000cd8:	f648 13cd 	movw	r3, #35277	; 0x89cd
20000cdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce0:	781b      	ldrb	r3, [r3, #0]
20000ce2:	9300      	str	r3, [sp, #0]
20000ce4:	f249 4058 	movw	r0, #37976	; 0x9458
20000ce8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cec:	f04f 0100 	mov.w	r1, #0
20000cf0:	f04f 0200 	mov.w	r2, #0
20000cf4:	f04f 0307 	mov.w	r3, #7
20000cf8:	f000 fc8a 	bl	20001610 <MSS_SPI_configure_master_mode>
			MSS_SPI_SLAVE_0,
			MSS_SPI_MODE0,
			MSS_SPI_PCLK_DIV_256,
			burst_frame_size
		);
  uint8_t status = 0;
20000cfc:	f04f 0300 	mov.w	r3, #0
20000d00:	74fb      	strb	r3, [r7, #19]
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000d02:	f249 4058 	movw	r0, #37976	; 0x9458
20000d06:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d0a:	f04f 0100 	mov.w	r1, #0
20000d0e:	f000 fcff 	bl	20001710 <MSS_SPI_set_slave_select>
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000d12:	f04f 0008 	mov.w	r0, #8
20000d16:	f04f 0100 	mov.w	r1, #0
20000d1a:	f001 fb4d 	bl	200023b8 <MSS_GPIO_set_output>
  status = MSS_SPI_transfer_frame(&g_mss_spi1, addr);
20000d1e:	7bfb      	ldrb	r3, [r7, #15]
20000d20:	f249 4058 	movw	r0, #37976	; 0x9458
20000d24:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d28:	4619      	mov	r1, r3
20000d2a:	f000 fd9f 	bl	2000186c <MSS_SPI_transfer_frame>
20000d2e:	4603      	mov	r3, r0
20000d30:	74fb      	strb	r3, [r7, #19]
  int i;
  for (i = 0; i < len; ++i){
20000d32:	f04f 0300 	mov.w	r3, #0
20000d36:	617b      	str	r3, [r7, #20]
20000d38:	e012      	b.n	20000d60 <LORA_burst_read+0x98>
    res[i] = MSS_SPI_transfer_frame(&g_mss_spi1, 0);
20000d3a:	697a      	ldr	r2, [r7, #20]
20000d3c:	68bb      	ldr	r3, [r7, #8]
20000d3e:	eb02 0403 	add.w	r4, r2, r3
20000d42:	f249 4058 	movw	r0, #37976	; 0x9458
20000d46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d4a:	f04f 0100 	mov.w	r1, #0
20000d4e:	f000 fd8d 	bl	2000186c <MSS_SPI_transfer_frame>
20000d52:	4603      	mov	r3, r0
20000d54:	b2db      	uxtb	r3, r3
20000d56:	7023      	strb	r3, [r4, #0]
  uint8_t status = 0;
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
  status = MSS_SPI_transfer_frame(&g_mss_spi1, addr);
  int i;
  for (i = 0; i < len; ++i){
20000d58:	697b      	ldr	r3, [r7, #20]
20000d5a:	f103 0301 	add.w	r3, r3, #1
20000d5e:	617b      	str	r3, [r7, #20]
20000d60:	79fa      	ldrb	r2, [r7, #7]
20000d62:	697b      	ldr	r3, [r7, #20]
20000d64:	429a      	cmp	r2, r3
20000d66:	dce8      	bgt.n	20000d3a <LORA_burst_read+0x72>
    res[i] = MSS_SPI_transfer_frame(&g_mss_spi1, 0);
  }
  MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000d68:	f04f 0008 	mov.w	r0, #8
20000d6c:	f04f 0101 	mov.w	r1, #1
20000d70:	f001 fb22 	bl	200023b8 <MSS_GPIO_set_output>
  MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000d74:	f249 4058 	movw	r0, #37976	; 0x9458
20000d78:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d7c:	f04f 0100 	mov.w	r1, #0
20000d80:	f000 fd2c 	bl	200017dc <MSS_SPI_clear_slave_select>
  MSS_SPI_configure_master_mode
20000d84:	f648 13cc 	movw	r3, #35276	; 0x89cc
20000d88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d8c:	781b      	ldrb	r3, [r3, #0]
20000d8e:	9300      	str	r3, [sp, #0]
20000d90:	f249 4058 	movw	r0, #37976	; 0x9458
20000d94:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d98:	f04f 0100 	mov.w	r1, #0
20000d9c:	f04f 0200 	mov.w	r2, #0
20000da0:	f04f 0307 	mov.w	r3, #7
20000da4:	f000 fc34 	bl	20001610 <MSS_SPI_configure_master_mode>
  		MSS_SPI_SLAVE_0,
  		MSS_SPI_MODE0,
  		MSS_SPI_PCLK_DIV_256,
  		frame_size
  	);
  return status;
20000da8:	7cfb      	ldrb	r3, [r7, #19]
}
20000daa:	4618      	mov	r0, r3
20000dac:	f107 071c 	add.w	r7, r7, #28
20000db0:	46bd      	mov	sp, r7
20000db2:	bd90      	pop	{r4, r7, pc}

20000db4 <LORA_burst_write>:

uint8_t LORA_burst_write(uint8_t addr, uint8_t* src, uint8_t len){
20000db4:	b580      	push	{r7, lr}
20000db6:	b088      	sub	sp, #32
20000db8:	af02      	add	r7, sp, #8
20000dba:	60b9      	str	r1, [r7, #8]
20000dbc:	4613      	mov	r3, r2
20000dbe:	4602      	mov	r2, r0
20000dc0:	73fa      	strb	r2, [r7, #15]
20000dc2:	71fb      	strb	r3, [r7, #7]
	MSS_SPI_configure_master_mode
20000dc4:	f648 13cd 	movw	r3, #35277	; 0x89cd
20000dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dcc:	781b      	ldrb	r3, [r3, #0]
20000dce:	9300      	str	r3, [sp, #0]
20000dd0:	f249 4058 	movw	r0, #37976	; 0x9458
20000dd4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000dd8:	f04f 0100 	mov.w	r1, #0
20000ddc:	f04f 0200 	mov.w	r2, #0
20000de0:	f04f 0307 	mov.w	r3, #7
20000de4:	f000 fc14 	bl	20001610 <MSS_SPI_configure_master_mode>
		MSS_SPI_SLAVE_0,
		MSS_SPI_MODE0,
		MSS_SPI_PCLK_DIV_256,
		burst_frame_size
	);
  uint8_t status = 0;
20000de8:	f04f 0300 	mov.w	r3, #0
20000dec:	74fb      	strb	r3, [r7, #19]
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000dee:	f249 4058 	movw	r0, #37976	; 0x9458
20000df2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000df6:	f04f 0100 	mov.w	r1, #0
20000dfa:	f000 fc89 	bl	20001710 <MSS_SPI_set_slave_select>
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000dfe:	f04f 0008 	mov.w	r0, #8
20000e02:	f04f 0100 	mov.w	r1, #0
20000e06:	f001 fad7 	bl	200023b8 <MSS_GPIO_set_output>
  status = MSS_SPI_transfer_frame(&g_mss_spi1, (1 << 7) | addr);
20000e0a:	7bfb      	ldrb	r3, [r7, #15]
20000e0c:	ea6f 6343 	mvn.w	r3, r3, lsl #25
20000e10:	ea6f 6353 	mvn.w	r3, r3, lsr #25
20000e14:	b2db      	uxtb	r3, r3
20000e16:	f249 4058 	movw	r0, #37976	; 0x9458
20000e1a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e1e:	4619      	mov	r1, r3
20000e20:	f000 fd24 	bl	2000186c <MSS_SPI_transfer_frame>
20000e24:	4603      	mov	r3, r0
20000e26:	74fb      	strb	r3, [r7, #19]
  int i;
  for (i = 0; i < len; ++i){
20000e28:	f04f 0300 	mov.w	r3, #0
20000e2c:	617b      	str	r3, [r7, #20]
20000e2e:	e00e      	b.n	20000e4e <LORA_burst_write+0x9a>
    MSS_SPI_transfer_frame(&g_mss_spi1, src[i]);
20000e30:	697a      	ldr	r2, [r7, #20]
20000e32:	68bb      	ldr	r3, [r7, #8]
20000e34:	4413      	add	r3, r2
20000e36:	781b      	ldrb	r3, [r3, #0]
20000e38:	f249 4058 	movw	r0, #37976	; 0x9458
20000e3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e40:	4619      	mov	r1, r3
20000e42:	f000 fd13 	bl	2000186c <MSS_SPI_transfer_frame>
  uint8_t status = 0;
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
  status = MSS_SPI_transfer_frame(&g_mss_spi1, (1 << 7) | addr);
  int i;
  for (i = 0; i < len; ++i){
20000e46:	697b      	ldr	r3, [r7, #20]
20000e48:	f103 0301 	add.w	r3, r3, #1
20000e4c:	617b      	str	r3, [r7, #20]
20000e4e:	79fa      	ldrb	r2, [r7, #7]
20000e50:	697b      	ldr	r3, [r7, #20]
20000e52:	429a      	cmp	r2, r3
20000e54:	dcec      	bgt.n	20000e30 <LORA_burst_write+0x7c>
    MSS_SPI_transfer_frame(&g_mss_spi1, src[i]);
  }
  MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000e56:	f04f 0008 	mov.w	r0, #8
20000e5a:	f04f 0101 	mov.w	r1, #1
20000e5e:	f001 faab 	bl	200023b8 <MSS_GPIO_set_output>
  MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000e62:	f249 4058 	movw	r0, #37976	; 0x9458
20000e66:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e6a:	f04f 0100 	mov.w	r1, #0
20000e6e:	f000 fcb5 	bl	200017dc <MSS_SPI_clear_slave_select>
  MSS_SPI_configure_master_mode
20000e72:	f648 13cc 	movw	r3, #35276	; 0x89cc
20000e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e7a:	781b      	ldrb	r3, [r3, #0]
20000e7c:	9300      	str	r3, [sp, #0]
20000e7e:	f249 4058 	movw	r0, #37976	; 0x9458
20000e82:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e86:	f04f 0100 	mov.w	r1, #0
20000e8a:	f04f 0200 	mov.w	r2, #0
20000e8e:	f04f 0307 	mov.w	r3, #7
20000e92:	f000 fbbd 	bl	20001610 <MSS_SPI_configure_master_mode>
  		MSS_SPI_SLAVE_0,
  		MSS_SPI_MODE0,
  		MSS_SPI_PCLK_DIV_256,
  		frame_size
  	);
  return status;
20000e96:	7cfb      	ldrb	r3, [r7, #19]
}
20000e98:	4618      	mov	r0, r3
20000e9a:	f107 0718 	add.w	r7, r7, #24
20000e9e:	46bd      	mov	sp, r7
20000ea0:	bd80      	pop	{r7, pc}
20000ea2:	bf00      	nop

20000ea4 <LORA_client_ex_setup>:
// Need this on Arduino Zero with SerialUSB port (eg RocketScream Mini Ultra Pro)
//#define Serial SerialUSB
#include "lora_client_ex.h"


void LORA_client_ex_setup(void){
20000ea4:	b580      	push	{r7, lr}
20000ea6:	af00      	add	r7, sp, #0
  // Rocket Scream Mini Ultra Pro with the RFM95W only:
  // Ensure serial flash is not interfering with radio communication on SPI bus
//  pinMode(4, OUTPUT);
//  digitalWrite(4, HIGH);

  if (LORA_init() == 1){
20000ea8:	f7ff fbde 	bl	20000668 <LORA_init>
20000eac:	4603      	mov	r3, r0
20000eae:	2b01      	cmp	r3, #1
20000eb0:	d106      	bne.n	20000ec0 <LORA_client_ex_setup+0x1c>
	  printf("init failed\r\n");
20000eb2:	f648 10d4 	movw	r0, #35284	; 0x89d4
20000eb6:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000eba:	f001 ff67 	bl	20002d8c <puts>
  // If you are using Modtronix inAir4 or inAir9,or any other module which uses the
  // transmitter RFO pins and not the PA_BOOST pins
  // then you can configure the power transmitter power for -1 to 14 dBm and with useRFO true.
  // Failure to do that will result in extremely low transmit powers.
//  driver.setTxPower(14, true);
}
20000ebe:	bd80      	pop	{r7, pc}
	  printf("init failed\r\n");
	  return;
  }

  while (1){
	  LORA_client_ex_loop();
20000ec0:	f000 f802 	bl	20000ec8 <LORA_client_ex_loop>
  }
20000ec4:	e7fc      	b.n	20000ec0 <LORA_client_ex_setup+0x1c>
20000ec6:	bf00      	nop

20000ec8 <LORA_client_ex_loop>:
  // then you can configure the power transmitter power for -1 to 14 dBm and with useRFO true.
  // Failure to do that will result in extremely low transmit powers.
//  driver.setTxPower(14, true);
}

void LORA_client_ex_loop(void){
20000ec8:	b580      	push	{r7, lr}
20000eca:	b0c6      	sub	sp, #280	; 0x118
20000ecc:	af00      	add	r7, sp, #0
  printf("Sending to rf95_server\r\n");
20000ece:	f648 10e4 	movw	r0, #35300	; 0x89e4
20000ed2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ed6:	f001 ff59 	bl	20002d8c <puts>
  // Send a message to rf95_server
  uint8_t data[] = "Hello World!";
20000eda:	f648 2318 	movw	r3, #35352	; 0x8a18
20000ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee2:	f507 7c82 	add.w	ip, r7, #260	; 0x104
20000ee6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000ee8:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20000eec:	f88c 3000 	strb.w	r3, [ip]
  LORA_send(data, sizeof(data));
20000ef0:	f507 7382 	add.w	r3, r7, #260	; 0x104
20000ef4:	4618      	mov	r0, r3
20000ef6:	f04f 010d 	mov.w	r1, #13
20000efa:	f7ff fded 	bl	20000ad8 <LORA_send>

  LORA_wait_packet_sent(0);
20000efe:	f04f 0000 	mov.w	r0, #0
20000f02:	f7ff fb85 	bl	20000610 <LORA_wait_packet_sent>
  // Now wait for a reply
  uint8_t buf[RH_RF95_MAX_MESSAGE_LEN];
  uint8_t len = sizeof(buf);
20000f06:	f107 0308 	add.w	r3, r7, #8
20000f0a:	f103 33ff 	add.w	r3, r3, #4294967295
20000f0e:	f06f 0204 	mvn.w	r2, #4
20000f12:	701a      	strb	r2, [r3, #0]
  LORA_wait_available();
20000f14:	f7ff fb74 	bl	20000600 <LORA_wait_available>
  if (1)
  {
    // Should be a reply message for us now
    if (LORA_recv(buf, &len))
20000f18:	f107 0208 	add.w	r2, r7, #8
20000f1c:	f107 0308 	add.w	r3, r7, #8
20000f20:	f103 33ff 	add.w	r3, r3, #4294967295
20000f24:	4610      	mov	r0, r2
20000f26:	4619      	mov	r1, r3
20000f28:	f7ff fe2e 	bl	20000b88 <LORA_recv>
20000f2c:	4603      	mov	r3, r0
20000f2e:	2b00      	cmp	r3, #0
20000f30:	d011      	beq.n	20000f56 <LORA_client_ex_loop+0x8e>
   {
      printf("got reply: ");
20000f32:	f648 10fc 	movw	r0, #35324	; 0x89fc
20000f36:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f3a:	f001 feb9 	bl	20002cb0 <printf>
      printf((char*)buf);
20000f3e:	f107 0308 	add.w	r3, r7, #8
20000f42:	4618      	mov	r0, r3
20000f44:	f001 feb4 	bl	20002cb0 <printf>
      printf("\r\n");
20000f48:	f648 2008 	movw	r0, #35336	; 0x8a08
20000f4c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f50:	f001 ff1c 	bl	20002d8c <puts>
20000f54:	e005      	b.n	20000f62 <LORA_client_ex_loop+0x9a>
//      Serial.print("RSSI: ");
//      printf(rf95.lastRssi(), DEC);
    }
    else
    {
      printf("recv failed");
20000f56:	f648 200c 	movw	r0, #35340	; 0x8a0c
20000f5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f5e:	f001 fea7 	bl	20002cb0 <printf>
  {
    printf("No reply, is rf95_server running?\r\n");
  }
  //delay(400);
  int i;
  for (i = 0; i < 100000; ++i);
20000f62:	f04f 0300 	mov.w	r3, #0
20000f66:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
20000f6a:	e005      	b.n	20000f78 <LORA_client_ex_loop+0xb0>
20000f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
20000f70:	f103 0301 	add.w	r3, r3, #1
20000f74:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
20000f78:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
20000f7c:	f248 639f 	movw	r3, #34463	; 0x869f
20000f80:	f2c0 0301 	movt	r3, #1
20000f84:	429a      	cmp	r2, r3
20000f86:	ddf1      	ble.n	20000f6c <LORA_client_ex_loop+0xa4>
}
20000f88:	f507 778c 	add.w	r7, r7, #280	; 0x118
20000f8c:	46bd      	mov	sp, r7
20000f8e:	bd80      	pop	{r7, pc}

20000f90 <GPIO9_IRQHandler>:
#include "lora_client_ex.h"
//#include "lora_server_ex.h"

uint8_t last_was_ack = 0;

__attribute__ ((interrupt)) void GPIO9_IRQHandler( void ){
20000f90:	4668      	mov	r0, sp
20000f92:	f020 0107 	bic.w	r1, r0, #7
20000f96:	468d      	mov	sp, r1
20000f98:	b589      	push	{r0, r3, r7, lr}
20000f9a:	af00      	add	r7, sp, #0
	MSS_GPIO_clear_irq(MSS_GPIO_9);
20000f9c:	f04f 0009 	mov.w	r0, #9
20000fa0:	f001 fa3c 	bl	2000241c <MSS_GPIO_clear_irq>
	LORA_handle_interrupt();
20000fa4:	f7ff fa7c 	bl	200004a0 <LORA_handle_interrupt>
}
20000fa8:	46bd      	mov	sp, r7
20000faa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000fae:	4685      	mov	sp, r0
20000fb0:	4770      	bx	lr
20000fb2:	bf00      	nop

20000fb4 <GPIO1_IRQHandler>:

// Interrupts Handler
__attribute__ ((interrupt)) void GPIO1_IRQHandler( void )
{
20000fb4:	4668      	mov	r0, sp
20000fb6:	f020 0107 	bic.w	r1, r0, #7
20000fba:	468d      	mov	sp, r1
20000fbc:	b589      	push	{r0, r3, r7, lr}
20000fbe:	af00      	add	r7, sp, #0
	// Add interrupt status?
	MSS_GPIO_clear_irq(MSS_GPIO_1);
20000fc0:	f04f 0001 	mov.w	r0, #1
20000fc4:	f001 fa2a 	bl	2000241c <MSS_GPIO_clear_irq>
	// For the NFC module
	//int n_bytes_to_read =; //Need to look it in the datasheet
	if (!last_was_ack){
20000fc8:	f249 23ad 	movw	r3, #37549	; 0x92ad
20000fcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd0:	781b      	ldrb	r3, [r3, #0]
20000fd2:	2b00      	cmp	r3, #0
20000fd4:	d107      	bne.n	20000fe6 <GPIO1_IRQHandler+0x32>
					receive_buf,
					7,
					MSS_I2C_RELEASE_BUS
			);
		MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);*/
		last_was_ack = 1;
20000fd6:	f249 23ad 	movw	r3, #37549	; 0x92ad
20000fda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fde:	f04f 0201 	mov.w	r2, #1
20000fe2:	701a      	strb	r2, [r3, #0]
20000fe4:	e006      	b.n	20000ff4 <GPIO1_IRQHandler+0x40>
					receive_buf,
					7,
					MSS_I2C_RELEASE_BUS
			);
		MSS_I2C_wait_complete(&g_mss_i2c1, MSS_I2C_NO_TIMEOUT);*/
		last_was_ack = 0;
20000fe6:	f249 23ad 	movw	r3, #37549	; 0x92ad
20000fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fee:	f04f 0200 	mov.w	r2, #0
20000ff2:	701a      	strb	r2, [r3, #0]
	}

	set_interrupt_handled(1);
20000ff4:	f04f 0001 	mov.w	r0, #1
20000ff8:	f000 f860 	bl	200010bc <set_interrupt_handled>
}
20000ffc:	46bd      	mov	sp, r7
20000ffe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20001002:	4685      	mov	sp, r0
20001004:	4770      	bx	lr
20001006:	bf00      	nop

20001008 <main>:

// Main program
int main()
{
20001008:	b580      	push	{r7, lr}
2000100a:	b084      	sub	sp, #16
2000100c:	af00      	add	r7, sp, #0
	MSS_GPIO_init();
2000100e:	f001 f997 	bl	20002340 <MSS_GPIO_init>
	MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_OUTPUT_MODE);
20001012:	f04f 0008 	mov.w	r0, #8
20001016:	f04f 0105 	mov.w	r1, #5
2000101a:	f001 f9c1 	bl	200023a0 <MSS_GPIO_config>
	MSS_GPIO_config( MSS_GPIO_9, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_POSITIVE );
2000101e:	f04f 0009 	mov.w	r0, #9
20001022:	f04f 0142 	mov.w	r1, #66	; 0x42
20001026:	f001 f9bb 	bl	200023a0 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_9);
2000102a:	f04f 0009 	mov.w	r0, #9
2000102e:	f001 f9d1 	bl	200023d4 <MSS_GPIO_enable_irq>
	//MSS_GPIO_config( MSS_GPIO_10, MSS_GPIO_INOUT_MODE);
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
20001032:	f04f 0008 	mov.w	r0, #8
20001036:	f04f 0101 	mov.w	r1, #1
2000103a:	f001 f9bd 	bl	200023b8 <MSS_GPIO_set_output>

	int init_res = LORA_init();
2000103e:	f7ff fb13 	bl	20000668 <LORA_init>
20001042:	4603      	mov	r3, r0
20001044:	60bb      	str	r3, [r7, #8]

	uint8_t send_buf[] = {0x01, 0x03, 0x05, 0x07};
20001046:	f648 2328 	movw	r3, #35368	; 0x8a28
2000104a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104e:	681b      	ldr	r3, [r3, #0]
20001050:	607b      	str	r3, [r7, #4]

	LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0);
20001052:	f04f 000d 	mov.w	r0, #13
20001056:	f04f 0100 	mov.w	r1, #0
2000105a:	f7ff fdf7 	bl	20000c4c <LORA_write>
	LORA_burst_write(RH_RF95_REG_00_FIFO, send_buf, 4);
2000105e:	f107 0304 	add.w	r3, r7, #4
20001062:	f04f 0000 	mov.w	r0, #0
20001066:	4619      	mov	r1, r3
20001068:	f04f 0204 	mov.w	r2, #4
2000106c:	f7ff fea2 	bl	20000db4 <LORA_burst_write>

	int i;
	for (i = 0; i < 100000; ++i);
20001070:	f04f 0300 	mov.w	r3, #0
20001074:	60fb      	str	r3, [r7, #12]
20001076:	e003      	b.n	20001080 <main+0x78>
20001078:	68fb      	ldr	r3, [r7, #12]
2000107a:	f103 0301 	add.w	r3, r3, #1
2000107e:	60fb      	str	r3, [r7, #12]
20001080:	68fa      	ldr	r2, [r7, #12]
20001082:	f248 639f 	movw	r3, #34463	; 0x869f
20001086:	f2c0 0301 	movt	r3, #1
2000108a:	429a      	cmp	r2, r3
2000108c:	ddf4      	ble.n	20001078 <main+0x70>

	LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, 0);
2000108e:	f04f 000d 	mov.w	r0, #13
20001092:	f04f 0100 	mov.w	r1, #0
20001096:	f7ff fdd9 	bl	20000c4c <LORA_write>
	uint8_t read_buf[4];
	LORA_burst_read(RH_RF95_REG_00_FIFO, read_buf, 4);
2000109a:	463b      	mov	r3, r7
2000109c:	f04f 0000 	mov.w	r0, #0
200010a0:	4619      	mov	r1, r3
200010a2:	f04f 0204 	mov.w	r2, #4
200010a6:	f7ff fe0f 	bl	20000cc8 <LORA_burst_read>

	LORA_client_ex_setup();
200010aa:	f7ff fefb 	bl	20000ea4 <LORA_client_ex_setup>
		}
	}
	return 0;
	*/

	return(0);
200010ae:	f04f 0300 	mov.w	r3, #0

}
200010b2:	4618      	mov	r0, r3
200010b4:	f107 0710 	add.w	r7, r7, #16
200010b8:	46bd      	mov	sp, r7
200010ba:	bd80      	pop	{r7, pc}

200010bc <set_interrupt_handled>:

uint8_t is_interrupt_handled(void){
	return interrupt_handled;
}

void set_interrupt_handled(uint8_t val){
200010bc:	b480      	push	{r7}
200010be:	b083      	sub	sp, #12
200010c0:	af00      	add	r7, sp, #0
200010c2:	4603      	mov	r3, r0
200010c4:	71fb      	strb	r3, [r7, #7]
	interrupt_handled = val;
200010c6:	f648 538c 	movw	r3, #36236	; 0x8d8c
200010ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ce:	79fa      	ldrb	r2, [r7, #7]
200010d0:	701a      	strb	r2, [r3, #0]
}
200010d2:	f107 070c 	add.w	r7, r7, #12
200010d6:	46bd      	mov	sp, r7
200010d8:	bc80      	pop	{r7}
200010da:	4770      	bx	lr

200010dc <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
200010dc:	f04f 30ff 	mov.w	r0, #4294967295
200010e0:	4770      	bx	lr
200010e2:	bf00      	nop

200010e4 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
200010e4:	e7fe      	b.n	200010e4 <_exit>
200010e6:	bf00      	nop

200010e8 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
200010e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
200010ec:	604b      	str	r3, [r1, #4]
    return 0;
}
200010ee:	f04f 0000 	mov.w	r0, #0
200010f2:	4770      	bx	lr

200010f4 <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
200010f4:	f04f 0001 	mov.w	r0, #1
200010f8:	4770      	bx	lr
200010fa:	bf00      	nop

200010fc <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
200010fc:	f04f 0000 	mov.w	r0, #0
20001100:	4770      	bx	lr
20001102:	bf00      	nop

20001104 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001104:	f04f 0000 	mov.w	r0, #0
20001108:	4770      	bx	lr
2000110a:	bf00      	nop

2000110c <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
2000110c:	b538      	push	{r3, r4, r5, lr}
2000110e:	4615      	mov	r5, r2
20001110:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001112:	f249 23b0 	movw	r3, #37552	; 0x92b0
20001116:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111a:	681b      	ldr	r3, [r3, #0]
2000111c:	b983      	cbnz	r3, 20001140 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000111e:	f249 4030 	movw	r0, #37936	; 0x9430
20001122:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001126:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000112a:	f04f 0203 	mov.w	r2, #3
2000112e:	f000 f955 	bl	200013dc <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001132:	f249 23b0 	movw	r3, #37552	; 0x92b0
20001136:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000113a:	f04f 0201 	mov.w	r2, #1
2000113e:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001140:	f249 4030 	movw	r0, #37936	; 0x9430
20001144:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001148:	4629      	mov	r1, r5
2000114a:	4622      	mov	r2, r4
2000114c:	f000 f834 	bl	200011b8 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001150:	4620      	mov	r0, r4
20001152:	bd38      	pop	{r3, r4, r5, pc}

20001154 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001154:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001156:	f249 23b4 	movw	r3, #37556	; 0x92b4
2000115a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000115e:	681b      	ldr	r3, [r3, #0]
20001160:	b943      	cbnz	r3, 20001174 <_sbrk+0x20>
    {
      heap_end = &_end;
20001162:	f249 23b4 	movw	r3, #37556	; 0x92b4
20001166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000116a:	f249 6250 	movw	r2, #38480	; 0x9650
2000116e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001172:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001174:	f249 23b4 	movw	r3, #37556	; 0x92b4
20001178:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117c:	681a      	ldr	r2, [r3, #0]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000117e:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
20001182:	4410      	add	r0, r2
20001184:	4283      	cmp	r3, r0
20001186:	d20f      	bcs.n	200011a8 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001188:	f04f 0000 	mov.w	r0, #0
2000118c:	f04f 0101 	mov.w	r1, #1
20001190:	f648 222c 	movw	r2, #35372	; 0x8a2c
20001194:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001198:	f04f 0319 	mov.w	r3, #25
2000119c:	f7ff ffb6 	bl	2000110c <_write_r>
      _exit (1);
200011a0:	f04f 0001 	mov.w	r0, #1
200011a4:	f7ff ff9e 	bl	200010e4 <_exit>
    }
  
    heap_end += incr;
200011a8:	f249 23b4 	movw	r3, #37556	; 0x92b4
200011ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011b0:	6018      	str	r0, [r3, #0]
    return (caddr_t) prev_heap_end;
}
200011b2:	4610      	mov	r0, r2
200011b4:	bd08      	pop	{r3, pc}
200011b6:	bf00      	nop

200011b8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
200011b8:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200011bc:	f249 4330 	movw	r3, #37936	; 0x9430
200011c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c4:	4298      	cmp	r0, r3
200011c6:	d006      	beq.n	200011d6 <MSS_UART_polled_tx+0x1e>
200011c8:	f249 4308 	movw	r3, #37896	; 0x9408
200011cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d0:	4298      	cmp	r0, r3
200011d2:	d000      	beq.n	200011d6 <MSS_UART_polled_tx+0x1e>
200011d4:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
200011d6:	b901      	cbnz	r1, 200011da <MSS_UART_polled_tx+0x22>
200011d8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
200011da:	b902      	cbnz	r2, 200011de <MSS_UART_polled_tx+0x26>
200011dc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011de:	f249 4330 	movw	r3, #37936	; 0x9430
200011e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e6:	4298      	cmp	r0, r3
200011e8:	d005      	beq.n	200011f6 <MSS_UART_polled_tx+0x3e>
200011ea:	f249 4308 	movw	r3, #37896	; 0x9408
200011ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011f2:	4298      	cmp	r0, r3
200011f4:	d133      	bne.n	2000125e <MSS_UART_polled_tx+0xa6>
200011f6:	1e13      	subs	r3, r2, #0
200011f8:	bf18      	it	ne
200011fa:	2301      	movne	r3, #1
200011fc:	2900      	cmp	r1, #0
200011fe:	bf0c      	ite	eq
20001200:	2300      	moveq	r3, #0
20001202:	f003 0301 	andne.w	r3, r3, #1
20001206:	2b00      	cmp	r3, #0
20001208:	d029      	beq.n	2000125e <MSS_UART_polled_tx+0xa6>
2000120a:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000120e:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20001210:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20001214:	6803      	ldr	r3, [r0, #0]
20001216:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20001218:	f890 c00a 	ldrb.w	ip, [r0, #10]
2000121c:	ea43 0c0c 	orr.w	ip, r3, ip
20001220:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20001224:	f013 0f20 	tst.w	r3, #32
20001228:	d017      	beq.n	2000125a <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
2000122a:	2a0f      	cmp	r2, #15
2000122c:	d904      	bls.n	20001238 <MSS_UART_polled_tx+0x80>
2000122e:	4656      	mov	r6, sl
20001230:	46bc      	mov	ip, r7
20001232:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001234:	440f      	add	r7, r1
20001236:	e004      	b.n	20001242 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20001238:	b90a      	cbnz	r2, 2000123e <MSS_UART_polled_tx+0x86>
2000123a:	4643      	mov	r3, r8
2000123c:	e00b      	b.n	20001256 <MSS_UART_polled_tx+0x9e>
2000123e:	4616      	mov	r6, r2
20001240:	e7f6      	b.n	20001230 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20001242:	6804      	ldr	r4, [r0, #0]
20001244:	5cfd      	ldrb	r5, [r7, r3]
20001246:	7025      	strb	r5, [r4, #0]
20001248:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
2000124c:	f103 0301 	add.w	r3, r3, #1
20001250:	429e      	cmp	r6, r3
20001252:	d8f6      	bhi.n	20001242 <MSS_UART_polled_tx+0x8a>
20001254:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20001256:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
2000125a:	2a00      	cmp	r2, #0
2000125c:	d1da      	bne.n	20001214 <MSS_UART_polled_tx+0x5c>
    }
}
2000125e:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20001262:	4770      	bx	lr

20001264 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001264:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001266:	f249 4330 	movw	r3, #37936	; 0x9430
2000126a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000126e:	4298      	cmp	r0, r3
20001270:	d007      	beq.n	20001282 <MSS_UART_isr+0x1e>
20001272:	f249 4308 	movw	r3, #37896	; 0x9408
20001276:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000127a:	4298      	cmp	r0, r3
2000127c:	d001      	beq.n	20001282 <MSS_UART_isr+0x1e>
2000127e:	be00      	bkpt	0x0000
20001280:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001282:	6803      	ldr	r3, [r0, #0]
20001284:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20001286:	f003 030f 	and.w	r3, r3, #15
2000128a:	2b0c      	cmp	r3, #12
2000128c:	d820      	bhi.n	200012d0 <MSS_UART_isr+0x6c>
2000128e:	e8df f003 	tbb	[pc, r3]
20001292:	1f07      	.short	0x1f07
20001294:	1f131f0d 	.word	0x1f131f0d
20001298:	1f1f1f19 	.word	0x1f1f1f19
2000129c:	1f1f      	.short	0x1f1f
2000129e:	13          	.byte	0x13
2000129f:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200012a0:	6a43      	ldr	r3, [r0, #36]	; 0x24
200012a2:	b90b      	cbnz	r3, 200012a8 <MSS_UART_isr+0x44>
200012a4:	be00      	bkpt	0x0000
200012a6:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200012a8:	4798      	blx	r3
200012aa:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200012ac:	6a03      	ldr	r3, [r0, #32]
200012ae:	b90b      	cbnz	r3, 200012b4 <MSS_UART_isr+0x50>
200012b0:	be00      	bkpt	0x0000
200012b2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
200012b4:	4798      	blx	r3
200012b6:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200012b8:	69c3      	ldr	r3, [r0, #28]
200012ba:	b90b      	cbnz	r3, 200012c0 <MSS_UART_isr+0x5c>
200012bc:	be00      	bkpt	0x0000
200012be:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
200012c0:	4798      	blx	r3
200012c2:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
200012c4:	6983      	ldr	r3, [r0, #24]
200012c6:	b90b      	cbnz	r3, 200012cc <MSS_UART_isr+0x68>
200012c8:	be00      	bkpt	0x0000
200012ca:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
200012cc:	4798      	blx	r3
200012ce:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
200012d0:	be00      	bkpt	0x0000
200012d2:	bd08      	pop	{r3, pc}

200012d4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
200012d4:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012d6:	f249 4330 	movw	r3, #37936	; 0x9430
200012da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012de:	4298      	cmp	r0, r3
200012e0:	d006      	beq.n	200012f0 <default_tx_handler+0x1c>
200012e2:	f249 4308 	movw	r3, #37896	; 0x9408
200012e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ea:	4298      	cmp	r0, r3
200012ec:	d000      	beq.n	200012f0 <default_tx_handler+0x1c>
200012ee:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
200012f0:	68c2      	ldr	r2, [r0, #12]
200012f2:	b902      	cbnz	r2, 200012f6 <default_tx_handler+0x22>
200012f4:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200012f6:	6901      	ldr	r1, [r0, #16]
200012f8:	b901      	cbnz	r1, 200012fc <default_tx_handler+0x28>
200012fa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200012fc:	f249 4330 	movw	r3, #37936	; 0x9430
20001300:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001304:	4298      	cmp	r0, r3
20001306:	d005      	beq.n	20001314 <default_tx_handler+0x40>
20001308:	f249 4308 	movw	r3, #37896	; 0x9408
2000130c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001310:	4298      	cmp	r0, r3
20001312:	d130      	bne.n	20001376 <default_tx_handler+0xa2>
20001314:	2a00      	cmp	r2, #0
20001316:	d02e      	beq.n	20001376 <default_tx_handler+0xa2>
20001318:	2900      	cmp	r1, #0
2000131a:	d02c      	beq.n	20001376 <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000131c:	6803      	ldr	r3, [r0, #0]
2000131e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001320:	7a82      	ldrb	r2, [r0, #10]
20001322:	ea43 0202 	orr.w	r2, r3, r2
20001326:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001328:	f013 0f20 	tst.w	r3, #32
2000132c:	d01a      	beq.n	20001364 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
2000132e:	6902      	ldr	r2, [r0, #16]
20001330:	6943      	ldr	r3, [r0, #20]
20001332:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20001336:	2b0f      	cmp	r3, #15
20001338:	d904      	bls.n	20001344 <default_tx_handler+0x70>
2000133a:	f04f 0c10 	mov.w	ip, #16
2000133e:	f04f 0300 	mov.w	r3, #0
20001342:	e002      	b.n	2000134a <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001344:	b173      	cbz	r3, 20001364 <default_tx_handler+0x90>
20001346:	469c      	mov	ip, r3
20001348:	e7f9      	b.n	2000133e <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
2000134a:	6802      	ldr	r2, [r0, #0]
2000134c:	68c4      	ldr	r4, [r0, #12]
2000134e:	6941      	ldr	r1, [r0, #20]
20001350:	5c61      	ldrb	r1, [r4, r1]
20001352:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20001354:	6942      	ldr	r2, [r0, #20]
20001356:	f102 0201 	add.w	r2, r2, #1
2000135a:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000135c:	f103 0301 	add.w	r3, r3, #1
20001360:	4563      	cmp	r3, ip
20001362:	d3f2      	bcc.n	2000134a <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20001364:	6942      	ldr	r2, [r0, #20]
20001366:	6903      	ldr	r3, [r0, #16]
20001368:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000136a:	bf01      	itttt	eq
2000136c:	2300      	moveq	r3, #0
2000136e:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001370:	6842      	ldreq	r2, [r0, #4]
20001372:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20001376:	bc10      	pop	{r4}
20001378:	4770      	bx	lr
2000137a:	bf00      	nop

2000137c <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
2000137c:	4668      	mov	r0, sp
2000137e:	f020 0107 	bic.w	r1, r0, #7
20001382:	468d      	mov	sp, r1
20001384:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20001386:	f249 4030 	movw	r0, #37936	; 0x9430
2000138a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000138e:	f7ff ff69 	bl	20001264 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001392:	f24e 1300 	movw	r3, #57600	; 0xe100
20001396:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000139a:	f44f 6280 	mov.w	r2, #1024	; 0x400
2000139e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
200013a2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200013a6:	4685      	mov	sp, r0
200013a8:	4770      	bx	lr
200013aa:	bf00      	nop

200013ac <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
200013ac:	4668      	mov	r0, sp
200013ae:	f020 0107 	bic.w	r1, r0, #7
200013b2:	468d      	mov	sp, r1
200013b4:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
200013b6:	f249 4008 	movw	r0, #37896	; 0x9408
200013ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013be:	f7ff ff51 	bl	20001264 <MSS_UART_isr>
200013c2:	f24e 1300 	movw	r3, #57600	; 0xe100
200013c6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200013ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
200013ce:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
200013d2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200013d6:	4685      	mov	sp, r0
200013d8:	4770      	bx	lr
200013da:	bf00      	nop

200013dc <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
200013dc:	b570      	push	{r4, r5, r6, lr}
200013de:	4604      	mov	r4, r0
200013e0:	460d      	mov	r5, r1
200013e2:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200013e4:	f249 4330 	movw	r3, #37936	; 0x9430
200013e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013ec:	4298      	cmp	r0, r3
200013ee:	d006      	beq.n	200013fe <MSS_UART_init+0x22>
200013f0:	f249 4308 	movw	r3, #37896	; 0x9408
200013f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013f8:	4298      	cmp	r0, r3
200013fa:	d000      	beq.n	200013fe <MSS_UART_init+0x22>
200013fc:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200013fe:	b905      	cbnz	r5, 20001402 <MSS_UART_init+0x26>
20001400:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001402:	f001 f831 	bl	20002468 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001406:	f249 4330 	movw	r3, #37936	; 0x9430
2000140a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000140e:	429c      	cmp	r4, r3
20001410:	d126      	bne.n	20001460 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001412:	f249 4330 	movw	r3, #37936	; 0x9430
20001416:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000141a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
2000141e:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001420:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001424:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001426:	f04f 020a 	mov.w	r2, #10
2000142a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
2000142c:	f648 5398 	movw	r3, #36248	; 0x8d98
20001430:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001434:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001436:	f242 0300 	movw	r3, #8192	; 0x2000
2000143a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000143e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001440:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001444:	631a      	str	r2, [r3, #48]	; 0x30
20001446:	f24e 1200 	movw	r2, #57600	; 0xe100
2000144a:	f2ce 0200 	movt	r2, #57344	; 0xe000
2000144e:	f44f 6180 	mov.w	r1, #1024	; 0x400
20001452:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001456:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001458:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000145c:	631a      	str	r2, [r3, #48]	; 0x30
2000145e:	e025      	b.n	200014ac <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001460:	f240 0300 	movw	r3, #0
20001464:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001468:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
2000146a:	f240 0300 	movw	r3, #0
2000146e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001472:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20001474:	f04f 030b 	mov.w	r3, #11
20001478:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
2000147a:	f648 539c 	movw	r3, #36252	; 0x8d9c
2000147e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001482:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001484:	f242 0300 	movw	r3, #8192	; 0x2000
20001488:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000148c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000148e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001492:	631a      	str	r2, [r3, #48]	; 0x30
20001494:	f24e 1200 	movw	r2, #57600	; 0xe100
20001498:	f2ce 0200 	movt	r2, #57344	; 0xe000
2000149c:	f44f 6100 	mov.w	r1, #2048	; 0x800
200014a0:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
200014a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200014a6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
200014aa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
200014ac:	6823      	ldr	r3, [r4, #0]
200014ae:	f04f 0200 	mov.w	r2, #0
200014b2:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200014b4:	b915      	cbnz	r5, 200014bc <MSS_UART_init+0xe0>
200014b6:	f04f 0501 	mov.w	r5, #1
200014ba:	e00f      	b.n	200014dc <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200014bc:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
200014c0:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200014c4:	ea4f 1515 	mov.w	r5, r5, lsr #4
200014c8:	bf18      	it	ne
200014ca:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200014cc:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
200014d0:	bf38      	it	cc
200014d2:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200014d4:	d302      	bcc.n	200014dc <MSS_UART_init+0x100>
200014d6:	be00      	bkpt	0x0000
200014d8:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200014dc:	6863      	ldr	r3, [r4, #4]
200014de:	f04f 0201 	mov.w	r2, #1
200014e2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200014e6:	6823      	ldr	r3, [r4, #0]
200014e8:	ea4f 2215 	mov.w	r2, r5, lsr #8
200014ec:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
200014ee:	6823      	ldr	r3, [r4, #0]
200014f0:	b2ed      	uxtb	r5, r5
200014f2:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
200014f4:	6862      	ldr	r2, [r4, #4]
200014f6:	f04f 0300 	mov.w	r3, #0
200014fa:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
200014fe:	6822      	ldr	r2, [r4, #0]
20001500:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001502:	6822      	ldr	r2, [r4, #0]
20001504:	f04f 010e 	mov.w	r1, #14
20001508:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
2000150a:	6862      	ldr	r2, [r4, #4]
2000150c:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001510:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001512:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001514:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001516:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20001518:	f241 22d5 	movw	r2, #4821	; 0x12d5
2000151c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001520:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001522:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001524:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001526:	72a3      	strb	r3, [r4, #10]
}
20001528:	bd70      	pop	{r4, r5, r6, pc}
2000152a:	bf00      	nop

2000152c <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
2000152c:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20001530:	6803      	ldr	r3, [r0, #0]
20001532:	f8d3 8000 	ldr.w	r8, [r3]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20001536:	f8d3 c018 	ldr.w	ip, [r3, #24]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
2000153a:	685f      	ldr	r7, [r3, #4]
    control2 = this_spi->hw_reg->CONTROL2;
2000153c:	6a9e      	ldr	r6, [r3, #40]	; 0x28
    packet_size = this_spi->hw_reg->PKTSIZE;
2000153e:	6b1d      	ldr	r5, [r3, #48]	; 0x30
    cmd_size = this_spi->hw_reg->CMDSIZE;
20001540:	6b5c      	ldr	r4, [r3, #52]	; 0x34
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20001542:	f8d3 a01c 	ldr.w	sl, [r3, #28]
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20001546:	f249 43dc 	movw	r3, #38108	; 0x94dc
2000154a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154e:	4298      	cmp	r0, r3
20001550:	d124      	bne.n	2000159c <recover_from_rx_overflow+0x70>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001552:	f249 43dc 	movw	r3, #38108	; 0x94dc
20001556:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000155a:	f241 0200 	movw	r2, #4096	; 0x1000
2000155e:	f2c4 0200 	movt	r2, #16384	; 0x4000
20001562:	601a      	str	r2, [r3, #0]
        this_spi->irqn = SPI0_IRQn;
20001564:	f04f 010c 	mov.w	r1, #12
20001568:	8099      	strh	r1, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
2000156a:	f242 0300 	movw	r3, #8192	; 0x2000
2000156e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001572:	6b19      	ldr	r1, [r3, #48]	; 0x30
20001574:	f441 7100 	orr.w	r1, r1, #512	; 0x200
20001578:	6319      	str	r1, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000157a:	f24e 1100 	movw	r1, #57600	; 0xe100
2000157e:	f2ce 0100 	movt	r1, #57344	; 0xe000
20001582:	f44f 5980 	mov.w	r9, #4096	; 0x1000
20001586:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
2000158a:	6b19      	ldr	r1, [r3, #48]	; 0x30
2000158c:	f421 7100 	bic.w	r1, r1, #512	; 0x200
20001590:	6319      	str	r1, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001592:	6813      	ldr	r3, [r2, #0]
20001594:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
20001598:	6013      	str	r3, [r2, #0]
2000159a:	e01f      	b.n	200015dc <recover_from_rx_overflow+0xb0>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000159c:	f241 0200 	movw	r2, #4096	; 0x1000
200015a0:	f2c4 0201 	movt	r2, #16385	; 0x4001
200015a4:	6002      	str	r2, [r0, #0]
        this_spi->irqn = SPI1_IRQn;
200015a6:	f04f 030d 	mov.w	r3, #13
200015aa:	8083      	strh	r3, [r0, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
200015ac:	f242 0300 	movw	r3, #8192	; 0x2000
200015b0:	f2ce 0304 	movt	r3, #57348	; 0xe004
200015b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
200015b6:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
200015ba:	6319      	str	r1, [r3, #48]	; 0x30
200015bc:	f24e 1100 	movw	r1, #57600	; 0xe100
200015c0:	f2ce 0100 	movt	r1, #57344	; 0xe000
200015c4:	f44f 5900 	mov.w	r9, #8192	; 0x2000
200015c8:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
200015cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
200015ce:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
200015d2:	6319      	str	r1, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200015d4:	6813      	ldr	r3, [r2, #0]
200015d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
200015da:	6013      	str	r3, [r2, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
200015dc:	f028 0201 	bic.w	r2, r8, #1
    this_spi->hw_reg->CONTROL = control_reg;
200015e0:	6803      	ldr	r3, [r0, #0]
200015e2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
200015e4:	6803      	ldr	r3, [r0, #0]
200015e6:	f8c3 c018 	str.w	ip, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
200015ea:	6803      	ldr	r3, [r0, #0]
200015ec:	605f      	str	r7, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200015ee:	6803      	ldr	r3, [r0, #0]
200015f0:	681a      	ldr	r2, [r3, #0]
200015f2:	f042 0201 	orr.w	r2, r2, #1
200015f6:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
200015f8:	6803      	ldr	r3, [r0, #0]
200015fa:	629e      	str	r6, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200015fc:	6803      	ldr	r3, [r0, #0]
200015fe:	631d      	str	r5, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20001600:	6803      	ldr	r3, [r0, #0]
20001602:	635c      	str	r4, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20001604:	6803      	ldr	r3, [r0, #0]
20001606:	f8c3 a01c 	str.w	sl, [r3, #28]
}
2000160a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000160e:	4770      	bx	lr

20001610 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20001610:	b4f0      	push	{r4, r5, r6, r7}
20001612:	f89d 5010 	ldrb.w	r5, [sp, #16]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001616:	f249 4cdc 	movw	ip, #38108	; 0x94dc
2000161a:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000161e:	4560      	cmp	r0, ip
20001620:	d006      	beq.n	20001630 <MSS_SPI_configure_master_mode+0x20>
20001622:	f249 4c58 	movw	ip, #37976	; 0x9458
20001626:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000162a:	4560      	cmp	r0, ip
2000162c:	d000      	beq.n	20001630 <MSS_SPI_configure_master_mode+0x20>
2000162e:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20001630:	2907      	cmp	r1, #7
20001632:	d900      	bls.n	20001636 <MSS_SPI_configure_master_mode+0x26>
20001634:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20001636:	2d20      	cmp	r5, #32
20001638:	d900      	bls.n	2000163c <MSS_SPI_configure_master_mode+0x2c>
2000163a:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000163c:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001640:	fa0f f68c 	sxth.w	r6, ip
20001644:	ea4f 1656 	mov.w	r6, r6, lsr #5
20001648:	f00c 0c1f 	and.w	ip, ip, #31
2000164c:	f04f 0701 	mov.w	r7, #1
20001650:	fa07 f70c 	lsl.w	r7, r7, ip
20001654:	f24e 1400 	movw	r4, #57600	; 0xe100
20001658:	f2ce 0400 	movt	r4, #57344	; 0xe000
2000165c:	f106 0620 	add.w	r6, r6, #32
20001660:	f844 7026 	str.w	r7, [r4, r6, lsl #2]

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20001664:	f04f 0c00 	mov.w	ip, #0
20001668:	f880 c080 	strb.w	ip, [r0, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000166c:	6804      	ldr	r4, [r0, #0]
2000166e:	6826      	ldr	r6, [r4, #0]
20001670:	f026 0601 	bic.w	r6, r6, #1
20001674:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20001676:	6804      	ldr	r4, [r0, #0]
20001678:	6826      	ldr	r6, [r4, #0]
2000167a:	f046 0602 	orr.w	r6, r6, #2
2000167e:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001680:	6804      	ldr	r4, [r0, #0]
20001682:	6826      	ldr	r6, [r4, #0]
20001684:	f046 0601 	orr.w	r6, r6, #1
20001688:	6026      	str	r6, [r4, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
2000168a:	2907      	cmp	r1, #7
2000168c:	d82d      	bhi.n	200016ea <MSS_SPI_configure_master_mode+0xda>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000168e:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
20001692:	bf14      	ite	ne
20001694:	2400      	movne	r4, #0
20001696:	2401      	moveq	r4, #1
20001698:	4562      	cmp	r2, ip
2000169a:	bf08      	it	eq
2000169c:	f044 0401 	orreq.w	r4, r4, #1
200016a0:	b954      	cbnz	r4, 200016b8 <MSS_SPI_configure_master_mode+0xa8>
200016a2:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
200016a6:	bf14      	ite	ne
200016a8:	2400      	movne	r4, #0
200016aa:	2401      	moveq	r4, #1
200016ac:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
200016b0:	bf08      	it	eq
200016b2:	f044 0401 	orreq.w	r4, r4, #1
200016b6:	b14c      	cbz	r4, 200016cc <MSS_SPI_configure_master_mode+0xbc>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
200016b8:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
200016bc:	f240 1c02 	movw	ip, #258	; 0x102
200016c0:	f2c2 4c00 	movt	ip, #9216	; 0x2400
200016c4:	ea42 020c 	orr.w	r2, r2, ip
200016c8:	6362      	str	r2, [r4, #52]	; 0x34
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
200016ca:	e008      	b.n	200016de <MSS_SPI_configure_master_mode+0xce>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
200016cc:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
200016d0:	f240 1c02 	movw	ip, #258	; 0x102
200016d4:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200016d8:	ea42 020c 	orr.w	r2, r2, ip
200016dc:	6362      	str	r2, [r4, #52]	; 0x34
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200016de:	f101 0106 	add.w	r1, r1, #6
200016e2:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
200016e6:	720d      	strb	r5, [r1, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
200016e8:	724b      	strb	r3, [r1, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200016ea:	8883      	ldrh	r3, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200016ec:	b21a      	sxth	r2, r3
200016ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200016f2:	f003 031f 	and.w	r3, r3, #31
200016f6:	f04f 0101 	mov.w	r1, #1
200016fa:	fa01 f103 	lsl.w	r1, r1, r3
200016fe:	f24e 1300 	movw	r3, #57600	; 0xe100
20001702:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000170a:	bcf0      	pop	{r4, r5, r6, r7}
2000170c:	4770      	bx	lr
2000170e:	bf00      	nop

20001710 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20001710:	b538      	push	{r3, r4, r5, lr}
20001712:	4604      	mov	r4, r0
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001714:	f249 43dc 	movw	r3, #38108	; 0x94dc
20001718:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000171c:	4298      	cmp	r0, r3
2000171e:	d006      	beq.n	2000172e <MSS_SPI_set_slave_select+0x1e>
20001720:	f249 4358 	movw	r3, #37976	; 0x9458
20001724:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001728:	4298      	cmp	r0, r3
2000172a:	d000      	beq.n	2000172e <MSS_SPI_set_slave_select+0x1e>
2000172c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000172e:	6822      	ldr	r2, [r4, #0]
20001730:	6813      	ldr	r3, [r2, #0]
20001732:	f013 0f02 	tst.w	r3, #2
20001736:	d100      	bne.n	2000173a <MSS_SPI_set_slave_select+0x2a>
20001738:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000173a:	460d      	mov	r5, r1
2000173c:	eb04 03c1 	add.w	r3, r4, r1, lsl #3
20001740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20001742:	f1b3 3fff 	cmp.w	r3, #4294967295
20001746:	d100      	bne.n	2000174a <MSS_SPI_set_slave_select+0x3a>
20001748:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
2000174a:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000174c:	b219      	sxth	r1, r3
2000174e:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001752:	f003 031f 	and.w	r3, r3, #31
20001756:	f04f 0001 	mov.w	r0, #1
2000175a:	fa00 f003 	lsl.w	r0, r0, r3
2000175e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001762:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001766:	f101 0120 	add.w	r1, r1, #32
2000176a:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000176e:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
20001770:	f013 0f04 	tst.w	r3, #4
20001774:	d002      	beq.n	2000177c <MSS_SPI_set_slave_select+0x6c>
    {
         recover_from_rx_overflow(this_spi);
20001776:	4620      	mov	r0, r4
20001778:	f7ff fed8 	bl	2000152c <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
2000177c:	6823      	ldr	r3, [r4, #0]
2000177e:	681a      	ldr	r2, [r3, #0]
20001780:	f022 0201 	bic.w	r2, r2, #1
20001784:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20001786:	6822      	ldr	r2, [r4, #0]
20001788:	f105 0306 	add.w	r3, r5, #6
2000178c:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
20001790:	6859      	ldr	r1, [r3, #4]
20001792:	6011      	str	r1, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
20001794:	6822      	ldr	r2, [r4, #0]
20001796:	7a59      	ldrb	r1, [r3, #9]
20001798:	6191      	str	r1, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
2000179a:	6822      	ldr	r2, [r4, #0]
2000179c:	7a1b      	ldrb	r3, [r3, #8]
2000179e:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200017a0:	6823      	ldr	r3, [r4, #0]
200017a2:	681a      	ldr	r2, [r3, #0]
200017a4:	f042 0201 	orr.w	r2, r2, #1
200017a8:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
200017aa:	6822      	ldr	r2, [r4, #0]
200017ac:	69d1      	ldr	r1, [r2, #28]
200017ae:	f04f 0301 	mov.w	r3, #1
200017b2:	fa03 f505 	lsl.w	r5, r3, r5
200017b6:	ea45 0501 	orr.w	r5, r5, r1
200017ba:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200017bc:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200017be:	b211      	sxth	r1, r2
200017c0:	ea4f 1151 	mov.w	r1, r1, lsr #5
200017c4:	f002 021f 	and.w	r2, r2, #31
200017c8:	fa03 f202 	lsl.w	r2, r3, r2
200017cc:	f24e 1300 	movw	r3, #57600	; 0xe100
200017d0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017d4:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
200017d8:	bd38      	pop	{r3, r4, r5, pc}
200017da:	bf00      	nop

200017dc <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200017dc:	b538      	push	{r3, r4, r5, lr}
200017de:	4604      	mov	r4, r0
200017e0:	460d      	mov	r5, r1
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200017e2:	f249 43dc 	movw	r3, #38108	; 0x94dc
200017e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017ea:	4298      	cmp	r0, r3
200017ec:	d006      	beq.n	200017fc <MSS_SPI_clear_slave_select+0x20>
200017ee:	f249 4358 	movw	r3, #37976	; 0x9458
200017f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200017f6:	4298      	cmp	r0, r3
200017f8:	d000      	beq.n	200017fc <MSS_SPI_clear_slave_select+0x20>
200017fa:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200017fc:	6822      	ldr	r2, [r4, #0]
200017fe:	6813      	ldr	r3, [r2, #0]
20001800:	f013 0f02 	tst.w	r3, #2
20001804:	d100      	bne.n	20001808 <MSS_SPI_clear_slave_select+0x2c>
20001806:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001808:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
2000180a:	b219      	sxth	r1, r3
2000180c:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001810:	f003 031f 	and.w	r3, r3, #31
20001814:	f04f 0001 	mov.w	r0, #1
20001818:	fa00 f003 	lsl.w	r0, r0, r3
2000181c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001820:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001824:	f101 0120 	add.w	r1, r1, #32
20001828:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000182c:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
2000182e:	f013 0f04 	tst.w	r3, #4
20001832:	d002      	beq.n	2000183a <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20001834:	4620      	mov	r0, r4
20001836:	f7ff fe79 	bl	2000152c <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
2000183a:	6822      	ldr	r2, [r4, #0]
2000183c:	69d1      	ldr	r1, [r2, #28]
2000183e:	f04f 0301 	mov.w	r3, #1
20001842:	fa03 f505 	lsl.w	r5, r3, r5
20001846:	ea21 0505 	bic.w	r5, r1, r5
2000184a:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
2000184c:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000184e:	b211      	sxth	r1, r2
20001850:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001854:	f002 021f 	and.w	r2, r2, #31
20001858:	fa03 f202 	lsl.w	r2, r3, r2
2000185c:	f24e 1300 	movw	r3, #57600	; 0xe100
20001860:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001864:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
20001868:	bd38      	pop	{r3, r4, r5, pc}
2000186a:	bf00      	nop

2000186c <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
2000186c:	b410      	push	{r4}
2000186e:	b083      	sub	sp, #12
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001870:	f249 43dc 	movw	r3, #38108	; 0x94dc
20001874:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001878:	4298      	cmp	r0, r3
2000187a:	d006      	beq.n	2000188a <MSS_SPI_transfer_frame+0x1e>
2000187c:	f249 4358 	movw	r3, #37976	; 0x9458
20001880:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001884:	4298      	cmp	r0, r3
20001886:	d000      	beq.n	2000188a <MSS_SPI_transfer_frame+0x1e>
20001888:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000188a:	6803      	ldr	r3, [r0, #0]
2000188c:	681a      	ldr	r2, [r3, #0]
2000188e:	f012 0f02 	tst.w	r2, #2
20001892:	d100      	bne.n	20001896 <MSS_SPI_transfer_frame+0x2a>
20001894:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001896:	681c      	ldr	r4, [r3, #0]
20001898:	f240 02ff 	movw	r2, #255	; 0xff
2000189c:	f6cf 7200 	movt	r2, #65280	; 0xff00
200018a0:	ea04 0202 	and.w	r2, r4, r2
200018a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
200018a8:	601a      	str	r2, [r3, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
200018aa:	6803      	ldr	r3, [r0, #0]
200018ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
200018ae:	f042 020c 	orr.w	r2, r2, #12
200018b2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200018b4:	6803      	ldr	r3, [r0, #0]
200018b6:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_fifo_empty)
200018b8:	f012 0f40 	tst.w	r2, #64	; 0x40
200018bc:	d107      	bne.n	200018ce <MSS_SPI_transfer_frame+0x62>
    {
        dummy = this_spi->hw_reg->RX_DATA;
200018be:	691a      	ldr	r2, [r3, #16]
200018c0:	9201      	str	r2, [sp, #4]
        dummy = dummy;  /* Prevent Lint warning. */
200018c2:	9a01      	ldr	r2, [sp, #4]
200018c4:	9201      	str	r2, [sp, #4]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
200018c6:	689a      	ldr	r2, [r3, #8]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
200018c8:	f012 0f40 	tst.w	r2, #64	; 0x40
200018cc:	d0f7      	beq.n	200018be <MSS_SPI_transfer_frame+0x52>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
200018ce:	6159      	str	r1, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200018d0:	6803      	ldr	r3, [r0, #0]
200018d2:	689a      	ldr	r2, [r3, #8]
    while(0u == tx_done)
200018d4:	f012 0f01 	tst.w	r2, #1
200018d8:	d103      	bne.n	200018e2 <MSS_SPI_transfer_frame+0x76>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200018da:	689a      	ldr	r2, [r3, #8]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
200018dc:	f012 0f01 	tst.w	r2, #1
200018e0:	d0fb      	beq.n	200018da <MSS_SPI_transfer_frame+0x6e>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200018e2:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_ready)
200018e4:	f012 0f02 	tst.w	r2, #2
200018e8:	d103      	bne.n	200018f2 <MSS_SPI_transfer_frame+0x86>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200018ea:	689a      	ldr	r2, [r3, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
200018ec:	f012 0f02 	tst.w	r2, #2
200018f0:	d0fb      	beq.n	200018ea <MSS_SPI_transfer_frame+0x7e>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200018f2:	6918      	ldr	r0, [r3, #16]
}
200018f4:	b003      	add	sp, #12
200018f6:	bc10      	pop	{r4}
200018f8:	4770      	bx	lr
200018fa:	bf00      	nop

200018fc <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200018fc:	b410      	push	{r4}
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200018fe:	6802      	ldr	r2, [r0, #0]
20001900:	6893      	ldr	r3, [r2, #8]
20001902:	f413 7f80 	tst.w	r3, #256	; 0x100
20001906:	d113      	bne.n	20001930 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001908:	6903      	ldr	r3, [r0, #16]
2000190a:	68c1      	ldr	r1, [r0, #12]
2000190c:	428b      	cmp	r3, r1
2000190e:	d213      	bcs.n	20001938 <fill_slave_tx_fifo+0x3c>
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20001910:	6881      	ldr	r1, [r0, #8]
20001912:	5ccb      	ldrb	r3, [r1, r3]
20001914:	6153      	str	r3, [r2, #20]
        ++this_spi->slave_tx_idx;
20001916:	6903      	ldr	r3, [r0, #16]
20001918:	f103 0301 	add.w	r3, r3, #1
2000191c:	6103      	str	r3, [r0, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000191e:	6802      	ldr	r2, [r0, #0]
20001920:	6891      	ldr	r1, [r2, #8]
20001922:	f411 7f80 	tst.w	r1, #256	; 0x100
20001926:	d103      	bne.n	20001930 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20001928:	68c1      	ldr	r1, [r0, #12]
2000192a:	4299      	cmp	r1, r3
2000192c:	d8f0      	bhi.n	20001910 <fill_slave_tx_fifo+0x14>
2000192e:	e003      	b.n	20001938 <fill_slave_tx_fifo+0x3c>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20001930:	6902      	ldr	r2, [r0, #16]
20001932:	68c3      	ldr	r3, [r0, #12]
20001934:	429a      	cmp	r2, r3
20001936:	d317      	bcc.n	20001968 <fill_slave_tx_fifo+0x6c>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001938:	6802      	ldr	r2, [r0, #0]
2000193a:	6893      	ldr	r3, [r2, #8]
2000193c:	f413 7f80 	tst.w	r3, #256	; 0x100
20001940:	d112      	bne.n	20001968 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001942:	69c3      	ldr	r3, [r0, #28]
20001944:	6981      	ldr	r1, [r0, #24]
20001946:	428b      	cmp	r3, r1
20001948:	d20e      	bcs.n	20001968 <fill_slave_tx_fifo+0x6c>
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
2000194a:	6941      	ldr	r1, [r0, #20]
2000194c:	5ccb      	ldrb	r3, [r1, r3]
2000194e:	6153      	str	r3, [r2, #20]
            ++this_spi->resp_buff_tx_idx;
20001950:	69c3      	ldr	r3, [r0, #28]
20001952:	f103 0301 	add.w	r3, r3, #1
20001956:	61c3      	str	r3, [r0, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001958:	6802      	ldr	r2, [r0, #0]
2000195a:	6891      	ldr	r1, [r2, #8]
2000195c:	f411 7f80 	tst.w	r1, #256	; 0x100
20001960:	d102      	bne.n	20001968 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20001962:	6981      	ldr	r1, [r0, #24]
20001964:	4299      	cmp	r1, r3
20001966:	d8f0      	bhi.n	2000194a <fill_slave_tx_fifo+0x4e>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001968:	6a43      	ldr	r3, [r0, #36]	; 0x24
2000196a:	b1cb      	cbz	r3, 200019a0 <fill_slave_tx_fifo+0xa4>
2000196c:	6902      	ldr	r2, [r0, #16]
2000196e:	68c3      	ldr	r3, [r0, #12]
20001970:	429a      	cmp	r2, r3
20001972:	d315      	bcc.n	200019a0 <fill_slave_tx_fifo+0xa4>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20001974:	69c2      	ldr	r2, [r0, #28]
20001976:	6983      	ldr	r3, [r0, #24]
20001978:	429a      	cmp	r2, r3
2000197a:	d311      	bcc.n	200019a0 <fill_slave_tx_fifo+0xa4>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000197c:	6803      	ldr	r3, [r0, #0]
2000197e:	689a      	ldr	r2, [r3, #8]
20001980:	f412 7f80 	tst.w	r2, #256	; 0x100
20001984:	d10c      	bne.n	200019a0 <fill_slave_tx_fifo+0xa4>
20001986:	f04f 0200 	mov.w	r2, #0
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
2000198a:	4614      	mov	r4, r2
2000198c:	615c      	str	r4, [r3, #20]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000198e:	6803      	ldr	r3, [r0, #0]
20001990:	6899      	ldr	r1, [r3, #8]
20001992:	f411 7f80 	tst.w	r1, #256	; 0x100
20001996:	d103      	bne.n	200019a0 <fill_slave_tx_fifo+0xa4>
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001998:	f102 0201 	add.w	r2, r2, #1
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
2000199c:	2a20      	cmp	r2, #32
2000199e:	d1f5      	bne.n	2000198c <fill_slave_tx_fifo+0x90>
             */
            guard++;
        }
    }

}
200019a0:	bc10      	pop	{r4}
200019a2:	4770      	bx	lr

200019a4 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200019a4:	b510      	push	{r4, lr}
200019a6:	b082      	sub	sp, #8
200019a8:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
200019aa:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
200019ae:	2b02      	cmp	r3, #2
200019b0:	d10c      	bne.n	200019cc <read_slave_rx_fifo+0x28>
200019b2:	e005      	b.n	200019c0 <read_slave_rx_fifo+0x1c>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
200019b4:	6913      	ldr	r3, [r2, #16]
200019b6:	9301      	str	r3, [sp, #4]
            if(0u != this_spi->frame_rx_handler)
200019b8:	6f63      	ldr	r3, [r4, #116]	; 0x74
200019ba:	b113      	cbz	r3, 200019c2 <read_slave_rx_fifo+0x1e>
            {
                this_spi->frame_rx_handler( rx_frame );
200019bc:	9801      	ldr	r0, [sp, #4]
200019be:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200019c0:	6822      	ldr	r2, [r4, #0]
200019c2:	6893      	ldr	r3, [r2, #8]
200019c4:	f013 0f40 	tst.w	r3, #64	; 0x40
200019c8:	d0f4      	beq.n	200019b4 <read_slave_rx_fifo+0x10>
200019ca:	e023      	b.n	20001a14 <read_slave_rx_fifo+0x70>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200019cc:	2b01      	cmp	r3, #1
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200019ce:	6803      	ldr	r3, [r0, #0]
200019d0:	689a      	ldr	r2, [r3, #8]
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
200019d2:	d003      	beq.n	200019dc <read_slave_rx_fifo+0x38>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200019d4:	f012 0f40 	tst.w	r2, #64	; 0x40
200019d8:	d016      	beq.n	20001a08 <read_slave_rx_fifo+0x64>
200019da:	e01b      	b.n	20001a14 <read_slave_rx_fifo+0x70>
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200019dc:	f012 0f40 	tst.w	r2, #64	; 0x40
200019e0:	d118      	bne.n	20001a14 <read_slave_rx_fifo+0x70>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200019e2:	691b      	ldr	r3, [r3, #16]
200019e4:	9301      	str	r3, [sp, #4]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
200019e6:	6b23      	ldr	r3, [r4, #48]	; 0x30
200019e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200019ea:	4293      	cmp	r3, r2
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200019ec:	bf3e      	ittt	cc
200019ee:	9901      	ldrcc	r1, [sp, #4]
200019f0:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
200019f2:	54d1      	strbcc	r1, [r2, r3]
            }

            ++this_spi->slave_rx_idx;
200019f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
200019f6:	f103 0301 	add.w	r3, r3, #1
200019fa:	6323      	str	r3, [r4, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200019fc:	6823      	ldr	r3, [r4, #0]
200019fe:	689a      	ldr	r2, [r3, #8]
20001a00:	f012 0f40 	tst.w	r2, #64	; 0x40
20001a04:	d0ed      	beq.n	200019e2 <read_slave_rx_fifo+0x3e>
20001a06:	e005      	b.n	20001a14 <read_slave_rx_fifo+0x70>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20001a08:	691a      	ldr	r2, [r3, #16]
20001a0a:	9201      	str	r2, [sp, #4]
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001a0c:	689a      	ldr	r2, [r3, #8]
20001a0e:	f012 0f40 	tst.w	r2, #64	; 0x40
20001a12:	d0f9      	beq.n	20001a08 <read_slave_rx_fifo+0x64>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20001a14:	b002      	add	sp, #8
20001a16:	bd10      	pop	{r4, pc}

20001a18 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20001a18:	b570      	push	{r4, r5, r6, lr}
20001a1a:	b082      	sub	sp, #8
20001a1c:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20001a1e:	6805      	ldr	r5, [r0, #0]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001a20:	f249 43dc 	movw	r3, #38108	; 0x94dc
20001a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a28:	4298      	cmp	r0, r3
20001a2a:	d006      	beq.n	20001a3a <mss_spi_isr+0x22>
20001a2c:	f249 4358 	movw	r3, #37976	; 0x9458
20001a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a34:	4298      	cmp	r0, r3
20001a36:	d000      	beq.n	20001a3a <mss_spi_isr+0x22>
20001a38:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20001a3a:	6a2b      	ldr	r3, [r5, #32]
20001a3c:	f013 0f02 	tst.w	r3, #2
20001a40:	d038      	beq.n	20001ab4 <mss_spi_isr+0x9c>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001a42:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
20001a46:	2b02      	cmp	r3, #2
20001a48:	d10c      	bne.n	20001a64 <mss_spi_isr+0x4c>
20001a4a:	e005      	b.n	20001a58 <mss_spi_isr+0x40>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001a4c:	6913      	ldr	r3, [r2, #16]
20001a4e:	9301      	str	r3, [sp, #4]
                if(0u != this_spi->frame_rx_handler)
20001a50:	6f63      	ldr	r3, [r4, #116]	; 0x74
20001a52:	b113      	cbz	r3, 20001a5a <mss_spi_isr+0x42>
                {
                    this_spi->frame_rx_handler( rx_frame );
20001a54:	9801      	ldr	r0, [sp, #4]
20001a56:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001a58:	6822      	ldr	r2, [r4, #0]
20001a5a:	6893      	ldr	r3, [r2, #8]
20001a5c:	f013 0f40 	tst.w	r3, #64	; 0x40
20001a60:	d0f4      	beq.n	20001a4c <mss_spi_isr+0x34>
20001a62:	e023      	b.n	20001aac <mss_spi_isr+0x94>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001a64:	2b01      	cmp	r3, #1
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001a66:	68ab      	ldr	r3, [r5, #8]
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001a68:	d003      	beq.n	20001a72 <mss_spi_isr+0x5a>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001a6a:	f013 0f40 	tst.w	r3, #64	; 0x40
20001a6e:	d017      	beq.n	20001aa0 <mss_spi_isr+0x88>
20001a70:	e01c      	b.n	20001aac <mss_spi_isr+0x94>
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001a72:	f013 0f40 	tst.w	r3, #64	; 0x40
20001a76:	d119      	bne.n	20001aac <mss_spi_isr+0x94>
20001a78:	462b      	mov	r3, r5
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20001a7a:	691b      	ldr	r3, [r3, #16]
20001a7c:	9301      	str	r3, [sp, #4]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20001a7e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001a80:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001a82:	4293      	cmp	r3, r2
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20001a84:	bf3e      	ittt	cc
20001a86:	9901      	ldrcc	r1, [sp, #4]
20001a88:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
20001a8a:	54d1      	strbcc	r1, [r2, r3]
                }

                ++this_spi->slave_rx_idx;            
20001a8c:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001a8e:	f103 0301 	add.w	r3, r3, #1
20001a92:	6323      	str	r3, [r4, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20001a94:	6823      	ldr	r3, [r4, #0]
20001a96:	689a      	ldr	r2, [r3, #8]
20001a98:	f012 0f40 	tst.w	r2, #64	; 0x40
20001a9c:	d0ed      	beq.n	20001a7a <mss_spi_isr+0x62>
20001a9e:	e005      	b.n	20001aac <mss_spi_isr+0x94>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001aa0:	692b      	ldr	r3, [r5, #16]
20001aa2:	9301      	str	r3, [sp, #4]
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001aa4:	68ab      	ldr	r3, [r5, #8]
20001aa6:	f013 0f40 	tst.w	r3, #64	; 0x40
20001aaa:	d0f9      	beq.n	20001aa0 <mss_spi_isr+0x88>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20001aac:	6823      	ldr	r3, [r4, #0]
20001aae:	f04f 0202 	mov.w	r2, #2
20001ab2:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20001ab4:	6a2b      	ldr	r3, [r5, #32]
20001ab6:	f013 0f01 	tst.w	r3, #1
20001aba:	d00e      	beq.n	20001ada <mss_spi_isr+0xc2>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001abc:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
20001ac0:	2b02      	cmp	r3, #2
20001ac2:	d103      	bne.n	20001acc <mss_spi_isr+0xb4>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001ac4:	6823      	ldr	r3, [r4, #0]
20001ac6:	6fa2      	ldr	r2, [r4, #120]	; 0x78
20001ac8:	615a      	str	r2, [r3, #20]
20001aca:	e002      	b.n	20001ad2 <mss_spi_isr+0xba>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20001acc:	4620      	mov	r0, r4
20001ace:	f7ff ff15 	bl	200018fc <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20001ad2:	6823      	ldr	r3, [r4, #0]
20001ad4:	f04f 0201 	mov.w	r2, #1
20001ad8:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20001ada:	6a2b      	ldr	r3, [r5, #32]
20001adc:	f013 0f10 	tst.w	r3, #16
20001ae0:	d016      	beq.n	20001b10 <mss_spi_isr+0xf8>
    {
        read_slave_rx_fifo(this_spi);
20001ae2:	4620      	mov	r0, r4
20001ae4:	f7ff ff5e 	bl	200019a4 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20001ae8:	6a23      	ldr	r3, [r4, #32]
20001aea:	b12b      	cbz	r3, 20001af8 <mss_spi_isr+0xe0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20001aec:	6aa0      	ldr	r0, [r4, #40]	; 0x28
20001aee:	6b21      	ldr	r1, [r4, #48]	; 0x30
20001af0:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20001af2:	4620      	mov	r0, r4
20001af4:	f7ff ff02 	bl	200018fc <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20001af8:	f04f 0301 	mov.w	r3, #1
20001afc:	6263      	str	r3, [r4, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20001afe:	6823      	ldr	r3, [r4, #0]
20001b00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001b02:	f022 0210 	bic.w	r2, r2, #16
20001b06:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001b08:	6823      	ldr	r3, [r4, #0]
20001b0a:	f04f 0210 	mov.w	r2, #16
20001b0e:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20001b10:	6a2b      	ldr	r3, [r5, #32]
20001b12:	f013 0f04 	tst.w	r3, #4
20001b16:	d00b      	beq.n	20001b30 <mss_spi_isr+0x118>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20001b18:	6823      	ldr	r3, [r4, #0]
20001b1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001b1c:	f042 0204 	orr.w	r2, r2, #4
20001b20:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20001b22:	4620      	mov	r0, r4
20001b24:	f7ff fd02 	bl	2000152c <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20001b28:	6823      	ldr	r3, [r4, #0]
20001b2a:	f04f 0204 	mov.w	r2, #4
20001b2e:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20001b30:	6a2b      	ldr	r3, [r5, #32]
20001b32:	f013 0f08 	tst.w	r3, #8
20001b36:	d023      	beq.n	20001b80 <mss_spi_isr+0x168>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20001b38:	6823      	ldr	r3, [r4, #0]
20001b3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001b3c:	f042 0208 	orr.w	r2, r2, #8
20001b40:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001b42:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
20001b46:	2b02      	cmp	r3, #2
20001b48:	d10e      	bne.n	20001b68 <mss_spi_isr+0x150>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001b4a:	6822      	ldr	r2, [r4, #0]
20001b4c:	6811      	ldr	r1, [r2, #0]
20001b4e:	f240 03ff 	movw	r3, #255	; 0xff
20001b52:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001b56:	ea01 0303 	and.w	r3, r1, r3
20001b5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001b5e:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001b60:	6823      	ldr	r3, [r4, #0]
20001b62:	6fa2      	ldr	r2, [r4, #120]	; 0x78
20001b64:	615a      	str	r2, [r3, #20]
20001b66:	e007      	b.n	20001b78 <mss_spi_isr+0x160>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20001b68:	2b01      	cmp	r3, #1
20001b6a:	d105      	bne.n	20001b78 <mss_spi_isr+0x160>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20001b6c:	f04f 0300 	mov.w	r3, #0
20001b70:	6123      	str	r3, [r4, #16]
            fill_slave_tx_fifo(this_spi);
20001b72:	4620      	mov	r0, r4
20001b74:	f7ff fec2 	bl	200018fc <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20001b78:	6823      	ldr	r3, [r4, #0]
20001b7a:	f04f 0208 	mov.w	r2, #8
20001b7e:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20001b80:	6a2b      	ldr	r3, [r5, #32]
20001b82:	f013 0f20 	tst.w	r3, #32
20001b86:	d029      	beq.n	20001bdc <mss_spi_isr+0x1c4>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20001b88:	4620      	mov	r0, r4
20001b8a:	f7ff ff0b 	bl	200019a4 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20001b8e:	6b26      	ldr	r6, [r4, #48]	; 0x30
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20001b90:	6a23      	ldr	r3, [r4, #32]
20001b92:	b173      	cbz	r3, 20001bb2 <mss_spi_isr+0x19a>
        {
            this_spi->cmd_done = 0u;
20001b94:	f04f 0300 	mov.w	r3, #0
20001b98:	6263      	str	r3, [r4, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20001b9a:	6163      	str	r3, [r4, #20]
            this_spi->resp_buff_size = 0u;
20001b9c:	61a3      	str	r3, [r4, #24]
            this_spi->resp_buff_tx_idx = 0u;
20001b9e:	61e3      	str	r3, [r4, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001ba0:	6823      	ldr	r3, [r4, #0]
20001ba2:	f04f 0210 	mov.w	r2, #16
20001ba6:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20001ba8:	6823      	ldr	r3, [r4, #0]
20001baa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001bac:	f042 0210 	orr.w	r2, r2, #16
20001bb0:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
20001bb2:	f04f 0500 	mov.w	r5, #0
20001bb6:	6125      	str	r5, [r4, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001bb8:	6823      	ldr	r3, [r4, #0]
20001bba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001bbc:	f042 020c 	orr.w	r2, r2, #12
20001bc0:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
20001bc2:	4620      	mov	r0, r4
20001bc4:	f7ff fe9a 	bl	200018fc <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20001bc8:	6325      	str	r5, [r4, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20001bca:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
20001bcc:	b113      	cbz	r3, 20001bd4 <mss_spi_isr+0x1bc>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20001bce:	6aa0      	ldr	r0, [r4, #40]	; 0x28
20001bd0:	4631      	mov	r1, r6
20001bd2:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
20001bd4:	6823      	ldr	r3, [r4, #0]
20001bd6:	f04f 0220 	mov.w	r2, #32
20001bda:	60da      	str	r2, [r3, #12]
    }
}
20001bdc:	b002      	add	sp, #8
20001bde:	bd70      	pop	{r4, r5, r6, pc}

20001be0 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
20001be0:	4668      	mov	r0, sp
20001be2:	f020 0107 	bic.w	r1, r0, #7
20001be6:	468d      	mov	sp, r1
20001be8:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi0);
20001bea:	f249 40dc 	movw	r0, #38108	; 0x94dc
20001bee:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001bf2:	f7ff ff11 	bl	20001a18 <mss_spi_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001bf6:	f24e 1300 	movw	r3, #57600	; 0xe100
20001bfa:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001bfe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
20001c02:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI0_IRQn);
}
20001c06:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001c0a:	4685      	mov	sp, r0
20001c0c:	4770      	bx	lr
20001c0e:	bf00      	nop

20001c10 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20001c10:	4668      	mov	r0, sp
20001c12:	f020 0107 	bic.w	r1, r0, #7
20001c16:	468d      	mov	sp, r1
20001c18:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi1);
20001c1a:	f249 4058 	movw	r0, #37976	; 0x9458
20001c1e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c22:	f7ff fef9 	bl	20001a18 <mss_spi_isr>
20001c26:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c2a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001c32:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI1_IRQn);
}
20001c36:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001c3a:	4685      	mov	sp, r0
20001c3c:	4770      	bx	lr
20001c3e:	bf00      	nop

20001c40 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
20001c40:	b538      	push	{r3, r4, r5, lr}
20001c42:	4604      	mov	r4, r0
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001c44:	f249 43dc 	movw	r3, #38108	; 0x94dc
20001c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c4c:	4298      	cmp	r0, r3
20001c4e:	d006      	beq.n	20001c5e <MSS_SPI_init+0x1e>
20001c50:	f249 4358 	movw	r3, #37976	; 0x9458
20001c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c58:	4298      	cmp	r0, r3
20001c5a:	d000      	beq.n	20001c5e <MSS_SPI_init+0x1e>
20001c5c:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001c5e:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001c60:	b21a      	sxth	r2, r3
20001c62:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001c66:	f003 031f 	and.w	r3, r3, #31
20001c6a:	f04f 0501 	mov.w	r5, #1
20001c6e:	fa05 f103 	lsl.w	r1, r5, r3
20001c72:	f24e 1300 	movw	r3, #57600	; 0xe100
20001c76:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001c7a:	f102 0220 	add.w	r2, r2, #32
20001c7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
20001c82:	4620      	mov	r0, r4
20001c84:	f04f 0100 	mov.w	r1, #0
20001c88:	f04f 0284 	mov.w	r2, #132	; 0x84
20001c8c:	f000 ffa6 	bl	20002bdc <memset>
    
    this_spi->cmd_done = 1u;
20001c90:	6265      	str	r5, [r4, #36]	; 0x24
20001c92:	f04f 0300 	mov.w	r3, #0

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
20001c96:	f04f 31ff 	mov.w	r1, #4294967295
20001c9a:	eb04 0203 	add.w	r2, r4, r3
20001c9e:	6351      	str	r1, [r2, #52]	; 0x34
20001ca0:	f103 0308 	add.w	r3, r3, #8

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20001ca4:	2b40      	cmp	r3, #64	; 0x40
20001ca6:	d1f8      	bne.n	20001c9a <MSS_SPI_init+0x5a>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
20001ca8:	f249 43dc 	movw	r3, #38108	; 0x94dc
20001cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cb0:	429c      	cmp	r4, r3
20001cb2:	d120      	bne.n	20001cf6 <MSS_SPI_init+0xb6>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20001cb4:	f249 43dc 	movw	r3, #38108	; 0x94dc
20001cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cbc:	f241 0200 	movw	r2, #4096	; 0x1000
20001cc0:	f2c4 0200 	movt	r2, #16384	; 0x4000
20001cc4:	601a      	str	r2, [r3, #0]
        this_spi->irqn = SPI0_IRQn;
20001cc6:	f04f 020c 	mov.w	r2, #12
20001cca:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20001ccc:	f242 0300 	movw	r3, #8192	; 0x2000
20001cd0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001cd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001cd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
20001cda:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001cdc:	f24e 1200 	movw	r2, #57600	; 0xe100
20001ce0:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001ce4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
20001ce8:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20001cec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001cee:	f422 7200 	bic.w	r2, r2, #512	; 0x200
20001cf2:	631a      	str	r2, [r3, #48]	; 0x30
20001cf4:	e01b      	b.n	20001d2e <MSS_SPI_init+0xee>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20001cf6:	f241 0300 	movw	r3, #4096	; 0x1000
20001cfa:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001cfe:	6023      	str	r3, [r4, #0]
        this_spi->irqn = SPI1_IRQn;
20001d00:	f04f 030d 	mov.w	r3, #13
20001d04:	80a3      	strh	r3, [r4, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20001d06:	f242 0300 	movw	r3, #8192	; 0x2000
20001d0a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001d10:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20001d14:	631a      	str	r2, [r3, #48]	; 0x30
20001d16:	f24e 1200 	movw	r2, #57600	; 0xe100
20001d1a:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001d1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
20001d22:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20001d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001d28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20001d2c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20001d2e:	6823      	ldr	r3, [r4, #0]
20001d30:	681a      	ldr	r2, [r3, #0]
20001d32:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20001d36:	601a      	str	r2, [r3, #0]
}
20001d38:	bd38      	pop	{r3, r4, r5, pc}
20001d3a:	bf00      	nop

20001d3c <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20001d3c:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
20001d40:	b11b      	cbz	r3, 20001d4a <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
20001d42:	6983      	ldr	r3, [r0, #24]
20001d44:	f04f 0201 	mov.w	r2, #1
20001d48:	609a      	str	r2, [r3, #8]
20001d4a:	4770      	bx	lr

20001d4c <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20001d4c:	b530      	push	{r4, r5, lr}
20001d4e:	b083      	sub	sp, #12
20001d50:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
20001d52:	f249 5360 	movw	r3, #38240	; 0x9560
20001d56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d5a:	4298      	cmp	r0, r3
20001d5c:	d006      	beq.n	20001d6c <mss_i2c_isr+0x20>
20001d5e:	f249 53d4 	movw	r3, #38356	; 0x95d4
20001d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d66:	4298      	cmp	r0, r3
20001d68:	d000      	beq.n	20001d6c <mss_i2c_isr+0x20>
20001d6a:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20001d6c:	6962      	ldr	r2, [r4, #20]
20001d6e:	7913      	ldrb	r3, [r2, #4]
20001d70:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
20001d74:	f89d 3007 	ldrb.w	r3, [sp, #7]
20001d78:	f1a3 0308 	sub.w	r3, r3, #8
20001d7c:	2bd0      	cmp	r3, #208	; 0xd0
20001d7e:	f200 828e 	bhi.w	2000229e <mss_i2c_isr+0x552>
20001d82:	e8df f013 	tbh	[pc, r3, lsl #1]
20001d86:	00d1      	.short	0x00d1
20001d88:	028c028c 	.word	0x028c028c
20001d8c:	028c028c 	.word	0x028c028c
20001d90:	028c028c 	.word	0x028c028c
20001d94:	00d1028c 	.word	0x00d1028c
20001d98:	028c028c 	.word	0x028c028c
20001d9c:	028c028c 	.word	0x028c028c
20001da0:	028c028c 	.word	0x028c028c
20001da4:	0106028c 	.word	0x0106028c
20001da8:	028c028c 	.word	0x028c028c
20001dac:	028c028c 	.word	0x028c028c
20001db0:	028c028c 	.word	0x028c028c
20001db4:	00f7028c 	.word	0x00f7028c
20001db8:	028c028c 	.word	0x028c028c
20001dbc:	028c028c 	.word	0x028c028c
20001dc0:	028c028c 	.word	0x028c028c
20001dc4:	0106028c 	.word	0x0106028c
20001dc8:	028c028c 	.word	0x028c028c
20001dcc:	028c028c 	.word	0x028c028c
20001dd0:	028c028c 	.word	0x028c028c
20001dd4:	0144028c 	.word	0x0144028c
20001dd8:	028c028c 	.word	0x028c028c
20001ddc:	028c028c 	.word	0x028c028c
20001de0:	028c028c 	.word	0x028c028c
20001de4:	00f2028c 	.word	0x00f2028c
20001de8:	028c028c 	.word	0x028c028c
20001dec:	028c028c 	.word	0x028c028c
20001df0:	028c028c 	.word	0x028c028c
20001df4:	0153028c 	.word	0x0153028c
20001df8:	028c028c 	.word	0x028c028c
20001dfc:	028c028c 	.word	0x028c028c
20001e00:	028c028c 	.word	0x028c028c
20001e04:	016e028c 	.word	0x016e028c
20001e08:	028c028c 	.word	0x028c028c
20001e0c:	028c028c 	.word	0x028c028c
20001e10:	028c028c 	.word	0x028c028c
20001e14:	017d028c 	.word	0x017d028c
20001e18:	028c028c 	.word	0x028c028c
20001e1c:	028c028c 	.word	0x028c028c
20001e20:	028c028c 	.word	0x028c028c
20001e24:	018f028c 	.word	0x018f028c
20001e28:	028c028c 	.word	0x028c028c
20001e2c:	028c028c 	.word	0x028c028c
20001e30:	028c028c 	.word	0x028c028c
20001e34:	01d0028c 	.word	0x01d0028c
20001e38:	028c028c 	.word	0x028c028c
20001e3c:	028c028c 	.word	0x028c028c
20001e40:	028c028c 	.word	0x028c028c
20001e44:	01cc028c 	.word	0x01cc028c
20001e48:	028c028c 	.word	0x028c028c
20001e4c:	028c028c 	.word	0x028c028c
20001e50:	028c028c 	.word	0x028c028c
20001e54:	01d0028c 	.word	0x01d0028c
20001e58:	028c028c 	.word	0x028c028c
20001e5c:	028c028c 	.word	0x028c028c
20001e60:	028c028c 	.word	0x028c028c
20001e64:	01cc028c 	.word	0x01cc028c
20001e68:	028c028c 	.word	0x028c028c
20001e6c:	028c028c 	.word	0x028c028c
20001e70:	028c028c 	.word	0x028c028c
20001e74:	01e6028c 	.word	0x01e6028c
20001e78:	028c028c 	.word	0x028c028c
20001e7c:	028c028c 	.word	0x028c028c
20001e80:	028c028c 	.word	0x028c028c
20001e84:	01bb028c 	.word	0x01bb028c
20001e88:	028c028c 	.word	0x028c028c
20001e8c:	028c028c 	.word	0x028c028c
20001e90:	028c028c 	.word	0x028c028c
20001e94:	01e6028c 	.word	0x01e6028c
20001e98:	028c028c 	.word	0x028c028c
20001e9c:	028c028c 	.word	0x028c028c
20001ea0:	028c028c 	.word	0x028c028c
20001ea4:	01bb028c 	.word	0x01bb028c
20001ea8:	028c028c 	.word	0x028c028c
20001eac:	028c028c 	.word	0x028c028c
20001eb0:	028c028c 	.word	0x028c028c
20001eb4:	01ff028c 	.word	0x01ff028c
20001eb8:	028c028c 	.word	0x028c028c
20001ebc:	028c028c 	.word	0x028c028c
20001ec0:	028c028c 	.word	0x028c028c
20001ec4:	0248028c 	.word	0x0248028c
20001ec8:	028c028c 	.word	0x028c028c
20001ecc:	028c028c 	.word	0x028c028c
20001ed0:	028c028c 	.word	0x028c028c
20001ed4:	0248028c 	.word	0x0248028c
20001ed8:	028c028c 	.word	0x028c028c
20001edc:	028c028c 	.word	0x028c028c
20001ee0:	028c028c 	.word	0x028c028c
20001ee4:	0248028c 	.word	0x0248028c
20001ee8:	028c028c 	.word	0x028c028c
20001eec:	028c028c 	.word	0x028c028c
20001ef0:	028c028c 	.word	0x028c028c
20001ef4:	027a028c 	.word	0x027a028c
20001ef8:	028c028c 	.word	0x028c028c
20001efc:	028c028c 	.word	0x028c028c
20001f00:	028c028c 	.word	0x028c028c
20001f04:	027a028c 	.word	0x027a028c
20001f08:	028c028c 	.word	0x028c028c
20001f0c:	028c028c 	.word	0x028c028c
20001f10:	028c028c 	.word	0x028c028c
20001f14:	028c028c 	.word	0x028c028c
20001f18:	028c028c 	.word	0x028c028c
20001f1c:	028c028c 	.word	0x028c028c
20001f20:	028c028c 	.word	0x028c028c
20001f24:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
20001f28:	69a3      	ldr	r3, [r4, #24]
20001f2a:	f04f 0200 	mov.w	r2, #0
20001f2e:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
20001f30:	6963      	ldr	r3, [r4, #20]
20001f32:	7922      	ldrb	r2, [r4, #4]
20001f34:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20001f36:	69a3      	ldr	r3, [r4, #24]
20001f38:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001f3a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
20001f3e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
20001f40:	b90b      	cbnz	r3, 20001f46 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
20001f42:	62a3      	str	r3, [r4, #40]	; 0x28
20001f44:	e003      	b.n	20001f4e <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
20001f46:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20001f48:	bf04      	itt	eq
20001f4a:	2300      	moveq	r3, #0
20001f4c:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
20001f4e:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20001f52:	b11b      	cbz	r3, 20001f5c <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
20001f54:	f04f 0300 	mov.w	r3, #0
20001f58:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20001f5c:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
20001f60:	7a22      	ldrb	r2, [r4, #8]
20001f62:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20001f64:	bf18      	it	ne
20001f66:	7223      	strbne	r3, [r4, #8]
20001f68:	e1af      	b.n	200022ca <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001f6a:	69a3      	ldr	r3, [r4, #24]
20001f6c:	f04f 0201 	mov.w	r2, #1
20001f70:	615a      	str	r2, [r3, #20]
            break;
20001f72:	e1aa      	b.n	200022ca <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001f74:	69a3      	ldr	r3, [r4, #24]
20001f76:	f04f 0201 	mov.w	r2, #1
20001f7a:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001f7c:	f04f 0302 	mov.w	r3, #2
20001f80:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001f84:	f04f 0300 	mov.w	r3, #0
20001f88:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20001f8a:	4620      	mov	r0, r4
20001f8c:	f7ff fed6 	bl	20001d3c <enable_slave_if_required>
            break;
20001f90:	e19b      	b.n	200022ca <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
20001f92:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20001f94:	6a61      	ldr	r1, [r4, #36]	; 0x24
20001f96:	428b      	cmp	r3, r1
20001f98:	d206      	bcs.n	20001fa8 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20001f9a:	6a21      	ldr	r1, [r4, #32]
20001f9c:	5cc9      	ldrb	r1, [r1, r3]
20001f9e:	7211      	strb	r1, [r2, #8]
20001fa0:	f103 0301 	add.w	r3, r3, #1
20001fa4:	62a3      	str	r3, [r4, #40]	; 0x28
20001fa6:	e190      	b.n	200022ca <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20001fa8:	7a23      	ldrb	r3, [r4, #8]
20001faa:	2b03      	cmp	r3, #3
20001fac:	d105      	bne.n	20001fba <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
20001fae:	f04f 0301 	mov.w	r3, #1
20001fb2:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001fb4:	69a2      	ldr	r2, [r4, #24]
20001fb6:	6153      	str	r3, [r2, #20]
20001fb8:	e187      	b.n	200022ca <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20001fba:	f04f 0300 	mov.w	r3, #0
20001fbe:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
20001fc0:	7c23      	ldrb	r3, [r4, #16]
20001fc2:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20001fc6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
20001fca:	b93b      	cbnz	r3, 20001fdc <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20001fcc:	69a3      	ldr	r3, [r4, #24]
20001fce:	f04f 0501 	mov.w	r5, #1
20001fd2:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
20001fd4:	4620      	mov	r0, r4
20001fd6:	f7ff feb1 	bl	20001d3c <enable_slave_if_required>
20001fda:	e013      	b.n	20002004 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
20001fdc:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001fde:	b21a      	sxth	r2, r3
20001fe0:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001fe4:	f003 031f 	and.w	r3, r3, #31
20001fe8:	f04f 0101 	mov.w	r1, #1
20001fec:	fa01 f103 	lsl.w	r1, r1, r3
20001ff0:	f24e 1300 	movw	r3, #57600	; 0xe100
20001ff4:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001ff8:	f102 0220 	add.w	r2, r2, #32
20001ffc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20002000:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
20002004:	f04f 0300 	mov.w	r3, #0
20002008:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
2000200c:	e15c      	b.n	200022c8 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000200e:	69a3      	ldr	r3, [r4, #24]
20002010:	f04f 0201 	mov.w	r2, #1
20002014:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20002016:	f04f 0302 	mov.w	r3, #2
2000201a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000201e:	f04f 0300 	mov.w	r3, #0
20002022:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002024:	4620      	mov	r0, r4
20002026:	f7ff fe89 	bl	20001d3c <enable_slave_if_required>

            break;
2000202a:	e14e      	b.n	200022ca <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
2000202c:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000202e:	2b01      	cmp	r3, #1
20002030:	d904      	bls.n	2000203c <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002032:	69a3      	ldr	r3, [r4, #24]
20002034:	f04f 0201 	mov.w	r2, #1
20002038:	609a      	str	r2, [r3, #8]
2000203a:	e146      	b.n	200022ca <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
2000203c:	2b01      	cmp	r3, #1
2000203e:	d104      	bne.n	2000204a <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20002040:	69a3      	ldr	r3, [r4, #24]
20002042:	f04f 0200 	mov.w	r2, #0
20002046:	609a      	str	r2, [r3, #8]
20002048:	e13f      	b.n	200022ca <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
2000204a:	69a2      	ldr	r2, [r4, #24]
2000204c:	f04f 0301 	mov.w	r3, #1
20002050:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002052:	69a2      	ldr	r2, [r4, #24]
20002054:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20002056:	f04f 0300 	mov.w	r3, #0
2000205a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
2000205e:	7223      	strb	r3, [r4, #8]
20002060:	e133      	b.n	200022ca <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20002062:	69a3      	ldr	r3, [r4, #24]
20002064:	f04f 0201 	mov.w	r2, #1
20002068:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
2000206a:	f04f 0302 	mov.w	r3, #2
2000206e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002072:	f04f 0300 	mov.w	r3, #0
20002076:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20002078:	4620      	mov	r0, r4
2000207a:	f7ff fe5f 	bl	20001d3c <enable_slave_if_required>
            break;
2000207e:	e124      	b.n	200022ca <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
20002080:	6ba3      	ldr	r3, [r4, #56]	; 0x38
20002082:	7a11      	ldrb	r1, [r2, #8]
20002084:	6b22      	ldr	r2, [r4, #48]	; 0x30
20002086:	54d1      	strb	r1, [r2, r3]
20002088:	f103 0301 	add.w	r3, r3, #1
2000208c:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
2000208e:	6b62      	ldr	r2, [r4, #52]	; 0x34
20002090:	f102 32ff 	add.w	r2, r2, #4294967295
20002094:	4293      	cmp	r3, r2
20002096:	f0c0 8118 	bcc.w	200022ca <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000209a:	69a3      	ldr	r3, [r4, #24]
2000209c:	f04f 0200 	mov.w	r2, #0
200020a0:	609a      	str	r2, [r3, #8]
200020a2:	e112      	b.n	200022ca <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
200020a4:	7a11      	ldrb	r1, [r2, #8]
200020a6:	6b22      	ldr	r2, [r4, #48]	; 0x30
200020a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
200020aa:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
200020ac:	7c23      	ldrb	r3, [r4, #16]
200020ae:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
200020b2:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
200020b6:	b93b      	cbnz	r3, 200020c8 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
200020b8:	69a3      	ldr	r3, [r4, #24]
200020ba:	f04f 0501 	mov.w	r5, #1
200020be:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
200020c0:	4620      	mov	r0, r4
200020c2:	f7ff fe3b 	bl	20001d3c <enable_slave_if_required>
200020c6:	e013      	b.n	200020f0 <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
200020c8:	8a63      	ldrh	r3, [r4, #18]
200020ca:	b21a      	sxth	r2, r3
200020cc:	ea4f 1252 	mov.w	r2, r2, lsr #5
200020d0:	f003 031f 	and.w	r3, r3, #31
200020d4:	f04f 0101 	mov.w	r1, #1
200020d8:	fa01 f103 	lsl.w	r1, r1, r3
200020dc:	f24e 1300 	movw	r3, #57600	; 0xe100
200020e0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200020e4:	f102 0220 	add.w	r2, r2, #32
200020e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200020ec:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200020f0:	f04f 0300 	mov.w	r3, #0
200020f4:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
200020f6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
200020fa:	e0e5      	b.n	200022c8 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200020fc:	69a3      	ldr	r3, [r4, #24]
200020fe:	f04f 0201 	mov.w	r2, #1
20002102:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
20002104:	f04f 0300 	mov.w	r3, #0
20002108:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
2000210a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000210e:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002112:	2b00      	cmp	r3, #0
20002114:	f000 80d9 	beq.w	200022ca <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002118:	69a3      	ldr	r3, [r4, #24]
2000211a:	615a      	str	r2, [r3, #20]
2000211c:	e0d5      	b.n	200022ca <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
2000211e:	f04f 0301 	mov.w	r3, #1
20002122:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
20002126:	f04f 0304 	mov.w	r3, #4
2000212a:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
2000212c:	f04f 0300 	mov.w	r3, #0
20002130:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
20002132:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20002134:	69a3      	ldr	r3, [r4, #24]
20002136:	695a      	ldr	r2, [r3, #20]
20002138:	b132      	cbz	r2, 20002148 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
2000213a:	f04f 0200 	mov.w	r2, #0
2000213e:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
20002140:	f04f 0301 	mov.w	r3, #1
20002144:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20002148:	f04f 0301 	mov.w	r3, #1
2000214c:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
20002150:	e0bb      	b.n	200022ca <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
20002152:	6d21      	ldr	r1, [r4, #80]	; 0x50
20002154:	b161      	cbz	r1, 20002170 <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20002156:	6da3      	ldr	r3, [r4, #88]	; 0x58
20002158:	6d60      	ldr	r0, [r4, #84]	; 0x54
2000215a:	4283      	cmp	r3, r0
2000215c:	d20d      	bcs.n	2000217a <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
2000215e:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
20002160:	54ca      	strb	r2, [r1, r3]
20002162:	f103 0301 	add.w	r3, r3, #1
20002166:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20002168:	68e3      	ldr	r3, [r4, #12]
2000216a:	eb02 2203 	add.w	r2, r2, r3, lsl #8
2000216e:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
20002170:	6da2      	ldr	r2, [r4, #88]	; 0x58
20002172:	6d63      	ldr	r3, [r4, #84]	; 0x54
20002174:	429a      	cmp	r2, r3
20002176:	f0c0 80a8 	bcc.w	200022ca <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
2000217a:	69a3      	ldr	r3, [r4, #24]
2000217c:	f04f 0200 	mov.w	r2, #0
20002180:	609a      	str	r2, [r3, #8]
20002182:	e0a2      	b.n	200022ca <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20002184:	7a23      	ldrb	r3, [r4, #8]
20002186:	2b04      	cmp	r3, #4
20002188:	d121      	bne.n	200021ce <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
2000218a:	6da2      	ldr	r2, [r4, #88]	; 0x58
2000218c:	6e23      	ldr	r3, [r4, #96]	; 0x60
2000218e:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
20002190:	bf04      	itt	eq
20002192:	68e3      	ldreq	r3, [r4, #12]
20002194:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20002196:	6e63      	ldr	r3, [r4, #100]	; 0x64
20002198:	b1a3      	cbz	r3, 200021c4 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
2000219a:	4620      	mov	r0, r4
2000219c:	6d21      	ldr	r1, [r4, #80]	; 0x50
2000219e:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
200021a2:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
200021a4:	b938      	cbnz	r0, 200021b6 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
200021a6:	4620      	mov	r0, r4
200021a8:	f7ff fdc8 	bl	20001d3c <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200021ac:	69a3      	ldr	r3, [r4, #24]
200021ae:	f04f 0201 	mov.w	r2, #1
200021b2:	609a      	str	r2, [r3, #8]
200021b4:	e011      	b.n	200021da <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
200021b6:	69a2      	ldr	r2, [r4, #24]
200021b8:	f04f 0300 	mov.w	r3, #0
200021bc:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
200021be:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
200021c2:	e00a      	b.n	200021da <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200021c4:	69a3      	ldr	r3, [r4, #24]
200021c6:	f04f 0201 	mov.w	r2, #1
200021ca:	609a      	str	r2, [r3, #8]
200021cc:	e005      	b.n	200021da <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
200021ce:	f04f 0300 	mov.w	r3, #0
200021d2:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
200021d4:	4620      	mov	r0, r4
200021d6:	f7ff fdb1 	bl	20001d3c <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200021da:	f04f 0300 	mov.w	r3, #0
200021de:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200021e2:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200021e6:	b11b      	cbz	r3, 200021f0 <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200021e8:	69a3      	ldr	r3, [r4, #24]
200021ea:	f04f 0201 	mov.w	r2, #1
200021ee:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200021f0:	f04f 0300 	mov.w	r3, #0
200021f4:	7223      	strb	r3, [r4, #8]
            break;
200021f6:	e068      	b.n	200022ca <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
200021f8:	f04f 0300 	mov.w	r3, #0
200021fc:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200021fe:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20002200:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20002204:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20002206:	bf04      	itt	eq
20002208:	2302      	moveq	r3, #2
2000220a:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
2000220e:	4620      	mov	r0, r4
20002210:	f7ff fd94 	bl	20001d3c <enable_slave_if_required>

            break;
20002214:	e059      	b.n	200022ca <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
20002216:	f89d 3007 	ldrb.w	r3, [sp, #7]
2000221a:	2ba8      	cmp	r3, #168	; 0xa8
2000221c:	d113      	bne.n	20002246 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
2000221e:	f04f 0305 	mov.w	r3, #5
20002222:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
20002224:	f04f 0300 	mov.w	r3, #0
20002228:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
2000222a:	f04f 0301 	mov.w	r3, #1
2000222e:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
20002232:	69a3      	ldr	r3, [r4, #24]
20002234:	695a      	ldr	r2, [r3, #20]
20002236:	b132      	cbz	r2, 20002246 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20002238:	f04f 0200 	mov.w	r2, #0
2000223c:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
2000223e:	f04f 0301 	mov.w	r3, #1
20002242:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20002246:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
20002248:	6ca2      	ldr	r2, [r4, #72]	; 0x48
2000224a:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
2000224c:	bf23      	ittte	cs
2000224e:	6963      	ldrcs	r3, [r4, #20]
20002250:	f04f 32ff 	movcs.w	r2, #4294967295
20002254:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20002256:	6962      	ldrcc	r2, [r4, #20]
20002258:	bf3f      	itttt	cc
2000225a:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
2000225c:	5cc9      	ldrbcc	r1, [r1, r3]
2000225e:	7211      	strbcc	r1, [r2, #8]
20002260:	3301      	addcc	r3, #1
20002262:	bf38      	it	cc
20002264:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20002266:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
20002268:	6ca3      	ldr	r3, [r4, #72]	; 0x48
2000226a:	429a      	cmp	r2, r3
2000226c:	d32d      	bcc.n	200022ca <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000226e:	69a2      	ldr	r2, [r4, #24]
20002270:	f04f 0300 	mov.w	r3, #0
20002274:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20002276:	64e3      	str	r3, [r4, #76]	; 0x4c
20002278:	e027      	b.n	200022ca <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
2000227a:	f04f 0300 	mov.w	r3, #0
2000227e:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20002280:	69a2      	ldr	r2, [r4, #24]
20002282:	f04f 0101 	mov.w	r1, #1
20002286:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20002288:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
2000228c:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20002290:	b10b      	cbz	r3, 20002296 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20002292:	69a3      	ldr	r3, [r4, #24]
20002294:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20002296:	f04f 0300 	mov.w	r3, #0
2000229a:	7223      	strb	r3, [r4, #8]
            break;
2000229c:	e015      	b.n	200022ca <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
2000229e:	69a2      	ldr	r2, [r4, #24]
200022a0:	f04f 0300 	mov.w	r3, #0
200022a4:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200022a6:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200022a8:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
200022aa:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
200022ae:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
200022b0:	bf04      	itt	eq
200022b2:	2302      	moveq	r3, #2
200022b4:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200022b8:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200022bc:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200022be:	bf04      	itt	eq
200022c0:	2302      	moveq	r3, #2
200022c2:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
200022c6:	e000      	b.n	200022ca <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
200022c8:	b11d      	cbz	r5, 200022d2 <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
200022ca:	69a3      	ldr	r3, [r4, #24]
200022cc:	f04f 0200 	mov.w	r2, #0
200022d0:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
200022d2:	6963      	ldr	r3, [r4, #20]
200022d4:	791b      	ldrb	r3, [r3, #4]
200022d6:	f88d 3007 	strb.w	r3, [sp, #7]
}
200022da:	b003      	add	sp, #12
200022dc:	bd30      	pop	{r4, r5, pc}
200022de:	bf00      	nop

200022e0 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
200022e0:	4668      	mov	r0, sp
200022e2:	f020 0107 	bic.w	r1, r0, #7
200022e6:	468d      	mov	sp, r1
200022e8:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
200022ea:	f249 5060 	movw	r0, #38240	; 0x9560
200022ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200022f2:	f7ff fd2b 	bl	20001d4c <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200022f6:	f24e 1300 	movw	r3, #57600	; 0xe100
200022fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
200022fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20002302:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
20002306:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000230a:	4685      	mov	sp, r0
2000230c:	4770      	bx	lr
2000230e:	bf00      	nop

20002310 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20002310:	4668      	mov	r0, sp
20002312:	f020 0107 	bic.w	r1, r0, #7
20002316:	468d      	mov	sp, r1
20002318:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
2000231a:	f249 50d4 	movw	r0, #38356	; 0x95d4
2000231e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002322:	f7ff fd13 	bl	20001d4c <mss_i2c_isr>
20002326:	f24e 1300 	movw	r3, #57600	; 0xe100
2000232a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000232e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
20002332:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
20002336:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000233a:	4685      	mov	sp, r0
2000233c:	4770      	bx	lr
2000233e:	bf00      	nop

20002340 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
20002340:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
20002342:	f242 0300 	movw	r3, #8192	; 0x2000
20002346:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000234a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000234c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20002350:	631a      	str	r2, [r3, #48]	; 0x30
20002352:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
20002356:	f648 2048 	movw	r0, #35400	; 0x8a48
2000235a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000235e:	f04f 0c01 	mov.w	ip, #1
20002362:	f24e 1400 	movw	r4, #57600	; 0xe100
20002366:	f2ce 0400 	movt	r4, #57344	; 0xe000
2000236a:	5ac2      	ldrh	r2, [r0, r3]
2000236c:	b211      	sxth	r1, r2
2000236e:	ea4f 1151 	mov.w	r1, r1, lsr #5
20002372:	f002 021f 	and.w	r2, r2, #31
20002376:	fa0c f202 	lsl.w	r2, ip, r2
2000237a:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000237e:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
20002382:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
20002386:	2b40      	cmp	r3, #64	; 0x40
20002388:	d1ef      	bne.n	2000236a <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
2000238a:	f242 0300 	movw	r3, #8192	; 0x2000
2000238e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002392:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002394:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20002398:	631a      	str	r2, [r3, #48]	; 0x30
}
2000239a:	bc10      	pop	{r4}
2000239c:	4770      	bx	lr
2000239e:	bf00      	nop

200023a0 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200023a0:	281f      	cmp	r0, #31
200023a2:	d901      	bls.n	200023a8 <MSS_GPIO_config+0x8>
200023a4:	be00      	bkpt	0x0000
200023a6:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200023a8:	f648 2388 	movw	r3, #35464	; 0x8a88
200023ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023b0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
200023b4:	6019      	str	r1, [r3, #0]
200023b6:	4770      	bx	lr

200023b8 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200023b8:	281f      	cmp	r0, #31
200023ba:	d901      	bls.n	200023c0 <MSS_GPIO_set_output+0x8>
200023bc:	be00      	bkpt	0x0000
200023be:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
200023c0:	f240 0300 	movw	r3, #0
200023c4:	f2c4 2326 	movt	r3, #16934	; 0x4226
200023c8:	f500 6088 	add.w	r0, r0, #1088	; 0x440
200023cc:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
200023d0:	4770      	bx	lr
200023d2:	bf00      	nop

200023d4 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200023d4:	281f      	cmp	r0, #31
200023d6:	d901      	bls.n	200023dc <MSS_GPIO_enable_irq+0x8>
200023d8:	be00      	bkpt	0x0000
200023da:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
200023dc:	f648 2388 	movw	r3, #35464	; 0x8a88
200023e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023e4:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
200023e8:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
200023ea:	f042 0208 	orr.w	r2, r2, #8
200023ee:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
200023f0:	f648 2348 	movw	r3, #35400	; 0x8a48
200023f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023f8:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200023fc:	b21a      	sxth	r2, r3
200023fe:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002402:	f003 031f 	and.w	r3, r3, #31
20002406:	f04f 0101 	mov.w	r1, #1
2000240a:	fa01 f103 	lsl.w	r1, r1, r3
2000240e:	f24e 1300 	movw	r3, #57600	; 0xe100
20002412:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002416:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
2000241a:	4770      	bx	lr

2000241c <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000241c:	281f      	cmp	r0, #31
2000241e:	d901      	bls.n	20002424 <MSS_GPIO_clear_irq+0x8>
20002420:	be00      	bkpt	0x0000
20002422:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20002424:	f04f 0201 	mov.w	r2, #1
20002428:	fa02 f100 	lsl.w	r1, r2, r0
2000242c:	f243 0300 	movw	r3, #12288	; 0x3000
20002430:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002434:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20002438:	f648 2348 	movw	r3, #35400	; 0x8a48
2000243c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002440:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20002444:	b219      	sxth	r1, r3
20002446:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000244a:	f003 031f 	and.w	r3, r3, #31
2000244e:	fa02 f203 	lsl.w	r2, r2, r3
20002452:	f24e 1300 	movw	r3, #57600	; 0xe100
20002456:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000245a:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000245e:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
20002462:	4770      	bx	lr

20002464 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20002464:	4770      	bx	lr
20002466:	bf00      	nop

20002468 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20002468:	b430      	push	{r4, r5}
2000246a:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
2000246c:	f648 3308 	movw	r3, #35592	; 0x8b08
20002470:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002474:	46ec      	mov	ip, sp
20002476:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20002478:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
2000247c:	f242 0300 	movw	r3, #8192	; 0x2000
20002480:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002484:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002486:	f002 020c 	and.w	r2, r2, #12
2000248a:	a904      	add	r1, sp, #16
2000248c:	440a      	add	r2, r1
2000248e:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20002492:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20002494:	f3c2 1201 	ubfx	r2, r2, #4, #2
20002498:	eb01 0282 	add.w	r2, r1, r2, lsl #2
2000249c:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
200024a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
200024a2:	f3c2 1281 	ubfx	r2, r2, #6, #2
200024a6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
200024aa:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
200024ae:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
200024b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
200024b2:	f3c1 2104 	ubfx	r1, r1, #8, #5
200024b6:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
200024ba:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
200024be:	bf18      	it	ne
200024c0:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200024c2:	f240 2330 	movw	r3, #560	; 0x230
200024c6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200024ca:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
200024cc:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
200024d0:	f241 13cf 	movw	r3, #4559	; 0x11cf
200024d4:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
200024d8:	429a      	cmp	r2, r3
200024da:	d105      	bne.n	200024e8 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
200024dc:	f64e 732c 	movw	r3, #61228	; 0xef2c
200024e0:	f2c6 0301 	movt	r3, #24577	; 0x6001
200024e4:	681b      	ldr	r3, [r3, #0]
200024e6:	e028      	b.n	2000253a <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
200024e8:	f640 031c 	movw	r3, #2076	; 0x81c
200024ec:	f2c6 0308 	movt	r3, #24584	; 0x6008
200024f0:	681a      	ldr	r2, [r3, #0]
200024f2:	f244 3341 	movw	r3, #17217	; 0x4341
200024f6:	f6c4 4354 	movt	r3, #19540	; 0x4c54
200024fa:	429a      	cmp	r2, r3
200024fc:	d11e      	bne.n	2000253c <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
200024fe:	f640 0340 	movw	r3, #2112	; 0x840
20002502:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002506:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20002508:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000250c:	f240 3300 	movw	r3, #768	; 0x300
20002510:	f2c0 0301 	movt	r3, #1
20002514:	429a      	cmp	r2, r3
20002516:	d911      	bls.n	2000253c <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20002518:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
2000251c:	d205      	bcs.n	2000252a <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
2000251e:	f241 632c 	movw	r3, #5676	; 0x162c
20002522:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002526:	681b      	ldr	r3, [r3, #0]
20002528:	e007      	b.n	2000253a <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000252a:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
2000252e:	d205      	bcs.n	2000253c <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20002530:	f641 63ac 	movw	r3, #7852	; 0x1eac
20002534:	f2c6 0308 	movt	r3, #24584	; 0x6008
20002538:	681b      	ldr	r3, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
2000253a:	b923      	cbnz	r3, 20002546 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
2000253c:	be00      	bkpt	0x0000
2000253e:	f647 0340 	movw	r3, #30784	; 0x7840
20002542:	f2c0 137d 	movt	r3, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20002546:	f648 52a0 	movw	r2, #36256	; 0x8da0
2000254a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000254e:	6013      	str	r3, [r2, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20002550:	f648 5298 	movw	r2, #36248	; 0x8d98
20002554:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002558:	fbb3 f5f5 	udiv	r5, r3, r5
2000255c:	6015      	str	r5, [r2, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
2000255e:	f648 529c 	movw	r2, #36252	; 0x8d9c
20002562:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002566:	fbb3 f4f4 	udiv	r4, r3, r4
2000256a:	6014      	str	r4, [r2, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000256c:	f648 5290 	movw	r2, #36240	; 0x8d90
20002570:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002574:	fbb3 f0f0 	udiv	r0, r3, r0
20002578:	6010      	str	r0, [r2, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
2000257a:	f648 5294 	movw	r2, #36244	; 0x8d94
2000257e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002582:	fbb3 f1f1 	udiv	r1, r3, r1
20002586:	6011      	str	r1, [r2, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20002588:	f648 52a4 	movw	r2, #36260	; 0x8da4
2000258c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002590:	6013      	str	r3, [r2, #0]
}
20002592:	b004      	add	sp, #16
20002594:	bc30      	pop	{r4, r5}
20002596:	4770      	bx	lr

20002598 <__aeabi_dmul>:
20002598:	b570      	push	{r4, r5, r6, lr}
2000259a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000259e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200025a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200025a6:	bf1d      	ittte	ne
200025a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200025ac:	ea94 0f0c 	teqne	r4, ip
200025b0:	ea95 0f0c 	teqne	r5, ip
200025b4:	f000 f8de 	bleq	20002774 <__aeabi_dmul+0x1dc>
200025b8:	442c      	add	r4, r5
200025ba:	ea81 0603 	eor.w	r6, r1, r3
200025be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
200025c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
200025c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
200025ca:	bf18      	it	ne
200025cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
200025d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200025d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
200025d8:	d038      	beq.n	2000264c <__aeabi_dmul+0xb4>
200025da:	fba0 ce02 	umull	ip, lr, r0, r2
200025de:	f04f 0500 	mov.w	r5, #0
200025e2:	fbe1 e502 	umlal	lr, r5, r1, r2
200025e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
200025ea:	fbe0 e503 	umlal	lr, r5, r0, r3
200025ee:	f04f 0600 	mov.w	r6, #0
200025f2:	fbe1 5603 	umlal	r5, r6, r1, r3
200025f6:	f09c 0f00 	teq	ip, #0
200025fa:	bf18      	it	ne
200025fc:	f04e 0e01 	orrne.w	lr, lr, #1
20002600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20002604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20002608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
2000260c:	d204      	bcs.n	20002618 <__aeabi_dmul+0x80>
2000260e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20002612:	416d      	adcs	r5, r5
20002614:	eb46 0606 	adc.w	r6, r6, r6
20002618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
2000261c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20002620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20002624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20002628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
2000262c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20002630:	bf88      	it	hi
20002632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002636:	d81e      	bhi.n	20002676 <__aeabi_dmul+0xde>
20002638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
2000263c:	bf08      	it	eq
2000263e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20002642:	f150 0000 	adcs.w	r0, r0, #0
20002646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000264a:	bd70      	pop	{r4, r5, r6, pc}
2000264c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20002650:	ea46 0101 	orr.w	r1, r6, r1
20002654:	ea40 0002 	orr.w	r0, r0, r2
20002658:	ea81 0103 	eor.w	r1, r1, r3
2000265c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20002660:	bfc2      	ittt	gt
20002662:	ebd4 050c 	rsbsgt	r5, r4, ip
20002666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
2000266a:	bd70      	popgt	{r4, r5, r6, pc}
2000266c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002670:	f04f 0e00 	mov.w	lr, #0
20002674:	3c01      	subs	r4, #1
20002676:	f300 80ab 	bgt.w	200027d0 <__aeabi_dmul+0x238>
2000267a:	f114 0f36 	cmn.w	r4, #54	; 0x36
2000267e:	bfde      	ittt	le
20002680:	2000      	movle	r0, #0
20002682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20002686:	bd70      	pople	{r4, r5, r6, pc}
20002688:	f1c4 0400 	rsb	r4, r4, #0
2000268c:	3c20      	subs	r4, #32
2000268e:	da35      	bge.n	200026fc <__aeabi_dmul+0x164>
20002690:	340c      	adds	r4, #12
20002692:	dc1b      	bgt.n	200026cc <__aeabi_dmul+0x134>
20002694:	f104 0414 	add.w	r4, r4, #20
20002698:	f1c4 0520 	rsb	r5, r4, #32
2000269c:	fa00 f305 	lsl.w	r3, r0, r5
200026a0:	fa20 f004 	lsr.w	r0, r0, r4
200026a4:	fa01 f205 	lsl.w	r2, r1, r5
200026a8:	ea40 0002 	orr.w	r0, r0, r2
200026ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200026b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200026b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200026b8:	fa21 f604 	lsr.w	r6, r1, r4
200026bc:	eb42 0106 	adc.w	r1, r2, r6
200026c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200026c4:	bf08      	it	eq
200026c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200026ca:	bd70      	pop	{r4, r5, r6, pc}
200026cc:	f1c4 040c 	rsb	r4, r4, #12
200026d0:	f1c4 0520 	rsb	r5, r4, #32
200026d4:	fa00 f304 	lsl.w	r3, r0, r4
200026d8:	fa20 f005 	lsr.w	r0, r0, r5
200026dc:	fa01 f204 	lsl.w	r2, r1, r4
200026e0:	ea40 0002 	orr.w	r0, r0, r2
200026e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200026e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200026ec:	f141 0100 	adc.w	r1, r1, #0
200026f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200026f4:	bf08      	it	eq
200026f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200026fa:	bd70      	pop	{r4, r5, r6, pc}
200026fc:	f1c4 0520 	rsb	r5, r4, #32
20002700:	fa00 f205 	lsl.w	r2, r0, r5
20002704:	ea4e 0e02 	orr.w	lr, lr, r2
20002708:	fa20 f304 	lsr.w	r3, r0, r4
2000270c:	fa01 f205 	lsl.w	r2, r1, r5
20002710:	ea43 0302 	orr.w	r3, r3, r2
20002714:	fa21 f004 	lsr.w	r0, r1, r4
20002718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000271c:	fa21 f204 	lsr.w	r2, r1, r4
20002720:	ea20 0002 	bic.w	r0, r0, r2
20002724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20002728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
2000272c:	bf08      	it	eq
2000272e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20002732:	bd70      	pop	{r4, r5, r6, pc}
20002734:	f094 0f00 	teq	r4, #0
20002738:	d10f      	bne.n	2000275a <__aeabi_dmul+0x1c2>
2000273a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
2000273e:	0040      	lsls	r0, r0, #1
20002740:	eb41 0101 	adc.w	r1, r1, r1
20002744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002748:	bf08      	it	eq
2000274a:	3c01      	subeq	r4, #1
2000274c:	d0f7      	beq.n	2000273e <__aeabi_dmul+0x1a6>
2000274e:	ea41 0106 	orr.w	r1, r1, r6
20002752:	f095 0f00 	teq	r5, #0
20002756:	bf18      	it	ne
20002758:	4770      	bxne	lr
2000275a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
2000275e:	0052      	lsls	r2, r2, #1
20002760:	eb43 0303 	adc.w	r3, r3, r3
20002764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20002768:	bf08      	it	eq
2000276a:	3d01      	subeq	r5, #1
2000276c:	d0f7      	beq.n	2000275e <__aeabi_dmul+0x1c6>
2000276e:	ea43 0306 	orr.w	r3, r3, r6
20002772:	4770      	bx	lr
20002774:	ea94 0f0c 	teq	r4, ip
20002778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000277c:	bf18      	it	ne
2000277e:	ea95 0f0c 	teqne	r5, ip
20002782:	d00c      	beq.n	2000279e <__aeabi_dmul+0x206>
20002784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20002788:	bf18      	it	ne
2000278a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000278e:	d1d1      	bne.n	20002734 <__aeabi_dmul+0x19c>
20002790:	ea81 0103 	eor.w	r1, r1, r3
20002794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20002798:	f04f 0000 	mov.w	r0, #0
2000279c:	bd70      	pop	{r4, r5, r6, pc}
2000279e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200027a2:	bf06      	itte	eq
200027a4:	4610      	moveq	r0, r2
200027a6:	4619      	moveq	r1, r3
200027a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200027ac:	d019      	beq.n	200027e2 <__aeabi_dmul+0x24a>
200027ae:	ea94 0f0c 	teq	r4, ip
200027b2:	d102      	bne.n	200027ba <__aeabi_dmul+0x222>
200027b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200027b8:	d113      	bne.n	200027e2 <__aeabi_dmul+0x24a>
200027ba:	ea95 0f0c 	teq	r5, ip
200027be:	d105      	bne.n	200027cc <__aeabi_dmul+0x234>
200027c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
200027c4:	bf1c      	itt	ne
200027c6:	4610      	movne	r0, r2
200027c8:	4619      	movne	r1, r3
200027ca:	d10a      	bne.n	200027e2 <__aeabi_dmul+0x24a>
200027cc:	ea81 0103 	eor.w	r1, r1, r3
200027d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200027d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200027d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200027dc:	f04f 0000 	mov.w	r0, #0
200027e0:	bd70      	pop	{r4, r5, r6, pc}
200027e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
200027e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
200027ea:	bd70      	pop	{r4, r5, r6, pc}

200027ec <__aeabi_ddiv>:
200027ec:	b570      	push	{r4, r5, r6, lr}
200027ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
200027f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200027f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200027fa:	bf1d      	ittte	ne
200027fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20002800:	ea94 0f0c 	teqne	r4, ip
20002804:	ea95 0f0c 	teqne	r5, ip
20002808:	f000 f8a7 	bleq	2000295a <__aeabi_ddiv+0x16e>
2000280c:	eba4 0405 	sub.w	r4, r4, r5
20002810:	ea81 0e03 	eor.w	lr, r1, r3
20002814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20002818:	ea4f 3101 	mov.w	r1, r1, lsl #12
2000281c:	f000 8088 	beq.w	20002930 <__aeabi_ddiv+0x144>
20002820:	ea4f 3303 	mov.w	r3, r3, lsl #12
20002824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20002828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
2000282c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20002830:	ea4f 2202 	mov.w	r2, r2, lsl #8
20002834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20002838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
2000283c:	ea4f 2600 	mov.w	r6, r0, lsl #8
20002840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20002844:	429d      	cmp	r5, r3
20002846:	bf08      	it	eq
20002848:	4296      	cmpeq	r6, r2
2000284a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
2000284e:	f504 7440 	add.w	r4, r4, #768	; 0x300
20002852:	d202      	bcs.n	2000285a <__aeabi_ddiv+0x6e>
20002854:	085b      	lsrs	r3, r3, #1
20002856:	ea4f 0232 	mov.w	r2, r2, rrx
2000285a:	1ab6      	subs	r6, r6, r2
2000285c:	eb65 0503 	sbc.w	r5, r5, r3
20002860:	085b      	lsrs	r3, r3, #1
20002862:	ea4f 0232 	mov.w	r2, r2, rrx
20002866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
2000286a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
2000286e:	ebb6 0e02 	subs.w	lr, r6, r2
20002872:	eb75 0e03 	sbcs.w	lr, r5, r3
20002876:	bf22      	ittt	cs
20002878:	1ab6      	subcs	r6, r6, r2
2000287a:	4675      	movcs	r5, lr
2000287c:	ea40 000c 	orrcs.w	r0, r0, ip
20002880:	085b      	lsrs	r3, r3, #1
20002882:	ea4f 0232 	mov.w	r2, r2, rrx
20002886:	ebb6 0e02 	subs.w	lr, r6, r2
2000288a:	eb75 0e03 	sbcs.w	lr, r5, r3
2000288e:	bf22      	ittt	cs
20002890:	1ab6      	subcs	r6, r6, r2
20002892:	4675      	movcs	r5, lr
20002894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20002898:	085b      	lsrs	r3, r3, #1
2000289a:	ea4f 0232 	mov.w	r2, r2, rrx
2000289e:	ebb6 0e02 	subs.w	lr, r6, r2
200028a2:	eb75 0e03 	sbcs.w	lr, r5, r3
200028a6:	bf22      	ittt	cs
200028a8:	1ab6      	subcs	r6, r6, r2
200028aa:	4675      	movcs	r5, lr
200028ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200028b0:	085b      	lsrs	r3, r3, #1
200028b2:	ea4f 0232 	mov.w	r2, r2, rrx
200028b6:	ebb6 0e02 	subs.w	lr, r6, r2
200028ba:	eb75 0e03 	sbcs.w	lr, r5, r3
200028be:	bf22      	ittt	cs
200028c0:	1ab6      	subcs	r6, r6, r2
200028c2:	4675      	movcs	r5, lr
200028c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
200028c8:	ea55 0e06 	orrs.w	lr, r5, r6
200028cc:	d018      	beq.n	20002900 <__aeabi_ddiv+0x114>
200028ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
200028d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
200028d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
200028da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200028de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
200028e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200028e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
200028ea:	d1c0      	bne.n	2000286e <__aeabi_ddiv+0x82>
200028ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200028f0:	d10b      	bne.n	2000290a <__aeabi_ddiv+0x11e>
200028f2:	ea41 0100 	orr.w	r1, r1, r0
200028f6:	f04f 0000 	mov.w	r0, #0
200028fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
200028fe:	e7b6      	b.n	2000286e <__aeabi_ddiv+0x82>
20002900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002904:	bf04      	itt	eq
20002906:	4301      	orreq	r1, r0
20002908:	2000      	moveq	r0, #0
2000290a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000290e:	bf88      	it	hi
20002910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002914:	f63f aeaf 	bhi.w	20002676 <__aeabi_dmul+0xde>
20002918:	ebb5 0c03 	subs.w	ip, r5, r3
2000291c:	bf04      	itt	eq
2000291e:	ebb6 0c02 	subseq.w	ip, r6, r2
20002922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002926:	f150 0000 	adcs.w	r0, r0, #0
2000292a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000292e:	bd70      	pop	{r4, r5, r6, pc}
20002930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20002934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20002938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
2000293c:	bfc2      	ittt	gt
2000293e:	ebd4 050c 	rsbsgt	r5, r4, ip
20002942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20002946:	bd70      	popgt	{r4, r5, r6, pc}
20002948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
2000294c:	f04f 0e00 	mov.w	lr, #0
20002950:	3c01      	subs	r4, #1
20002952:	e690      	b.n	20002676 <__aeabi_dmul+0xde>
20002954:	ea45 0e06 	orr.w	lr, r5, r6
20002958:	e68d      	b.n	20002676 <__aeabi_dmul+0xde>
2000295a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000295e:	ea94 0f0c 	teq	r4, ip
20002962:	bf08      	it	eq
20002964:	ea95 0f0c 	teqeq	r5, ip
20002968:	f43f af3b 	beq.w	200027e2 <__aeabi_dmul+0x24a>
2000296c:	ea94 0f0c 	teq	r4, ip
20002970:	d10a      	bne.n	20002988 <__aeabi_ddiv+0x19c>
20002972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002976:	f47f af34 	bne.w	200027e2 <__aeabi_dmul+0x24a>
2000297a:	ea95 0f0c 	teq	r5, ip
2000297e:	f47f af25 	bne.w	200027cc <__aeabi_dmul+0x234>
20002982:	4610      	mov	r0, r2
20002984:	4619      	mov	r1, r3
20002986:	e72c      	b.n	200027e2 <__aeabi_dmul+0x24a>
20002988:	ea95 0f0c 	teq	r5, ip
2000298c:	d106      	bne.n	2000299c <__aeabi_ddiv+0x1b0>
2000298e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20002992:	f43f aefd 	beq.w	20002790 <__aeabi_dmul+0x1f8>
20002996:	4610      	mov	r0, r2
20002998:	4619      	mov	r1, r3
2000299a:	e722      	b.n	200027e2 <__aeabi_dmul+0x24a>
2000299c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200029a0:	bf18      	it	ne
200029a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200029a6:	f47f aec5 	bne.w	20002734 <__aeabi_dmul+0x19c>
200029aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200029ae:	f47f af0d 	bne.w	200027cc <__aeabi_dmul+0x234>
200029b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200029b6:	f47f aeeb 	bne.w	20002790 <__aeabi_dmul+0x1f8>
200029ba:	e712      	b.n	200027e2 <__aeabi_dmul+0x24a>

200029bc <__aeabi_d2uiz>:
200029bc:	004a      	lsls	r2, r1, #1
200029be:	d211      	bcs.n	200029e4 <__aeabi_d2uiz+0x28>
200029c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200029c4:	d211      	bcs.n	200029ea <__aeabi_d2uiz+0x2e>
200029c6:	d50d      	bpl.n	200029e4 <__aeabi_d2uiz+0x28>
200029c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200029cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200029d0:	d40e      	bmi.n	200029f0 <__aeabi_d2uiz+0x34>
200029d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200029d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200029da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200029de:	fa23 f002 	lsr.w	r0, r3, r2
200029e2:	4770      	bx	lr
200029e4:	f04f 0000 	mov.w	r0, #0
200029e8:	4770      	bx	lr
200029ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200029ee:	d102      	bne.n	200029f6 <__aeabi_d2uiz+0x3a>
200029f0:	f04f 30ff 	mov.w	r0, #4294967295
200029f4:	4770      	bx	lr
200029f6:	f04f 0000 	mov.w	r0, #0
200029fa:	4770      	bx	lr

200029fc <__libc_init_array>:
200029fc:	b570      	push	{r4, r5, r6, lr}
200029fe:	f648 5678 	movw	r6, #36216	; 0x8d78
20002a02:	f648 5578 	movw	r5, #36216	; 0x8d78
20002a06:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002a0a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002a0e:	1b76      	subs	r6, r6, r5
20002a10:	10b6      	asrs	r6, r6, #2
20002a12:	d006      	beq.n	20002a22 <__libc_init_array+0x26>
20002a14:	2400      	movs	r4, #0
20002a16:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002a1a:	3401      	adds	r4, #1
20002a1c:	4798      	blx	r3
20002a1e:	42a6      	cmp	r6, r4
20002a20:	d8f9      	bhi.n	20002a16 <__libc_init_array+0x1a>
20002a22:	f648 5578 	movw	r5, #36216	; 0x8d78
20002a26:	f648 567c 	movw	r6, #36220	; 0x8d7c
20002a2a:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002a2e:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002a32:	1b76      	subs	r6, r6, r5
20002a34:	f006 f994 	bl	20008d60 <_init>
20002a38:	10b6      	asrs	r6, r6, #2
20002a3a:	d006      	beq.n	20002a4a <__libc_init_array+0x4e>
20002a3c:	2400      	movs	r4, #0
20002a3e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002a42:	3401      	adds	r4, #1
20002a44:	4798      	blx	r3
20002a46:	42a6      	cmp	r6, r4
20002a48:	d8f9      	bhi.n	20002a3e <__libc_init_array+0x42>
20002a4a:	bd70      	pop	{r4, r5, r6, pc}

20002a4c <memcpy>:
20002a4c:	2a03      	cmp	r2, #3
20002a4e:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002a52:	d80b      	bhi.n	20002a6c <memcpy+0x20>
20002a54:	b13a      	cbz	r2, 20002a66 <memcpy+0x1a>
20002a56:	2300      	movs	r3, #0
20002a58:	f811 c003 	ldrb.w	ip, [r1, r3]
20002a5c:	f800 c003 	strb.w	ip, [r0, r3]
20002a60:	3301      	adds	r3, #1
20002a62:	4293      	cmp	r3, r2
20002a64:	d1f8      	bne.n	20002a58 <memcpy+0xc>
20002a66:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002a6a:	4770      	bx	lr
20002a6c:	1882      	adds	r2, r0, r2
20002a6e:	460c      	mov	r4, r1
20002a70:	4603      	mov	r3, r0
20002a72:	e003      	b.n	20002a7c <memcpy+0x30>
20002a74:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20002a78:	f803 1c01 	strb.w	r1, [r3, #-1]
20002a7c:	f003 0603 	and.w	r6, r3, #3
20002a80:	4619      	mov	r1, r3
20002a82:	46a4      	mov	ip, r4
20002a84:	3301      	adds	r3, #1
20002a86:	3401      	adds	r4, #1
20002a88:	2e00      	cmp	r6, #0
20002a8a:	d1f3      	bne.n	20002a74 <memcpy+0x28>
20002a8c:	f01c 0403 	ands.w	r4, ip, #3
20002a90:	4663      	mov	r3, ip
20002a92:	bf08      	it	eq
20002a94:	ebc1 0c02 	rsbeq	ip, r1, r2
20002a98:	d068      	beq.n	20002b6c <memcpy+0x120>
20002a9a:	4265      	negs	r5, r4
20002a9c:	f1c4 0a04 	rsb	sl, r4, #4
20002aa0:	eb0c 0705 	add.w	r7, ip, r5
20002aa4:	4633      	mov	r3, r6
20002aa6:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20002aaa:	f85c 6005 	ldr.w	r6, [ip, r5]
20002aae:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20002ab2:	1a55      	subs	r5, r2, r1
20002ab4:	e008      	b.n	20002ac8 <memcpy+0x7c>
20002ab6:	f857 4f04 	ldr.w	r4, [r7, #4]!
20002aba:	4626      	mov	r6, r4
20002abc:	fa04 f40a 	lsl.w	r4, r4, sl
20002ac0:	ea49 0404 	orr.w	r4, r9, r4
20002ac4:	50cc      	str	r4, [r1, r3]
20002ac6:	3304      	adds	r3, #4
20002ac8:	185c      	adds	r4, r3, r1
20002aca:	2d03      	cmp	r5, #3
20002acc:	fa26 f908 	lsr.w	r9, r6, r8
20002ad0:	f1a5 0504 	sub.w	r5, r5, #4
20002ad4:	eb0c 0603 	add.w	r6, ip, r3
20002ad8:	dced      	bgt.n	20002ab6 <memcpy+0x6a>
20002ada:	2300      	movs	r3, #0
20002adc:	e002      	b.n	20002ae4 <memcpy+0x98>
20002ade:	5cf1      	ldrb	r1, [r6, r3]
20002ae0:	54e1      	strb	r1, [r4, r3]
20002ae2:	3301      	adds	r3, #1
20002ae4:	1919      	adds	r1, r3, r4
20002ae6:	4291      	cmp	r1, r2
20002ae8:	d3f9      	bcc.n	20002ade <memcpy+0x92>
20002aea:	e7bc      	b.n	20002a66 <memcpy+0x1a>
20002aec:	f853 4c40 	ldr.w	r4, [r3, #-64]
20002af0:	f841 4c40 	str.w	r4, [r1, #-64]
20002af4:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20002af8:	f841 4c3c 	str.w	r4, [r1, #-60]
20002afc:	f853 4c38 	ldr.w	r4, [r3, #-56]
20002b00:	f841 4c38 	str.w	r4, [r1, #-56]
20002b04:	f853 4c34 	ldr.w	r4, [r3, #-52]
20002b08:	f841 4c34 	str.w	r4, [r1, #-52]
20002b0c:	f853 4c30 	ldr.w	r4, [r3, #-48]
20002b10:	f841 4c30 	str.w	r4, [r1, #-48]
20002b14:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20002b18:	f841 4c2c 	str.w	r4, [r1, #-44]
20002b1c:	f853 4c28 	ldr.w	r4, [r3, #-40]
20002b20:	f841 4c28 	str.w	r4, [r1, #-40]
20002b24:	f853 4c24 	ldr.w	r4, [r3, #-36]
20002b28:	f841 4c24 	str.w	r4, [r1, #-36]
20002b2c:	f853 4c20 	ldr.w	r4, [r3, #-32]
20002b30:	f841 4c20 	str.w	r4, [r1, #-32]
20002b34:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20002b38:	f841 4c1c 	str.w	r4, [r1, #-28]
20002b3c:	f853 4c18 	ldr.w	r4, [r3, #-24]
20002b40:	f841 4c18 	str.w	r4, [r1, #-24]
20002b44:	f853 4c14 	ldr.w	r4, [r3, #-20]
20002b48:	f841 4c14 	str.w	r4, [r1, #-20]
20002b4c:	f853 4c10 	ldr.w	r4, [r3, #-16]
20002b50:	f841 4c10 	str.w	r4, [r1, #-16]
20002b54:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002b58:	f841 4c0c 	str.w	r4, [r1, #-12]
20002b5c:	f853 4c08 	ldr.w	r4, [r3, #-8]
20002b60:	f841 4c08 	str.w	r4, [r1, #-8]
20002b64:	f853 4c04 	ldr.w	r4, [r3, #-4]
20002b68:	f841 4c04 	str.w	r4, [r1, #-4]
20002b6c:	461c      	mov	r4, r3
20002b6e:	460d      	mov	r5, r1
20002b70:	3340      	adds	r3, #64	; 0x40
20002b72:	3140      	adds	r1, #64	; 0x40
20002b74:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20002b78:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20002b7c:	dcb6      	bgt.n	20002aec <memcpy+0xa0>
20002b7e:	4621      	mov	r1, r4
20002b80:	462b      	mov	r3, r5
20002b82:	1b54      	subs	r4, r2, r5
20002b84:	e00f      	b.n	20002ba6 <memcpy+0x15a>
20002b86:	f851 5c10 	ldr.w	r5, [r1, #-16]
20002b8a:	f843 5c10 	str.w	r5, [r3, #-16]
20002b8e:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20002b92:	f843 5c0c 	str.w	r5, [r3, #-12]
20002b96:	f851 5c08 	ldr.w	r5, [r1, #-8]
20002b9a:	f843 5c08 	str.w	r5, [r3, #-8]
20002b9e:	f851 5c04 	ldr.w	r5, [r1, #-4]
20002ba2:	f843 5c04 	str.w	r5, [r3, #-4]
20002ba6:	2c0f      	cmp	r4, #15
20002ba8:	460d      	mov	r5, r1
20002baa:	469c      	mov	ip, r3
20002bac:	f101 0110 	add.w	r1, r1, #16
20002bb0:	f103 0310 	add.w	r3, r3, #16
20002bb4:	f1a4 0410 	sub.w	r4, r4, #16
20002bb8:	dce5      	bgt.n	20002b86 <memcpy+0x13a>
20002bba:	ebcc 0102 	rsb	r1, ip, r2
20002bbe:	2300      	movs	r3, #0
20002bc0:	e003      	b.n	20002bca <memcpy+0x17e>
20002bc2:	58ec      	ldr	r4, [r5, r3]
20002bc4:	f84c 4003 	str.w	r4, [ip, r3]
20002bc8:	3304      	adds	r3, #4
20002bca:	195e      	adds	r6, r3, r5
20002bcc:	2903      	cmp	r1, #3
20002bce:	eb03 040c 	add.w	r4, r3, ip
20002bd2:	f1a1 0104 	sub.w	r1, r1, #4
20002bd6:	dcf4      	bgt.n	20002bc2 <memcpy+0x176>
20002bd8:	e77f      	b.n	20002ada <memcpy+0x8e>
20002bda:	bf00      	nop

20002bdc <memset>:
20002bdc:	2a03      	cmp	r2, #3
20002bde:	b2c9      	uxtb	r1, r1
20002be0:	b430      	push	{r4, r5}
20002be2:	d807      	bhi.n	20002bf4 <memset+0x18>
20002be4:	b122      	cbz	r2, 20002bf0 <memset+0x14>
20002be6:	2300      	movs	r3, #0
20002be8:	54c1      	strb	r1, [r0, r3]
20002bea:	3301      	adds	r3, #1
20002bec:	4293      	cmp	r3, r2
20002bee:	d1fb      	bne.n	20002be8 <memset+0xc>
20002bf0:	bc30      	pop	{r4, r5}
20002bf2:	4770      	bx	lr
20002bf4:	eb00 0c02 	add.w	ip, r0, r2
20002bf8:	4603      	mov	r3, r0
20002bfa:	e001      	b.n	20002c00 <memset+0x24>
20002bfc:	f803 1c01 	strb.w	r1, [r3, #-1]
20002c00:	f003 0403 	and.w	r4, r3, #3
20002c04:	461a      	mov	r2, r3
20002c06:	3301      	adds	r3, #1
20002c08:	2c00      	cmp	r4, #0
20002c0a:	d1f7      	bne.n	20002bfc <memset+0x20>
20002c0c:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20002c10:	ebc2 040c 	rsb	r4, r2, ip
20002c14:	fb03 f301 	mul.w	r3, r3, r1
20002c18:	e01f      	b.n	20002c5a <memset+0x7e>
20002c1a:	f842 3c40 	str.w	r3, [r2, #-64]
20002c1e:	f842 3c3c 	str.w	r3, [r2, #-60]
20002c22:	f842 3c38 	str.w	r3, [r2, #-56]
20002c26:	f842 3c34 	str.w	r3, [r2, #-52]
20002c2a:	f842 3c30 	str.w	r3, [r2, #-48]
20002c2e:	f842 3c2c 	str.w	r3, [r2, #-44]
20002c32:	f842 3c28 	str.w	r3, [r2, #-40]
20002c36:	f842 3c24 	str.w	r3, [r2, #-36]
20002c3a:	f842 3c20 	str.w	r3, [r2, #-32]
20002c3e:	f842 3c1c 	str.w	r3, [r2, #-28]
20002c42:	f842 3c18 	str.w	r3, [r2, #-24]
20002c46:	f842 3c14 	str.w	r3, [r2, #-20]
20002c4a:	f842 3c10 	str.w	r3, [r2, #-16]
20002c4e:	f842 3c0c 	str.w	r3, [r2, #-12]
20002c52:	f842 3c08 	str.w	r3, [r2, #-8]
20002c56:	f842 3c04 	str.w	r3, [r2, #-4]
20002c5a:	4615      	mov	r5, r2
20002c5c:	3240      	adds	r2, #64	; 0x40
20002c5e:	2c3f      	cmp	r4, #63	; 0x3f
20002c60:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002c64:	dcd9      	bgt.n	20002c1a <memset+0x3e>
20002c66:	462a      	mov	r2, r5
20002c68:	ebc5 040c 	rsb	r4, r5, ip
20002c6c:	e007      	b.n	20002c7e <memset+0xa2>
20002c6e:	f842 3c10 	str.w	r3, [r2, #-16]
20002c72:	f842 3c0c 	str.w	r3, [r2, #-12]
20002c76:	f842 3c08 	str.w	r3, [r2, #-8]
20002c7a:	f842 3c04 	str.w	r3, [r2, #-4]
20002c7e:	4615      	mov	r5, r2
20002c80:	3210      	adds	r2, #16
20002c82:	2c0f      	cmp	r4, #15
20002c84:	f1a4 0410 	sub.w	r4, r4, #16
20002c88:	dcf1      	bgt.n	20002c6e <memset+0x92>
20002c8a:	462a      	mov	r2, r5
20002c8c:	ebc5 050c 	rsb	r5, r5, ip
20002c90:	e001      	b.n	20002c96 <memset+0xba>
20002c92:	f842 3c04 	str.w	r3, [r2, #-4]
20002c96:	4614      	mov	r4, r2
20002c98:	3204      	adds	r2, #4
20002c9a:	2d03      	cmp	r5, #3
20002c9c:	f1a5 0504 	sub.w	r5, r5, #4
20002ca0:	dcf7      	bgt.n	20002c92 <memset+0xb6>
20002ca2:	e001      	b.n	20002ca8 <memset+0xcc>
20002ca4:	f804 1b01 	strb.w	r1, [r4], #1
20002ca8:	4564      	cmp	r4, ip
20002caa:	d3fb      	bcc.n	20002ca4 <memset+0xc8>
20002cac:	e7a0      	b.n	20002bf0 <memset+0x14>
20002cae:	bf00      	nop

20002cb0 <printf>:
20002cb0:	b40f      	push	{r0, r1, r2, r3}
20002cb2:	f648 53a8 	movw	r3, #36264	; 0x8da8
20002cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cba:	b510      	push	{r4, lr}
20002cbc:	681c      	ldr	r4, [r3, #0]
20002cbe:	b082      	sub	sp, #8
20002cc0:	b124      	cbz	r4, 20002ccc <printf+0x1c>
20002cc2:	69a3      	ldr	r3, [r4, #24]
20002cc4:	b913      	cbnz	r3, 20002ccc <printf+0x1c>
20002cc6:	4620      	mov	r0, r4
20002cc8:	f002 ff06 	bl	20005ad8 <__sinit>
20002ccc:	4620      	mov	r0, r4
20002cce:	ac05      	add	r4, sp, #20
20002cd0:	9a04      	ldr	r2, [sp, #16]
20002cd2:	4623      	mov	r3, r4
20002cd4:	6881      	ldr	r1, [r0, #8]
20002cd6:	9401      	str	r4, [sp, #4]
20002cd8:	f000 f89e 	bl	20002e18 <_vfprintf_r>
20002cdc:	b002      	add	sp, #8
20002cde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002ce2:	b004      	add	sp, #16
20002ce4:	4770      	bx	lr
20002ce6:	bf00      	nop

20002ce8 <_printf_r>:
20002ce8:	b40e      	push	{r1, r2, r3}
20002cea:	b510      	push	{r4, lr}
20002cec:	4604      	mov	r4, r0
20002cee:	b083      	sub	sp, #12
20002cf0:	b118      	cbz	r0, 20002cfa <_printf_r+0x12>
20002cf2:	6983      	ldr	r3, [r0, #24]
20002cf4:	b90b      	cbnz	r3, 20002cfa <_printf_r+0x12>
20002cf6:	f002 feef 	bl	20005ad8 <__sinit>
20002cfa:	4620      	mov	r0, r4
20002cfc:	ac06      	add	r4, sp, #24
20002cfe:	9a05      	ldr	r2, [sp, #20]
20002d00:	4623      	mov	r3, r4
20002d02:	6881      	ldr	r1, [r0, #8]
20002d04:	9401      	str	r4, [sp, #4]
20002d06:	f000 f887 	bl	20002e18 <_vfprintf_r>
20002d0a:	b003      	add	sp, #12
20002d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
20002d10:	b003      	add	sp, #12
20002d12:	4770      	bx	lr

20002d14 <_puts_r>:
20002d14:	b530      	push	{r4, r5, lr}
20002d16:	4604      	mov	r4, r0
20002d18:	b089      	sub	sp, #36	; 0x24
20002d1a:	4608      	mov	r0, r1
20002d1c:	460d      	mov	r5, r1
20002d1e:	f000 f83d 	bl	20002d9c <strlen>
20002d22:	f648 2344 	movw	r3, #35396	; 0x8a44
20002d26:	9501      	str	r5, [sp, #4]
20002d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d2c:	9303      	str	r3, [sp, #12]
20002d2e:	9002      	str	r0, [sp, #8]
20002d30:	1c43      	adds	r3, r0, #1
20002d32:	9307      	str	r3, [sp, #28]
20002d34:	2301      	movs	r3, #1
20002d36:	9304      	str	r3, [sp, #16]
20002d38:	ab01      	add	r3, sp, #4
20002d3a:	9305      	str	r3, [sp, #20]
20002d3c:	2302      	movs	r3, #2
20002d3e:	9306      	str	r3, [sp, #24]
20002d40:	b10c      	cbz	r4, 20002d46 <_puts_r+0x32>
20002d42:	69a3      	ldr	r3, [r4, #24]
20002d44:	b1eb      	cbz	r3, 20002d82 <_puts_r+0x6e>
20002d46:	f648 53a8 	movw	r3, #36264	; 0x8da8
20002d4a:	4620      	mov	r0, r4
20002d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d50:	681b      	ldr	r3, [r3, #0]
20002d52:	689b      	ldr	r3, [r3, #8]
20002d54:	899a      	ldrh	r2, [r3, #12]
20002d56:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20002d5a:	bf01      	itttt	eq
20002d5c:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20002d60:	819a      	strheq	r2, [r3, #12]
20002d62:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20002d64:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20002d68:	68a1      	ldr	r1, [r4, #8]
20002d6a:	bf08      	it	eq
20002d6c:	665a      	streq	r2, [r3, #100]	; 0x64
20002d6e:	aa05      	add	r2, sp, #20
20002d70:	f003 f816 	bl	20005da0 <__sfvwrite_r>
20002d74:	2800      	cmp	r0, #0
20002d76:	bf14      	ite	ne
20002d78:	f04f 30ff 	movne.w	r0, #4294967295
20002d7c:	200a      	moveq	r0, #10
20002d7e:	b009      	add	sp, #36	; 0x24
20002d80:	bd30      	pop	{r4, r5, pc}
20002d82:	4620      	mov	r0, r4
20002d84:	f002 fea8 	bl	20005ad8 <__sinit>
20002d88:	e7dd      	b.n	20002d46 <_puts_r+0x32>
20002d8a:	bf00      	nop

20002d8c <puts>:
20002d8c:	f648 53a8 	movw	r3, #36264	; 0x8da8
20002d90:	4601      	mov	r1, r0
20002d92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d96:	6818      	ldr	r0, [r3, #0]
20002d98:	e7bc      	b.n	20002d14 <_puts_r>
20002d9a:	bf00      	nop

20002d9c <strlen>:
20002d9c:	f020 0103 	bic.w	r1, r0, #3
20002da0:	f010 0003 	ands.w	r0, r0, #3
20002da4:	f1c0 0000 	rsb	r0, r0, #0
20002da8:	f851 3b04 	ldr.w	r3, [r1], #4
20002dac:	f100 0c04 	add.w	ip, r0, #4
20002db0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20002db4:	f06f 0200 	mvn.w	r2, #0
20002db8:	bf1c      	itt	ne
20002dba:	fa22 f20c 	lsrne.w	r2, r2, ip
20002dbe:	4313      	orrne	r3, r2
20002dc0:	f04f 0c01 	mov.w	ip, #1
20002dc4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20002dc8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20002dcc:	eba3 020c 	sub.w	r2, r3, ip
20002dd0:	ea22 0203 	bic.w	r2, r2, r3
20002dd4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20002dd8:	bf04      	itt	eq
20002dda:	f851 3b04 	ldreq.w	r3, [r1], #4
20002dde:	3004      	addeq	r0, #4
20002de0:	d0f4      	beq.n	20002dcc <strlen+0x30>
20002de2:	f013 0fff 	tst.w	r3, #255	; 0xff
20002de6:	bf1f      	itttt	ne
20002de8:	3001      	addne	r0, #1
20002dea:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20002dee:	3001      	addne	r0, #1
20002df0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20002df4:	bf18      	it	ne
20002df6:	3001      	addne	r0, #1
20002df8:	4770      	bx	lr
20002dfa:	bf00      	nop

20002dfc <__sprint_r>:
20002dfc:	6893      	ldr	r3, [r2, #8]
20002dfe:	b510      	push	{r4, lr}
20002e00:	4614      	mov	r4, r2
20002e02:	b913      	cbnz	r3, 20002e0a <__sprint_r+0xe>
20002e04:	6053      	str	r3, [r2, #4]
20002e06:	4618      	mov	r0, r3
20002e08:	bd10      	pop	{r4, pc}
20002e0a:	f002 ffc9 	bl	20005da0 <__sfvwrite_r>
20002e0e:	2300      	movs	r3, #0
20002e10:	6063      	str	r3, [r4, #4]
20002e12:	60a3      	str	r3, [r4, #8]
20002e14:	bd10      	pop	{r4, pc}
20002e16:	bf00      	nop

20002e18 <_vfprintf_r>:
20002e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002e1c:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002e20:	b083      	sub	sp, #12
20002e22:	460e      	mov	r6, r1
20002e24:	4615      	mov	r5, r2
20002e26:	469a      	mov	sl, r3
20002e28:	4681      	mov	r9, r0
20002e2a:	f003 f9a9 	bl	20006180 <_localeconv_r>
20002e2e:	6800      	ldr	r0, [r0, #0]
20002e30:	901d      	str	r0, [sp, #116]	; 0x74
20002e32:	f1b9 0f00 	cmp.w	r9, #0
20002e36:	d004      	beq.n	20002e42 <_vfprintf_r+0x2a>
20002e38:	f8d9 3018 	ldr.w	r3, [r9, #24]
20002e3c:	2b00      	cmp	r3, #0
20002e3e:	f000 815a 	beq.w	200030f6 <_vfprintf_r+0x2de>
20002e42:	f648 3394 	movw	r3, #35732	; 0x8b94
20002e46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e4a:	429e      	cmp	r6, r3
20002e4c:	bf08      	it	eq
20002e4e:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20002e52:	d010      	beq.n	20002e76 <_vfprintf_r+0x5e>
20002e54:	f648 33b4 	movw	r3, #35764	; 0x8bb4
20002e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e5c:	429e      	cmp	r6, r3
20002e5e:	bf08      	it	eq
20002e60:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20002e64:	d007      	beq.n	20002e76 <_vfprintf_r+0x5e>
20002e66:	f648 33d4 	movw	r3, #35796	; 0x8bd4
20002e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e6e:	429e      	cmp	r6, r3
20002e70:	bf08      	it	eq
20002e72:	f8d9 600c 	ldreq.w	r6, [r9, #12]
20002e76:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20002e7a:	fa1f f38c 	uxth.w	r3, ip
20002e7e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20002e82:	d109      	bne.n	20002e98 <_vfprintf_r+0x80>
20002e84:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
20002e88:	6e72      	ldr	r2, [r6, #100]	; 0x64
20002e8a:	f8a6 c00c 	strh.w	ip, [r6, #12]
20002e8e:	fa1f f38c 	uxth.w	r3, ip
20002e92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
20002e96:	6672      	str	r2, [r6, #100]	; 0x64
20002e98:	f013 0f08 	tst.w	r3, #8
20002e9c:	f001 8301 	beq.w	200044a2 <_vfprintf_r+0x168a>
20002ea0:	6932      	ldr	r2, [r6, #16]
20002ea2:	2a00      	cmp	r2, #0
20002ea4:	f001 82fd 	beq.w	200044a2 <_vfprintf_r+0x168a>
20002ea8:	f003 031a 	and.w	r3, r3, #26
20002eac:	2b0a      	cmp	r3, #10
20002eae:	f000 80e0 	beq.w	20003072 <_vfprintf_r+0x25a>
20002eb2:	2200      	movs	r2, #0
20002eb4:	9212      	str	r2, [sp, #72]	; 0x48
20002eb6:	921a      	str	r2, [sp, #104]	; 0x68
20002eb8:	2300      	movs	r3, #0
20002eba:	921c      	str	r2, [sp, #112]	; 0x70
20002ebc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002ec0:	9211      	str	r2, [sp, #68]	; 0x44
20002ec2:	3404      	adds	r4, #4
20002ec4:	9219      	str	r2, [sp, #100]	; 0x64
20002ec6:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002eca:	931b      	str	r3, [sp, #108]	; 0x6c
20002ecc:	3204      	adds	r2, #4
20002ece:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20002ed2:	3228      	adds	r2, #40	; 0x28
20002ed4:	3303      	adds	r3, #3
20002ed6:	9218      	str	r2, [sp, #96]	; 0x60
20002ed8:	9307      	str	r3, [sp, #28]
20002eda:	2300      	movs	r3, #0
20002edc:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20002ee0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002ee4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002ee8:	782b      	ldrb	r3, [r5, #0]
20002eea:	1e1a      	subs	r2, r3, #0
20002eec:	bf18      	it	ne
20002eee:	2201      	movne	r2, #1
20002ef0:	2b25      	cmp	r3, #37	; 0x25
20002ef2:	bf0c      	ite	eq
20002ef4:	2200      	moveq	r2, #0
20002ef6:	f002 0201 	andne.w	r2, r2, #1
20002efa:	b332      	cbz	r2, 20002f4a <_vfprintf_r+0x132>
20002efc:	462f      	mov	r7, r5
20002efe:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002f02:	1e1a      	subs	r2, r3, #0
20002f04:	bf18      	it	ne
20002f06:	2201      	movne	r2, #1
20002f08:	2b25      	cmp	r3, #37	; 0x25
20002f0a:	bf0c      	ite	eq
20002f0c:	2200      	moveq	r2, #0
20002f0e:	f002 0201 	andne.w	r2, r2, #1
20002f12:	2a00      	cmp	r2, #0
20002f14:	d1f3      	bne.n	20002efe <_vfprintf_r+0xe6>
20002f16:	ebb7 0805 	subs.w	r8, r7, r5
20002f1a:	bf08      	it	eq
20002f1c:	463d      	moveq	r5, r7
20002f1e:	d014      	beq.n	20002f4a <_vfprintf_r+0x132>
20002f20:	f8c4 8004 	str.w	r8, [r4, #4]
20002f24:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002f28:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002f2c:	3301      	adds	r3, #1
20002f2e:	6025      	str	r5, [r4, #0]
20002f30:	2b07      	cmp	r3, #7
20002f32:	4442      	add	r2, r8
20002f34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002f38:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002f3c:	dc78      	bgt.n	20003030 <_vfprintf_r+0x218>
20002f3e:	3408      	adds	r4, #8
20002f40:	9811      	ldr	r0, [sp, #68]	; 0x44
20002f42:	463d      	mov	r5, r7
20002f44:	4440      	add	r0, r8
20002f46:	9011      	str	r0, [sp, #68]	; 0x44
20002f48:	783b      	ldrb	r3, [r7, #0]
20002f4a:	2b00      	cmp	r3, #0
20002f4c:	d07c      	beq.n	20003048 <_vfprintf_r+0x230>
20002f4e:	1c6b      	adds	r3, r5, #1
20002f50:	f04f 37ff 	mov.w	r7, #4294967295
20002f54:	202b      	movs	r0, #43	; 0x2b
20002f56:	f04f 0c20 	mov.w	ip, #32
20002f5a:	2100      	movs	r1, #0
20002f5c:	f04f 0200 	mov.w	r2, #0
20002f60:	910f      	str	r1, [sp, #60]	; 0x3c
20002f62:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20002f66:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
20002f6a:	786a      	ldrb	r2, [r5, #1]
20002f6c:	910a      	str	r1, [sp, #40]	; 0x28
20002f6e:	1c5d      	adds	r5, r3, #1
20002f70:	f1a2 0320 	sub.w	r3, r2, #32
20002f74:	2b58      	cmp	r3, #88	; 0x58
20002f76:	f200 8286 	bhi.w	20003486 <_vfprintf_r+0x66e>
20002f7a:	e8df f013 	tbh	[pc, r3, lsl #1]
20002f7e:	0298      	.short	0x0298
20002f80:	02840284 	.word	0x02840284
20002f84:	028402a4 	.word	0x028402a4
20002f88:	02840284 	.word	0x02840284
20002f8c:	02840284 	.word	0x02840284
20002f90:	02ad0284 	.word	0x02ad0284
20002f94:	028402ba 	.word	0x028402ba
20002f98:	02ca02c1 	.word	0x02ca02c1
20002f9c:	02e70284 	.word	0x02e70284
20002fa0:	02f002f0 	.word	0x02f002f0
20002fa4:	02f002f0 	.word	0x02f002f0
20002fa8:	02f002f0 	.word	0x02f002f0
20002fac:	02f002f0 	.word	0x02f002f0
20002fb0:	028402f0 	.word	0x028402f0
20002fb4:	02840284 	.word	0x02840284
20002fb8:	02840284 	.word	0x02840284
20002fbc:	02840284 	.word	0x02840284
20002fc0:	02840284 	.word	0x02840284
20002fc4:	03040284 	.word	0x03040284
20002fc8:	02840326 	.word	0x02840326
20002fcc:	02840326 	.word	0x02840326
20002fd0:	02840284 	.word	0x02840284
20002fd4:	036a0284 	.word	0x036a0284
20002fd8:	02840284 	.word	0x02840284
20002fdc:	02840481 	.word	0x02840481
20002fe0:	02840284 	.word	0x02840284
20002fe4:	02840284 	.word	0x02840284
20002fe8:	02840414 	.word	0x02840414
20002fec:	042f0284 	.word	0x042f0284
20002ff0:	02840284 	.word	0x02840284
20002ff4:	02840284 	.word	0x02840284
20002ff8:	02840284 	.word	0x02840284
20002ffc:	02840284 	.word	0x02840284
20003000:	02840284 	.word	0x02840284
20003004:	0465044f 	.word	0x0465044f
20003008:	03260326 	.word	0x03260326
2000300c:	03730326 	.word	0x03730326
20003010:	02840465 	.word	0x02840465
20003014:	03790284 	.word	0x03790284
20003018:	03850284 	.word	0x03850284
2000301c:	03ad0396 	.word	0x03ad0396
20003020:	0284040a 	.word	0x0284040a
20003024:	028403cc 	.word	0x028403cc
20003028:	028403f4 	.word	0x028403f4
2000302c:	00c00284 	.word	0x00c00284
20003030:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003034:	4648      	mov	r0, r9
20003036:	4631      	mov	r1, r6
20003038:	320c      	adds	r2, #12
2000303a:	f7ff fedf 	bl	20002dfc <__sprint_r>
2000303e:	b958      	cbnz	r0, 20003058 <_vfprintf_r+0x240>
20003040:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003044:	3404      	adds	r4, #4
20003046:	e77b      	b.n	20002f40 <_vfprintf_r+0x128>
20003048:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000304c:	2b00      	cmp	r3, #0
2000304e:	f041 8192 	bne.w	20004376 <_vfprintf_r+0x155e>
20003052:	2300      	movs	r3, #0
20003054:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003058:	89b3      	ldrh	r3, [r6, #12]
2000305a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000305e:	d002      	beq.n	20003066 <_vfprintf_r+0x24e>
20003060:	f04f 30ff 	mov.w	r0, #4294967295
20003064:	9011      	str	r0, [sp, #68]	; 0x44
20003066:	9811      	ldr	r0, [sp, #68]	; 0x44
20003068:	b05f      	add	sp, #380	; 0x17c
2000306a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
2000306e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003072:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
20003076:	2b00      	cmp	r3, #0
20003078:	f6ff af1b 	blt.w	20002eb2 <_vfprintf_r+0x9a>
2000307c:	6a37      	ldr	r7, [r6, #32]
2000307e:	f02c 0c02 	bic.w	ip, ip, #2
20003082:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
20003086:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
2000308a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
2000308e:	340c      	adds	r4, #12
20003090:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20003094:	462a      	mov	r2, r5
20003096:	4653      	mov	r3, sl
20003098:	4648      	mov	r0, r9
2000309a:	4621      	mov	r1, r4
2000309c:	ad1f      	add	r5, sp, #124	; 0x7c
2000309e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200030a2:	2700      	movs	r7, #0
200030a4:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200030a8:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200030ac:	f44f 6580 	mov.w	r5, #1024	; 0x400
200030b0:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200030b4:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200030b8:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
200030bc:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
200030c0:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
200030c4:	f7ff fea8 	bl	20002e18 <_vfprintf_r>
200030c8:	2800      	cmp	r0, #0
200030ca:	9011      	str	r0, [sp, #68]	; 0x44
200030cc:	db09      	blt.n	200030e2 <_vfprintf_r+0x2ca>
200030ce:	4621      	mov	r1, r4
200030d0:	4648      	mov	r0, r9
200030d2:	f002 fb91 	bl	200057f8 <_fflush_r>
200030d6:	9911      	ldr	r1, [sp, #68]	; 0x44
200030d8:	42b8      	cmp	r0, r7
200030da:	bf18      	it	ne
200030dc:	f04f 31ff 	movne.w	r1, #4294967295
200030e0:	9111      	str	r1, [sp, #68]	; 0x44
200030e2:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200030e6:	f013 0f40 	tst.w	r3, #64	; 0x40
200030ea:	d0bc      	beq.n	20003066 <_vfprintf_r+0x24e>
200030ec:	89b3      	ldrh	r3, [r6, #12]
200030ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200030f2:	81b3      	strh	r3, [r6, #12]
200030f4:	e7b7      	b.n	20003066 <_vfprintf_r+0x24e>
200030f6:	4648      	mov	r0, r9
200030f8:	f002 fcee 	bl	20005ad8 <__sinit>
200030fc:	e6a1      	b.n	20002e42 <_vfprintf_r+0x2a>
200030fe:	980a      	ldr	r0, [sp, #40]	; 0x28
20003100:	f648 3c64 	movw	ip, #35684	; 0x8b64
20003104:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20003108:	9216      	str	r2, [sp, #88]	; 0x58
2000310a:	f010 0f20 	tst.w	r0, #32
2000310e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20003112:	f000 836e 	beq.w	200037f2 <_vfprintf_r+0x9da>
20003116:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003118:	1dcb      	adds	r3, r1, #7
2000311a:	f023 0307 	bic.w	r3, r3, #7
2000311e:	f103 0208 	add.w	r2, r3, #8
20003122:	920b      	str	r2, [sp, #44]	; 0x2c
20003124:	e9d3 ab00 	ldrd	sl, fp, [r3]
20003128:	ea5a 020b 	orrs.w	r2, sl, fp
2000312c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000312e:	bf0c      	ite	eq
20003130:	2200      	moveq	r2, #0
20003132:	2201      	movne	r2, #1
20003134:	4213      	tst	r3, r2
20003136:	f040 866b 	bne.w	20003e10 <_vfprintf_r+0xff8>
2000313a:	2302      	movs	r3, #2
2000313c:	f04f 0100 	mov.w	r1, #0
20003140:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20003144:	2f00      	cmp	r7, #0
20003146:	bfa2      	ittt	ge
20003148:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
2000314c:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20003150:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20003154:	2f00      	cmp	r7, #0
20003156:	bf18      	it	ne
20003158:	f042 0201 	orrne.w	r2, r2, #1
2000315c:	2a00      	cmp	r2, #0
2000315e:	f000 841e 	beq.w	2000399e <_vfprintf_r+0xb86>
20003162:	2b01      	cmp	r3, #1
20003164:	f000 85de 	beq.w	20003d24 <_vfprintf_r+0xf0c>
20003168:	2b02      	cmp	r3, #2
2000316a:	f000 85c1 	beq.w	20003cf0 <_vfprintf_r+0xed8>
2000316e:	9918      	ldr	r1, [sp, #96]	; 0x60
20003170:	9113      	str	r1, [sp, #76]	; 0x4c
20003172:	ea4f 08da 	mov.w	r8, sl, lsr #3
20003176:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000317a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
2000317e:	f00a 0007 	and.w	r0, sl, #7
20003182:	46e3      	mov	fp, ip
20003184:	46c2      	mov	sl, r8
20003186:	3030      	adds	r0, #48	; 0x30
20003188:	ea5a 020b 	orrs.w	r2, sl, fp
2000318c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003190:	d1ef      	bne.n	20003172 <_vfprintf_r+0x35a>
20003192:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003196:	9113      	str	r1, [sp, #76]	; 0x4c
20003198:	f01c 0f01 	tst.w	ip, #1
2000319c:	f040 868c 	bne.w	20003eb8 <_vfprintf_r+0x10a0>
200031a0:	9818      	ldr	r0, [sp, #96]	; 0x60
200031a2:	1a40      	subs	r0, r0, r1
200031a4:	9010      	str	r0, [sp, #64]	; 0x40
200031a6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200031aa:	9a10      	ldr	r2, [sp, #64]	; 0x40
200031ac:	9717      	str	r7, [sp, #92]	; 0x5c
200031ae:	42ba      	cmp	r2, r7
200031b0:	bfb8      	it	lt
200031b2:	463a      	movlt	r2, r7
200031b4:	920c      	str	r2, [sp, #48]	; 0x30
200031b6:	b113      	cbz	r3, 200031be <_vfprintf_r+0x3a6>
200031b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200031ba:	3201      	adds	r2, #1
200031bc:	920c      	str	r2, [sp, #48]	; 0x30
200031be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200031c0:	980a      	ldr	r0, [sp, #40]	; 0x28
200031c2:	f013 0302 	ands.w	r3, r3, #2
200031c6:	9315      	str	r3, [sp, #84]	; 0x54
200031c8:	bf1e      	ittt	ne
200031ca:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
200031ce:	f10c 0c02 	addne.w	ip, ip, #2
200031d2:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
200031d6:	f010 0084 	ands.w	r0, r0, #132	; 0x84
200031da:	9014      	str	r0, [sp, #80]	; 0x50
200031dc:	d14d      	bne.n	2000327a <_vfprintf_r+0x462>
200031de:	990f      	ldr	r1, [sp, #60]	; 0x3c
200031e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200031e2:	1a8f      	subs	r7, r1, r2
200031e4:	2f00      	cmp	r7, #0
200031e6:	dd48      	ble.n	2000327a <_vfprintf_r+0x462>
200031e8:	2f10      	cmp	r7, #16
200031ea:	f648 3820 	movw	r8, #35616	; 0x8b20
200031ee:	bfd8      	it	le
200031f0:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200031f4:	dd30      	ble.n	20003258 <_vfprintf_r+0x440>
200031f6:	f2c2 0800 	movt	r8, #8192	; 0x2000
200031fa:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200031fe:	4643      	mov	r3, r8
20003200:	f04f 0a10 	mov.w	sl, #16
20003204:	46a8      	mov	r8, r5
20003206:	f10b 0b0c 	add.w	fp, fp, #12
2000320a:	461d      	mov	r5, r3
2000320c:	e002      	b.n	20003214 <_vfprintf_r+0x3fc>
2000320e:	3f10      	subs	r7, #16
20003210:	2f10      	cmp	r7, #16
20003212:	dd1e      	ble.n	20003252 <_vfprintf_r+0x43a>
20003214:	f8c4 a004 	str.w	sl, [r4, #4]
20003218:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000321c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003220:	3301      	adds	r3, #1
20003222:	6025      	str	r5, [r4, #0]
20003224:	3210      	adds	r2, #16
20003226:	2b07      	cmp	r3, #7
20003228:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000322c:	f104 0408 	add.w	r4, r4, #8
20003230:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003234:	ddeb      	ble.n	2000320e <_vfprintf_r+0x3f6>
20003236:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000323a:	4648      	mov	r0, r9
2000323c:	4631      	mov	r1, r6
2000323e:	465a      	mov	r2, fp
20003240:	3404      	adds	r4, #4
20003242:	f7ff fddb 	bl	20002dfc <__sprint_r>
20003246:	2800      	cmp	r0, #0
20003248:	f47f af06 	bne.w	20003058 <_vfprintf_r+0x240>
2000324c:	3f10      	subs	r7, #16
2000324e:	2f10      	cmp	r7, #16
20003250:	dce0      	bgt.n	20003214 <_vfprintf_r+0x3fc>
20003252:	462b      	mov	r3, r5
20003254:	4645      	mov	r5, r8
20003256:	4698      	mov	r8, r3
20003258:	6067      	str	r7, [r4, #4]
2000325a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000325e:	f8c4 8000 	str.w	r8, [r4]
20003262:	1c5a      	adds	r2, r3, #1
20003264:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003268:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000326c:	19db      	adds	r3, r3, r7
2000326e:	2a07      	cmp	r2, #7
20003270:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003274:	f300 858a 	bgt.w	20003d8c <_vfprintf_r+0xf74>
20003278:	3408      	adds	r4, #8
2000327a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000327e:	b19b      	cbz	r3, 200032a8 <_vfprintf_r+0x490>
20003280:	2301      	movs	r3, #1
20003282:	6063      	str	r3, [r4, #4]
20003284:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003288:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
2000328c:	3207      	adds	r2, #7
2000328e:	6022      	str	r2, [r4, #0]
20003290:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003294:	3301      	adds	r3, #1
20003296:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000329a:	3201      	adds	r2, #1
2000329c:	2b07      	cmp	r3, #7
2000329e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200032a2:	f300 84b6 	bgt.w	20003c12 <_vfprintf_r+0xdfa>
200032a6:	3408      	adds	r4, #8
200032a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
200032aa:	b19b      	cbz	r3, 200032d4 <_vfprintf_r+0x4bc>
200032ac:	2302      	movs	r3, #2
200032ae:	6063      	str	r3, [r4, #4]
200032b0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200032b4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200032b8:	3204      	adds	r2, #4
200032ba:	6022      	str	r2, [r4, #0]
200032bc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200032c0:	3301      	adds	r3, #1
200032c2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200032c6:	3202      	adds	r2, #2
200032c8:	2b07      	cmp	r3, #7
200032ca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200032ce:	f300 84af 	bgt.w	20003c30 <_vfprintf_r+0xe18>
200032d2:	3408      	adds	r4, #8
200032d4:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
200032d8:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200032dc:	f000 8376 	beq.w	200039cc <_vfprintf_r+0xbb4>
200032e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200032e2:	9a10      	ldr	r2, [sp, #64]	; 0x40
200032e4:	1a9f      	subs	r7, r3, r2
200032e6:	2f00      	cmp	r7, #0
200032e8:	dd43      	ble.n	20003372 <_vfprintf_r+0x55a>
200032ea:	2f10      	cmp	r7, #16
200032ec:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20003e7c <_vfprintf_r+0x1064>
200032f0:	dd2e      	ble.n	20003350 <_vfprintf_r+0x538>
200032f2:	4643      	mov	r3, r8
200032f4:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200032f8:	46a8      	mov	r8, r5
200032fa:	f04f 0a10 	mov.w	sl, #16
200032fe:	f10b 0b0c 	add.w	fp, fp, #12
20003302:	461d      	mov	r5, r3
20003304:	e002      	b.n	2000330c <_vfprintf_r+0x4f4>
20003306:	3f10      	subs	r7, #16
20003308:	2f10      	cmp	r7, #16
2000330a:	dd1e      	ble.n	2000334a <_vfprintf_r+0x532>
2000330c:	f8c4 a004 	str.w	sl, [r4, #4]
20003310:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003314:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003318:	3301      	adds	r3, #1
2000331a:	6025      	str	r5, [r4, #0]
2000331c:	3210      	adds	r2, #16
2000331e:	2b07      	cmp	r3, #7
20003320:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003324:	f104 0408 	add.w	r4, r4, #8
20003328:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000332c:	ddeb      	ble.n	20003306 <_vfprintf_r+0x4ee>
2000332e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003332:	4648      	mov	r0, r9
20003334:	4631      	mov	r1, r6
20003336:	465a      	mov	r2, fp
20003338:	3404      	adds	r4, #4
2000333a:	f7ff fd5f 	bl	20002dfc <__sprint_r>
2000333e:	2800      	cmp	r0, #0
20003340:	f47f ae8a 	bne.w	20003058 <_vfprintf_r+0x240>
20003344:	3f10      	subs	r7, #16
20003346:	2f10      	cmp	r7, #16
20003348:	dce0      	bgt.n	2000330c <_vfprintf_r+0x4f4>
2000334a:	462b      	mov	r3, r5
2000334c:	4645      	mov	r5, r8
2000334e:	4698      	mov	r8, r3
20003350:	6067      	str	r7, [r4, #4]
20003352:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003356:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000335a:	3301      	adds	r3, #1
2000335c:	f8c4 8000 	str.w	r8, [r4]
20003360:	19d2      	adds	r2, r2, r7
20003362:	2b07      	cmp	r3, #7
20003364:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003368:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000336c:	f300 8442 	bgt.w	20003bf4 <_vfprintf_r+0xddc>
20003370:	3408      	adds	r4, #8
20003372:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003376:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000337a:	f040 829d 	bne.w	200038b8 <_vfprintf_r+0xaa0>
2000337e:	9810      	ldr	r0, [sp, #64]	; 0x40
20003380:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003382:	6060      	str	r0, [r4, #4]
20003384:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003388:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000338c:	3301      	adds	r3, #1
2000338e:	6021      	str	r1, [r4, #0]
20003390:	1812      	adds	r2, r2, r0
20003392:	2b07      	cmp	r3, #7
20003394:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003398:	bfd8      	it	le
2000339a:	f104 0308 	addle.w	r3, r4, #8
2000339e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200033a2:	f300 839b 	bgt.w	20003adc <_vfprintf_r+0xcc4>
200033a6:	990a      	ldr	r1, [sp, #40]	; 0x28
200033a8:	f011 0f04 	tst.w	r1, #4
200033ac:	d055      	beq.n	2000345a <_vfprintf_r+0x642>
200033ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200033b0:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200033b4:	ebcc 0702 	rsb	r7, ip, r2
200033b8:	2f00      	cmp	r7, #0
200033ba:	dd4e      	ble.n	2000345a <_vfprintf_r+0x642>
200033bc:	2f10      	cmp	r7, #16
200033be:	f648 3820 	movw	r8, #35616	; 0x8b20
200033c2:	bfd8      	it	le
200033c4:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200033c8:	dd2e      	ble.n	20003428 <_vfprintf_r+0x610>
200033ca:	f2c2 0800 	movt	r8, #8192	; 0x2000
200033ce:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200033d2:	4642      	mov	r2, r8
200033d4:	2410      	movs	r4, #16
200033d6:	46a8      	mov	r8, r5
200033d8:	f10a 0a0c 	add.w	sl, sl, #12
200033dc:	4615      	mov	r5, r2
200033de:	e002      	b.n	200033e6 <_vfprintf_r+0x5ce>
200033e0:	3f10      	subs	r7, #16
200033e2:	2f10      	cmp	r7, #16
200033e4:	dd1d      	ble.n	20003422 <_vfprintf_r+0x60a>
200033e6:	605c      	str	r4, [r3, #4]
200033e8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200033ec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200033f0:	3201      	adds	r2, #1
200033f2:	601d      	str	r5, [r3, #0]
200033f4:	3110      	adds	r1, #16
200033f6:	2a07      	cmp	r2, #7
200033f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200033fc:	f103 0308 	add.w	r3, r3, #8
20003400:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003404:	ddec      	ble.n	200033e0 <_vfprintf_r+0x5c8>
20003406:	4648      	mov	r0, r9
20003408:	4631      	mov	r1, r6
2000340a:	4652      	mov	r2, sl
2000340c:	f7ff fcf6 	bl	20002dfc <__sprint_r>
20003410:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003414:	3304      	adds	r3, #4
20003416:	2800      	cmp	r0, #0
20003418:	f47f ae1e 	bne.w	20003058 <_vfprintf_r+0x240>
2000341c:	3f10      	subs	r7, #16
2000341e:	2f10      	cmp	r7, #16
20003420:	dce1      	bgt.n	200033e6 <_vfprintf_r+0x5ce>
20003422:	462a      	mov	r2, r5
20003424:	4645      	mov	r5, r8
20003426:	4690      	mov	r8, r2
20003428:	605f      	str	r7, [r3, #4]
2000342a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000342e:	f8c3 8000 	str.w	r8, [r3]
20003432:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003436:	3201      	adds	r2, #1
20003438:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000343c:	18fb      	adds	r3, r7, r3
2000343e:	2a07      	cmp	r2, #7
20003440:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003444:	dd0b      	ble.n	2000345e <_vfprintf_r+0x646>
20003446:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000344a:	4648      	mov	r0, r9
2000344c:	4631      	mov	r1, r6
2000344e:	320c      	adds	r2, #12
20003450:	f7ff fcd4 	bl	20002dfc <__sprint_r>
20003454:	2800      	cmp	r0, #0
20003456:	f47f adff 	bne.w	20003058 <_vfprintf_r+0x240>
2000345a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000345e:	9811      	ldr	r0, [sp, #68]	; 0x44
20003460:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20003462:	990f      	ldr	r1, [sp, #60]	; 0x3c
20003464:	428a      	cmp	r2, r1
20003466:	bfac      	ite	ge
20003468:	1880      	addge	r0, r0, r2
2000346a:	1840      	addlt	r0, r0, r1
2000346c:	9011      	str	r0, [sp, #68]	; 0x44
2000346e:	2b00      	cmp	r3, #0
20003470:	f040 8342 	bne.w	20003af8 <_vfprintf_r+0xce0>
20003474:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003478:	2300      	movs	r3, #0
2000347a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
2000347e:	3404      	adds	r4, #4
20003480:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003484:	e530      	b.n	20002ee8 <_vfprintf_r+0xd0>
20003486:	9216      	str	r2, [sp, #88]	; 0x58
20003488:	2a00      	cmp	r2, #0
2000348a:	f43f addd 	beq.w	20003048 <_vfprintf_r+0x230>
2000348e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20003492:	2301      	movs	r3, #1
20003494:	f04f 0c00 	mov.w	ip, #0
20003498:	3004      	adds	r0, #4
2000349a:	930c      	str	r3, [sp, #48]	; 0x30
2000349c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
200034a0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200034a4:	9013      	str	r0, [sp, #76]	; 0x4c
200034a6:	9310      	str	r3, [sp, #64]	; 0x40
200034a8:	2100      	movs	r1, #0
200034aa:	9117      	str	r1, [sp, #92]	; 0x5c
200034ac:	e687      	b.n	200031be <_vfprintf_r+0x3a6>
200034ae:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200034b2:	2b00      	cmp	r3, #0
200034b4:	f040 852b 	bne.w	20003f0e <_vfprintf_r+0x10f6>
200034b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200034ba:	462b      	mov	r3, r5
200034bc:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
200034c0:	782a      	ldrb	r2, [r5, #0]
200034c2:	910b      	str	r1, [sp, #44]	; 0x2c
200034c4:	e553      	b.n	20002f6e <_vfprintf_r+0x156>
200034c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200034c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200034ca:	f043 0301 	orr.w	r3, r3, #1
200034ce:	930a      	str	r3, [sp, #40]	; 0x28
200034d0:	462b      	mov	r3, r5
200034d2:	782a      	ldrb	r2, [r5, #0]
200034d4:	910b      	str	r1, [sp, #44]	; 0x2c
200034d6:	e54a      	b.n	20002f6e <_vfprintf_r+0x156>
200034d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200034da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200034dc:	6809      	ldr	r1, [r1, #0]
200034de:	910f      	str	r1, [sp, #60]	; 0x3c
200034e0:	1d11      	adds	r1, r2, #4
200034e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200034e4:	2b00      	cmp	r3, #0
200034e6:	f2c0 8780 	blt.w	200043ea <_vfprintf_r+0x15d2>
200034ea:	782a      	ldrb	r2, [r5, #0]
200034ec:	462b      	mov	r3, r5
200034ee:	910b      	str	r1, [sp, #44]	; 0x2c
200034f0:	e53d      	b.n	20002f6e <_vfprintf_r+0x156>
200034f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200034f4:	462b      	mov	r3, r5
200034f6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200034fa:	782a      	ldrb	r2, [r5, #0]
200034fc:	910b      	str	r1, [sp, #44]	; 0x2c
200034fe:	e536      	b.n	20002f6e <_vfprintf_r+0x156>
20003500:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003502:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003504:	f043 0304 	orr.w	r3, r3, #4
20003508:	930a      	str	r3, [sp, #40]	; 0x28
2000350a:	462b      	mov	r3, r5
2000350c:	782a      	ldrb	r2, [r5, #0]
2000350e:	910b      	str	r1, [sp, #44]	; 0x2c
20003510:	e52d      	b.n	20002f6e <_vfprintf_r+0x156>
20003512:	462b      	mov	r3, r5
20003514:	f813 2b01 	ldrb.w	r2, [r3], #1
20003518:	2a2a      	cmp	r2, #42	; 0x2a
2000351a:	f001 80cd 	beq.w	200046b8 <_vfprintf_r+0x18a0>
2000351e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003522:	2909      	cmp	r1, #9
20003524:	f201 8037 	bhi.w	20004596 <_vfprintf_r+0x177e>
20003528:	3502      	adds	r5, #2
2000352a:	2700      	movs	r7, #0
2000352c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20003530:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20003534:	462b      	mov	r3, r5
20003536:	3501      	adds	r5, #1
20003538:	eb01 0747 	add.w	r7, r1, r7, lsl #1
2000353c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003540:	2909      	cmp	r1, #9
20003542:	d9f3      	bls.n	2000352c <_vfprintf_r+0x714>
20003544:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20003548:	461d      	mov	r5, r3
2000354a:	e511      	b.n	20002f70 <_vfprintf_r+0x158>
2000354c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000354e:	462b      	mov	r3, r5
20003550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003552:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20003556:	920a      	str	r2, [sp, #40]	; 0x28
20003558:	782a      	ldrb	r2, [r5, #0]
2000355a:	910b      	str	r1, [sp, #44]	; 0x2c
2000355c:	e507      	b.n	20002f6e <_vfprintf_r+0x156>
2000355e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003562:	f04f 0800 	mov.w	r8, #0
20003566:	462b      	mov	r3, r5
20003568:	eb08 0888 	add.w	r8, r8, r8, lsl #2
2000356c:	f813 2b01 	ldrb.w	r2, [r3], #1
20003570:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20003574:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20003578:	461d      	mov	r5, r3
2000357a:	2909      	cmp	r1, #9
2000357c:	d9f3      	bls.n	20003566 <_vfprintf_r+0x74e>
2000357e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20003582:	461d      	mov	r5, r3
20003584:	e4f4      	b.n	20002f70 <_vfprintf_r+0x158>
20003586:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003588:	9216      	str	r2, [sp, #88]	; 0x58
2000358a:	f043 0310 	orr.w	r3, r3, #16
2000358e:	930a      	str	r3, [sp, #40]	; 0x28
20003590:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003594:	f01c 0f20 	tst.w	ip, #32
20003598:	f000 815d 	beq.w	20003856 <_vfprintf_r+0xa3e>
2000359c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000359e:	1dc3      	adds	r3, r0, #7
200035a0:	f023 0307 	bic.w	r3, r3, #7
200035a4:	f103 0108 	add.w	r1, r3, #8
200035a8:	910b      	str	r1, [sp, #44]	; 0x2c
200035aa:	e9d3 ab00 	ldrd	sl, fp, [r3]
200035ae:	f1ba 0f00 	cmp.w	sl, #0
200035b2:	f17b 0200 	sbcs.w	r2, fp, #0
200035b6:	f2c0 849b 	blt.w	20003ef0 <_vfprintf_r+0x10d8>
200035ba:	ea5a 030b 	orrs.w	r3, sl, fp
200035be:	f04f 0301 	mov.w	r3, #1
200035c2:	bf0c      	ite	eq
200035c4:	2200      	moveq	r2, #0
200035c6:	2201      	movne	r2, #1
200035c8:	e5bc      	b.n	20003144 <_vfprintf_r+0x32c>
200035ca:	980a      	ldr	r0, [sp, #40]	; 0x28
200035cc:	9216      	str	r2, [sp, #88]	; 0x58
200035ce:	f010 0f08 	tst.w	r0, #8
200035d2:	f000 84ed 	beq.w	20003fb0 <_vfprintf_r+0x1198>
200035d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200035d8:	1dcb      	adds	r3, r1, #7
200035da:	f023 0307 	bic.w	r3, r3, #7
200035de:	f103 0208 	add.w	r2, r3, #8
200035e2:	920b      	str	r2, [sp, #44]	; 0x2c
200035e4:	f8d3 8004 	ldr.w	r8, [r3, #4]
200035e8:	f8d3 a000 	ldr.w	sl, [r3]
200035ec:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200035f0:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200035f4:	4650      	mov	r0, sl
200035f6:	4641      	mov	r1, r8
200035f8:	f004 f866 	bl	200076c8 <__isinfd>
200035fc:	4683      	mov	fp, r0
200035fe:	2800      	cmp	r0, #0
20003600:	f000 8599 	beq.w	20004136 <_vfprintf_r+0x131e>
20003604:	4650      	mov	r0, sl
20003606:	2200      	movs	r2, #0
20003608:	2300      	movs	r3, #0
2000360a:	4641      	mov	r1, r8
2000360c:	f004 fe1a 	bl	20008244 <__aeabi_dcmplt>
20003610:	2800      	cmp	r0, #0
20003612:	f040 850b 	bne.w	2000402c <_vfprintf_r+0x1214>
20003616:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000361a:	f648 3158 	movw	r1, #35672	; 0x8b58
2000361e:	f648 3254 	movw	r2, #35668	; 0x8b54
20003622:	9816      	ldr	r0, [sp, #88]	; 0x58
20003624:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003628:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000362c:	f04f 0c03 	mov.w	ip, #3
20003630:	2847      	cmp	r0, #71	; 0x47
20003632:	bfd8      	it	le
20003634:	4611      	movle	r1, r2
20003636:	9113      	str	r1, [sp, #76]	; 0x4c
20003638:	990a      	ldr	r1, [sp, #40]	; 0x28
2000363a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
2000363e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20003642:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003646:	910a      	str	r1, [sp, #40]	; 0x28
20003648:	f04f 0c00 	mov.w	ip, #0
2000364c:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003650:	e5b1      	b.n	200031b6 <_vfprintf_r+0x39e>
20003652:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003654:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003656:	f043 0308 	orr.w	r3, r3, #8
2000365a:	930a      	str	r3, [sp, #40]	; 0x28
2000365c:	462b      	mov	r3, r5
2000365e:	782a      	ldrb	r2, [r5, #0]
20003660:	910b      	str	r1, [sp, #44]	; 0x2c
20003662:	e484      	b.n	20002f6e <_vfprintf_r+0x156>
20003664:	990a      	ldr	r1, [sp, #40]	; 0x28
20003666:	f041 0140 	orr.w	r1, r1, #64	; 0x40
2000366a:	910a      	str	r1, [sp, #40]	; 0x28
2000366c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000366e:	e73c      	b.n	200034ea <_vfprintf_r+0x6d2>
20003670:	782a      	ldrb	r2, [r5, #0]
20003672:	2a6c      	cmp	r2, #108	; 0x6c
20003674:	f000 8555 	beq.w	20004122 <_vfprintf_r+0x130a>
20003678:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000367a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000367c:	910b      	str	r1, [sp, #44]	; 0x2c
2000367e:	f043 0310 	orr.w	r3, r3, #16
20003682:	930a      	str	r3, [sp, #40]	; 0x28
20003684:	462b      	mov	r3, r5
20003686:	e472      	b.n	20002f6e <_vfprintf_r+0x156>
20003688:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000368a:	f012 0f20 	tst.w	r2, #32
2000368e:	f000 8482 	beq.w	20003f96 <_vfprintf_r+0x117e>
20003692:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003694:	9a11      	ldr	r2, [sp, #68]	; 0x44
20003696:	6803      	ldr	r3, [r0, #0]
20003698:	4610      	mov	r0, r2
2000369a:	ea4f 71e0 	mov.w	r1, r0, asr #31
2000369e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200036a0:	e9c3 0100 	strd	r0, r1, [r3]
200036a4:	f102 0a04 	add.w	sl, r2, #4
200036a8:	e41e      	b.n	20002ee8 <_vfprintf_r+0xd0>
200036aa:	9216      	str	r2, [sp, #88]	; 0x58
200036ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200036ae:	f012 0320 	ands.w	r3, r2, #32
200036b2:	f000 80ef 	beq.w	20003894 <_vfprintf_r+0xa7c>
200036b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200036b8:	1dda      	adds	r2, r3, #7
200036ba:	2300      	movs	r3, #0
200036bc:	f022 0207 	bic.w	r2, r2, #7
200036c0:	f102 0c08 	add.w	ip, r2, #8
200036c4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200036c8:	e9d2 ab00 	ldrd	sl, fp, [r2]
200036cc:	ea5a 000b 	orrs.w	r0, sl, fp
200036d0:	bf0c      	ite	eq
200036d2:	2200      	moveq	r2, #0
200036d4:	2201      	movne	r2, #1
200036d6:	e531      	b.n	2000313c <_vfprintf_r+0x324>
200036d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
200036da:	2178      	movs	r1, #120	; 0x78
200036dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200036e0:	9116      	str	r1, [sp, #88]	; 0x58
200036e2:	6803      	ldr	r3, [r0, #0]
200036e4:	f648 3064 	movw	r0, #35684	; 0x8b64
200036e8:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
200036ec:	2130      	movs	r1, #48	; 0x30
200036ee:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200036f2:	f04c 0c02 	orr.w	ip, ip, #2
200036f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200036f8:	1e1a      	subs	r2, r3, #0
200036fa:	bf18      	it	ne
200036fc:	2201      	movne	r2, #1
200036fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003702:	469a      	mov	sl, r3
20003704:	f04f 0b00 	mov.w	fp, #0
20003708:	3104      	adds	r1, #4
2000370a:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
2000370e:	9019      	str	r0, [sp, #100]	; 0x64
20003710:	2302      	movs	r3, #2
20003712:	910b      	str	r1, [sp, #44]	; 0x2c
20003714:	e512      	b.n	2000313c <_vfprintf_r+0x324>
20003716:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003718:	9216      	str	r2, [sp, #88]	; 0x58
2000371a:	f04f 0200 	mov.w	r2, #0
2000371e:	1d18      	adds	r0, r3, #4
20003720:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20003724:	681b      	ldr	r3, [r3, #0]
20003726:	900b      	str	r0, [sp, #44]	; 0x2c
20003728:	9313      	str	r3, [sp, #76]	; 0x4c
2000372a:	2b00      	cmp	r3, #0
2000372c:	f000 86c6 	beq.w	200044bc <_vfprintf_r+0x16a4>
20003730:	2f00      	cmp	r7, #0
20003732:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003734:	f2c0 868f 	blt.w	20004456 <_vfprintf_r+0x163e>
20003738:	2100      	movs	r1, #0
2000373a:	463a      	mov	r2, r7
2000373c:	f003 f8a4 	bl	20006888 <memchr>
20003740:	4603      	mov	r3, r0
20003742:	2800      	cmp	r0, #0
20003744:	f000 86f5 	beq.w	20004532 <_vfprintf_r+0x171a>
20003748:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000374a:	1a1b      	subs	r3, r3, r0
2000374c:	9310      	str	r3, [sp, #64]	; 0x40
2000374e:	42bb      	cmp	r3, r7
20003750:	f340 85be 	ble.w	200042d0 <_vfprintf_r+0x14b8>
20003754:	9710      	str	r7, [sp, #64]	; 0x40
20003756:	2100      	movs	r1, #0
20003758:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
2000375c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003760:	970c      	str	r7, [sp, #48]	; 0x30
20003762:	9117      	str	r1, [sp, #92]	; 0x5c
20003764:	e527      	b.n	200031b6 <_vfprintf_r+0x39e>
20003766:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000376a:	9216      	str	r2, [sp, #88]	; 0x58
2000376c:	f01c 0f20 	tst.w	ip, #32
20003770:	d023      	beq.n	200037ba <_vfprintf_r+0x9a2>
20003772:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003774:	2301      	movs	r3, #1
20003776:	1dc2      	adds	r2, r0, #7
20003778:	f022 0207 	bic.w	r2, r2, #7
2000377c:	f102 0108 	add.w	r1, r2, #8
20003780:	910b      	str	r1, [sp, #44]	; 0x2c
20003782:	e9d2 ab00 	ldrd	sl, fp, [r2]
20003786:	ea5a 020b 	orrs.w	r2, sl, fp
2000378a:	bf0c      	ite	eq
2000378c:	2200      	moveq	r2, #0
2000378e:	2201      	movne	r2, #1
20003790:	e4d4      	b.n	2000313c <_vfprintf_r+0x324>
20003792:	990a      	ldr	r1, [sp, #40]	; 0x28
20003794:	462b      	mov	r3, r5
20003796:	f041 0120 	orr.w	r1, r1, #32
2000379a:	910a      	str	r1, [sp, #40]	; 0x28
2000379c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000379e:	782a      	ldrb	r2, [r5, #0]
200037a0:	910b      	str	r1, [sp, #44]	; 0x2c
200037a2:	f7ff bbe4 	b.w	20002f6e <_vfprintf_r+0x156>
200037a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200037a8:	9216      	str	r2, [sp, #88]	; 0x58
200037aa:	f043 0310 	orr.w	r3, r3, #16
200037ae:	930a      	str	r3, [sp, #40]	; 0x28
200037b0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200037b4:	f01c 0f20 	tst.w	ip, #32
200037b8:	d1db      	bne.n	20003772 <_vfprintf_r+0x95a>
200037ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200037bc:	f013 0f10 	tst.w	r3, #16
200037c0:	f000 83d5 	beq.w	20003f6e <_vfprintf_r+0x1156>
200037c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200037c6:	2301      	movs	r3, #1
200037c8:	1d02      	adds	r2, r0, #4
200037ca:	920b      	str	r2, [sp, #44]	; 0x2c
200037cc:	6801      	ldr	r1, [r0, #0]
200037ce:	1e0a      	subs	r2, r1, #0
200037d0:	bf18      	it	ne
200037d2:	2201      	movne	r2, #1
200037d4:	468a      	mov	sl, r1
200037d6:	f04f 0b00 	mov.w	fp, #0
200037da:	e4af      	b.n	2000313c <_vfprintf_r+0x324>
200037dc:	980a      	ldr	r0, [sp, #40]	; 0x28
200037de:	9216      	str	r2, [sp, #88]	; 0x58
200037e0:	f648 3240 	movw	r2, #35648	; 0x8b40
200037e4:	f010 0f20 	tst.w	r0, #32
200037e8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200037ec:	9219      	str	r2, [sp, #100]	; 0x64
200037ee:	f47f ac92 	bne.w	20003116 <_vfprintf_r+0x2fe>
200037f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200037f4:	f013 0f10 	tst.w	r3, #16
200037f8:	f040 831a 	bne.w	20003e30 <_vfprintf_r+0x1018>
200037fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200037fe:	f012 0f40 	tst.w	r2, #64	; 0x40
20003802:	f000 8315 	beq.w	20003e30 <_vfprintf_r+0x1018>
20003806:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20003808:	f103 0c04 	add.w	ip, r3, #4
2000380c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003810:	f8b3 a000 	ldrh.w	sl, [r3]
20003814:	46d2      	mov	sl, sl
20003816:	f04f 0b00 	mov.w	fp, #0
2000381a:	e485      	b.n	20003128 <_vfprintf_r+0x310>
2000381c:	9216      	str	r2, [sp, #88]	; 0x58
2000381e:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20003822:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003824:	f04f 0c01 	mov.w	ip, #1
20003828:	f04f 0000 	mov.w	r0, #0
2000382c:	3104      	adds	r1, #4
2000382e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003832:	6813      	ldr	r3, [r2, #0]
20003834:	3204      	adds	r2, #4
20003836:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
2000383a:	920b      	str	r2, [sp, #44]	; 0x2c
2000383c:	9113      	str	r1, [sp, #76]	; 0x4c
2000383e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003842:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20003846:	e62f      	b.n	200034a8 <_vfprintf_r+0x690>
20003848:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000384c:	9216      	str	r2, [sp, #88]	; 0x58
2000384e:	f01c 0f20 	tst.w	ip, #32
20003852:	f47f aea3 	bne.w	2000359c <_vfprintf_r+0x784>
20003856:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003858:	f012 0f10 	tst.w	r2, #16
2000385c:	f040 82f1 	bne.w	20003e42 <_vfprintf_r+0x102a>
20003860:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003862:	f012 0f40 	tst.w	r2, #64	; 0x40
20003866:	f000 82ec 	beq.w	20003e42 <_vfprintf_r+0x102a>
2000386a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000386c:	f103 0c04 	add.w	ip, r3, #4
20003870:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20003874:	f9b3 a000 	ldrsh.w	sl, [r3]
20003878:	46d2      	mov	sl, sl
2000387a:	ea4f 7bea 	mov.w	fp, sl, asr #31
2000387e:	e696      	b.n	200035ae <_vfprintf_r+0x796>
20003880:	990a      	ldr	r1, [sp, #40]	; 0x28
20003882:	9216      	str	r2, [sp, #88]	; 0x58
20003884:	f041 0110 	orr.w	r1, r1, #16
20003888:	910a      	str	r1, [sp, #40]	; 0x28
2000388a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000388c:	f012 0320 	ands.w	r3, r2, #32
20003890:	f47f af11 	bne.w	200036b6 <_vfprintf_r+0x89e>
20003894:	990a      	ldr	r1, [sp, #40]	; 0x28
20003896:	f011 0210 	ands.w	r2, r1, #16
2000389a:	f000 8354 	beq.w	20003f46 <_vfprintf_r+0x112e>
2000389e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200038a0:	f102 0c04 	add.w	ip, r2, #4
200038a4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200038a8:	6811      	ldr	r1, [r2, #0]
200038aa:	1e0a      	subs	r2, r1, #0
200038ac:	bf18      	it	ne
200038ae:	2201      	movne	r2, #1
200038b0:	468a      	mov	sl, r1
200038b2:	f04f 0b00 	mov.w	fp, #0
200038b6:	e441      	b.n	2000313c <_vfprintf_r+0x324>
200038b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200038ba:	2a65      	cmp	r2, #101	; 0x65
200038bc:	f340 8128 	ble.w	20003b10 <_vfprintf_r+0xcf8>
200038c0:	9812      	ldr	r0, [sp, #72]	; 0x48
200038c2:	2200      	movs	r2, #0
200038c4:	2300      	movs	r3, #0
200038c6:	991b      	ldr	r1, [sp, #108]	; 0x6c
200038c8:	f004 fcb2 	bl	20008230 <__aeabi_dcmpeq>
200038cc:	2800      	cmp	r0, #0
200038ce:	f000 81be 	beq.w	20003c4e <_vfprintf_r+0xe36>
200038d2:	2301      	movs	r3, #1
200038d4:	6063      	str	r3, [r4, #4]
200038d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200038da:	f648 3380 	movw	r3, #35712	; 0x8b80
200038de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200038e2:	6023      	str	r3, [r4, #0]
200038e4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200038e8:	3201      	adds	r2, #1
200038ea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200038ee:	3301      	adds	r3, #1
200038f0:	2a07      	cmp	r2, #7
200038f2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200038f6:	bfd8      	it	le
200038f8:	f104 0308 	addle.w	r3, r4, #8
200038fc:	f300 839b 	bgt.w	20004036 <_vfprintf_r+0x121e>
20003900:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003904:	981a      	ldr	r0, [sp, #104]	; 0x68
20003906:	4282      	cmp	r2, r0
20003908:	db04      	blt.n	20003914 <_vfprintf_r+0xafc>
2000390a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000390c:	f011 0f01 	tst.w	r1, #1
20003910:	f43f ad49 	beq.w	200033a6 <_vfprintf_r+0x58e>
20003914:	2201      	movs	r2, #1
20003916:	605a      	str	r2, [r3, #4]
20003918:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000391c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003920:	3201      	adds	r2, #1
20003922:	981d      	ldr	r0, [sp, #116]	; 0x74
20003924:	3101      	adds	r1, #1
20003926:	2a07      	cmp	r2, #7
20003928:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000392c:	6018      	str	r0, [r3, #0]
2000392e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003932:	f300 855f 	bgt.w	200043f4 <_vfprintf_r+0x15dc>
20003936:	3308      	adds	r3, #8
20003938:	991a      	ldr	r1, [sp, #104]	; 0x68
2000393a:	1e4f      	subs	r7, r1, #1
2000393c:	2f00      	cmp	r7, #0
2000393e:	f77f ad32 	ble.w	200033a6 <_vfprintf_r+0x58e>
20003942:	2f10      	cmp	r7, #16
20003944:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20003e7c <_vfprintf_r+0x1064>
20003948:	f340 82ea 	ble.w	20003f20 <_vfprintf_r+0x1108>
2000394c:	4642      	mov	r2, r8
2000394e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003952:	46a8      	mov	r8, r5
20003954:	2410      	movs	r4, #16
20003956:	f10a 0a0c 	add.w	sl, sl, #12
2000395a:	4615      	mov	r5, r2
2000395c:	e003      	b.n	20003966 <_vfprintf_r+0xb4e>
2000395e:	3f10      	subs	r7, #16
20003960:	2f10      	cmp	r7, #16
20003962:	f340 82da 	ble.w	20003f1a <_vfprintf_r+0x1102>
20003966:	605c      	str	r4, [r3, #4]
20003968:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000396c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003970:	3201      	adds	r2, #1
20003972:	601d      	str	r5, [r3, #0]
20003974:	3110      	adds	r1, #16
20003976:	2a07      	cmp	r2, #7
20003978:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000397c:	f103 0308 	add.w	r3, r3, #8
20003980:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003984:	ddeb      	ble.n	2000395e <_vfprintf_r+0xb46>
20003986:	4648      	mov	r0, r9
20003988:	4631      	mov	r1, r6
2000398a:	4652      	mov	r2, sl
2000398c:	f7ff fa36 	bl	20002dfc <__sprint_r>
20003990:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003994:	3304      	adds	r3, #4
20003996:	2800      	cmp	r0, #0
20003998:	d0e1      	beq.n	2000395e <_vfprintf_r+0xb46>
2000399a:	f7ff bb5d 	b.w	20003058 <_vfprintf_r+0x240>
2000399e:	b97b      	cbnz	r3, 200039c0 <_vfprintf_r+0xba8>
200039a0:	990a      	ldr	r1, [sp, #40]	; 0x28
200039a2:	f011 0f01 	tst.w	r1, #1
200039a6:	d00b      	beq.n	200039c0 <_vfprintf_r+0xba8>
200039a8:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
200039ac:	2330      	movs	r3, #48	; 0x30
200039ae:	3204      	adds	r2, #4
200039b0:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
200039b4:	3227      	adds	r2, #39	; 0x27
200039b6:	2301      	movs	r3, #1
200039b8:	9213      	str	r2, [sp, #76]	; 0x4c
200039ba:	9310      	str	r3, [sp, #64]	; 0x40
200039bc:	f7ff bbf3 	b.w	200031a6 <_vfprintf_r+0x38e>
200039c0:	9818      	ldr	r0, [sp, #96]	; 0x60
200039c2:	2100      	movs	r1, #0
200039c4:	9110      	str	r1, [sp, #64]	; 0x40
200039c6:	9013      	str	r0, [sp, #76]	; 0x4c
200039c8:	f7ff bbed 	b.w	200031a6 <_vfprintf_r+0x38e>
200039cc:	980f      	ldr	r0, [sp, #60]	; 0x3c
200039ce:	990c      	ldr	r1, [sp, #48]	; 0x30
200039d0:	1a47      	subs	r7, r0, r1
200039d2:	2f00      	cmp	r7, #0
200039d4:	f77f ac84 	ble.w	200032e0 <_vfprintf_r+0x4c8>
200039d8:	2f10      	cmp	r7, #16
200039da:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20003e7c <_vfprintf_r+0x1064>
200039de:	dd2e      	ble.n	20003a3e <_vfprintf_r+0xc26>
200039e0:	4643      	mov	r3, r8
200039e2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200039e6:	46a8      	mov	r8, r5
200039e8:	f04f 0a10 	mov.w	sl, #16
200039ec:	f10b 0b0c 	add.w	fp, fp, #12
200039f0:	461d      	mov	r5, r3
200039f2:	e002      	b.n	200039fa <_vfprintf_r+0xbe2>
200039f4:	3f10      	subs	r7, #16
200039f6:	2f10      	cmp	r7, #16
200039f8:	dd1e      	ble.n	20003a38 <_vfprintf_r+0xc20>
200039fa:	f8c4 a004 	str.w	sl, [r4, #4]
200039fe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a02:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003a06:	3301      	adds	r3, #1
20003a08:	6025      	str	r5, [r4, #0]
20003a0a:	3210      	adds	r2, #16
20003a0c:	2b07      	cmp	r3, #7
20003a0e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003a12:	f104 0408 	add.w	r4, r4, #8
20003a16:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003a1a:	ddeb      	ble.n	200039f4 <_vfprintf_r+0xbdc>
20003a1c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003a20:	4648      	mov	r0, r9
20003a22:	4631      	mov	r1, r6
20003a24:	465a      	mov	r2, fp
20003a26:	3404      	adds	r4, #4
20003a28:	f7ff f9e8 	bl	20002dfc <__sprint_r>
20003a2c:	2800      	cmp	r0, #0
20003a2e:	f47f ab13 	bne.w	20003058 <_vfprintf_r+0x240>
20003a32:	3f10      	subs	r7, #16
20003a34:	2f10      	cmp	r7, #16
20003a36:	dce0      	bgt.n	200039fa <_vfprintf_r+0xbe2>
20003a38:	462b      	mov	r3, r5
20003a3a:	4645      	mov	r5, r8
20003a3c:	4698      	mov	r8, r3
20003a3e:	6067      	str	r7, [r4, #4]
20003a40:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a44:	f8c4 8000 	str.w	r8, [r4]
20003a48:	1c5a      	adds	r2, r3, #1
20003a4a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003a4e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a52:	19db      	adds	r3, r3, r7
20003a54:	2a07      	cmp	r2, #7
20003a56:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003a5a:	f300 823a 	bgt.w	20003ed2 <_vfprintf_r+0x10ba>
20003a5e:	3408      	adds	r4, #8
20003a60:	e43e      	b.n	200032e0 <_vfprintf_r+0x4c8>
20003a62:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003a64:	6063      	str	r3, [r4, #4]
20003a66:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003a6a:	6021      	str	r1, [r4, #0]
20003a6c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003a70:	3201      	adds	r2, #1
20003a72:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a76:	18cb      	adds	r3, r1, r3
20003a78:	2a07      	cmp	r2, #7
20003a7a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20003a7e:	f300 8549 	bgt.w	20004514 <_vfprintf_r+0x16fc>
20003a82:	3408      	adds	r4, #8
20003a84:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20003a86:	2301      	movs	r3, #1
20003a88:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003a8c:	6063      	str	r3, [r4, #4]
20003a8e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003a92:	6022      	str	r2, [r4, #0]
20003a94:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003a98:	3301      	adds	r3, #1
20003a9a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003a9e:	3201      	adds	r2, #1
20003aa0:	2b07      	cmp	r3, #7
20003aa2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003aa6:	bfd8      	it	le
20003aa8:	f104 0308 	addle.w	r3, r4, #8
20003aac:	f300 8523 	bgt.w	200044f6 <_vfprintf_r+0x16de>
20003ab0:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003ab2:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20003ab6:	19c7      	adds	r7, r0, r7
20003ab8:	981a      	ldr	r0, [sp, #104]	; 0x68
20003aba:	601f      	str	r7, [r3, #0]
20003abc:	1a81      	subs	r1, r0, r2
20003abe:	6059      	str	r1, [r3, #4]
20003ac0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003ac4:	1a8a      	subs	r2, r1, r2
20003ac6:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20003aca:	1812      	adds	r2, r2, r0
20003acc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003ad0:	3101      	adds	r1, #1
20003ad2:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20003ad6:	2907      	cmp	r1, #7
20003ad8:	f340 8232 	ble.w	20003f40 <_vfprintf_r+0x1128>
20003adc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003ae0:	4648      	mov	r0, r9
20003ae2:	4631      	mov	r1, r6
20003ae4:	320c      	adds	r2, #12
20003ae6:	f7ff f989 	bl	20002dfc <__sprint_r>
20003aea:	2800      	cmp	r0, #0
20003aec:	f47f aab4 	bne.w	20003058 <_vfprintf_r+0x240>
20003af0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003af4:	3304      	adds	r3, #4
20003af6:	e456      	b.n	200033a6 <_vfprintf_r+0x58e>
20003af8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003afc:	4648      	mov	r0, r9
20003afe:	4631      	mov	r1, r6
20003b00:	320c      	adds	r2, #12
20003b02:	f7ff f97b 	bl	20002dfc <__sprint_r>
20003b06:	2800      	cmp	r0, #0
20003b08:	f43f acb4 	beq.w	20003474 <_vfprintf_r+0x65c>
20003b0c:	f7ff baa4 	b.w	20003058 <_vfprintf_r+0x240>
20003b10:	991a      	ldr	r1, [sp, #104]	; 0x68
20003b12:	2901      	cmp	r1, #1
20003b14:	dd4c      	ble.n	20003bb0 <_vfprintf_r+0xd98>
20003b16:	2301      	movs	r3, #1
20003b18:	6063      	str	r3, [r4, #4]
20003b1a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003b1e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003b22:	3301      	adds	r3, #1
20003b24:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003b26:	3201      	adds	r2, #1
20003b28:	2b07      	cmp	r3, #7
20003b2a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b2e:	6020      	str	r0, [r4, #0]
20003b30:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b34:	f300 81b2 	bgt.w	20003e9c <_vfprintf_r+0x1084>
20003b38:	3408      	adds	r4, #8
20003b3a:	2301      	movs	r3, #1
20003b3c:	6063      	str	r3, [r4, #4]
20003b3e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003b42:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003b46:	3301      	adds	r3, #1
20003b48:	991d      	ldr	r1, [sp, #116]	; 0x74
20003b4a:	3201      	adds	r2, #1
20003b4c:	2b07      	cmp	r3, #7
20003b4e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b52:	6021      	str	r1, [r4, #0]
20003b54:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b58:	f300 8192 	bgt.w	20003e80 <_vfprintf_r+0x1068>
20003b5c:	3408      	adds	r4, #8
20003b5e:	9812      	ldr	r0, [sp, #72]	; 0x48
20003b60:	2200      	movs	r2, #0
20003b62:	2300      	movs	r3, #0
20003b64:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003b66:	f004 fb63 	bl	20008230 <__aeabi_dcmpeq>
20003b6a:	2800      	cmp	r0, #0
20003b6c:	f040 811d 	bne.w	20003daa <_vfprintf_r+0xf92>
20003b70:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20003b72:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003b74:	1e5a      	subs	r2, r3, #1
20003b76:	6062      	str	r2, [r4, #4]
20003b78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003b7c:	1c41      	adds	r1, r0, #1
20003b7e:	6021      	str	r1, [r4, #0]
20003b80:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003b84:	3301      	adds	r3, #1
20003b86:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003b8a:	188a      	adds	r2, r1, r2
20003b8c:	2b07      	cmp	r3, #7
20003b8e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003b92:	dc21      	bgt.n	20003bd8 <_vfprintf_r+0xdc0>
20003b94:	3408      	adds	r4, #8
20003b96:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20003b98:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003b9c:	981c      	ldr	r0, [sp, #112]	; 0x70
20003b9e:	6022      	str	r2, [r4, #0]
20003ba0:	6063      	str	r3, [r4, #4]
20003ba2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003ba6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003baa:	3301      	adds	r3, #1
20003bac:	f7ff bbf0 	b.w	20003390 <_vfprintf_r+0x578>
20003bb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003bb2:	f012 0f01 	tst.w	r2, #1
20003bb6:	d1ae      	bne.n	20003b16 <_vfprintf_r+0xcfe>
20003bb8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003bba:	2301      	movs	r3, #1
20003bbc:	6063      	str	r3, [r4, #4]
20003bbe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003bc2:	6022      	str	r2, [r4, #0]
20003bc4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003bc8:	3301      	adds	r3, #1
20003bca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003bce:	3201      	adds	r2, #1
20003bd0:	2b07      	cmp	r3, #7
20003bd2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003bd6:	dddd      	ble.n	20003b94 <_vfprintf_r+0xd7c>
20003bd8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003bdc:	4648      	mov	r0, r9
20003bde:	4631      	mov	r1, r6
20003be0:	320c      	adds	r2, #12
20003be2:	f7ff f90b 	bl	20002dfc <__sprint_r>
20003be6:	2800      	cmp	r0, #0
20003be8:	f47f aa36 	bne.w	20003058 <_vfprintf_r+0x240>
20003bec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003bf0:	3404      	adds	r4, #4
20003bf2:	e7d0      	b.n	20003b96 <_vfprintf_r+0xd7e>
20003bf4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003bf8:	4648      	mov	r0, r9
20003bfa:	4631      	mov	r1, r6
20003bfc:	320c      	adds	r2, #12
20003bfe:	f7ff f8fd 	bl	20002dfc <__sprint_r>
20003c02:	2800      	cmp	r0, #0
20003c04:	f47f aa28 	bne.w	20003058 <_vfprintf_r+0x240>
20003c08:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c0c:	3404      	adds	r4, #4
20003c0e:	f7ff bbb0 	b.w	20003372 <_vfprintf_r+0x55a>
20003c12:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c16:	4648      	mov	r0, r9
20003c18:	4631      	mov	r1, r6
20003c1a:	320c      	adds	r2, #12
20003c1c:	f7ff f8ee 	bl	20002dfc <__sprint_r>
20003c20:	2800      	cmp	r0, #0
20003c22:	f47f aa19 	bne.w	20003058 <_vfprintf_r+0x240>
20003c26:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c2a:	3404      	adds	r4, #4
20003c2c:	f7ff bb3c 	b.w	200032a8 <_vfprintf_r+0x490>
20003c30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c34:	4648      	mov	r0, r9
20003c36:	4631      	mov	r1, r6
20003c38:	320c      	adds	r2, #12
20003c3a:	f7ff f8df 	bl	20002dfc <__sprint_r>
20003c3e:	2800      	cmp	r0, #0
20003c40:	f47f aa0a 	bne.w	20003058 <_vfprintf_r+0x240>
20003c44:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003c48:	3404      	adds	r4, #4
20003c4a:	f7ff bb43 	b.w	200032d4 <_vfprintf_r+0x4bc>
20003c4e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003c52:	2b00      	cmp	r3, #0
20003c54:	f340 81fd 	ble.w	20004052 <_vfprintf_r+0x123a>
20003c58:	991a      	ldr	r1, [sp, #104]	; 0x68
20003c5a:	428b      	cmp	r3, r1
20003c5c:	f6ff af01 	blt.w	20003a62 <_vfprintf_r+0xc4a>
20003c60:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20003c62:	6061      	str	r1, [r4, #4]
20003c64:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003c68:	6022      	str	r2, [r4, #0]
20003c6a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003c6e:	3301      	adds	r3, #1
20003c70:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003c74:	1852      	adds	r2, r2, r1
20003c76:	2b07      	cmp	r3, #7
20003c78:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003c7c:	bfd8      	it	le
20003c7e:	f104 0308 	addle.w	r3, r4, #8
20003c82:	f300 8429 	bgt.w	200044d8 <_vfprintf_r+0x16c0>
20003c86:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
20003c8a:	981a      	ldr	r0, [sp, #104]	; 0x68
20003c8c:	1a24      	subs	r4, r4, r0
20003c8e:	2c00      	cmp	r4, #0
20003c90:	f340 81b3 	ble.w	20003ffa <_vfprintf_r+0x11e2>
20003c94:	2c10      	cmp	r4, #16
20003c96:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20003e7c <_vfprintf_r+0x1064>
20003c9a:	f340 819d 	ble.w	20003fd8 <_vfprintf_r+0x11c0>
20003c9e:	4642      	mov	r2, r8
20003ca0:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20003ca4:	46a8      	mov	r8, r5
20003ca6:	2710      	movs	r7, #16
20003ca8:	f10a 0a0c 	add.w	sl, sl, #12
20003cac:	4615      	mov	r5, r2
20003cae:	e003      	b.n	20003cb8 <_vfprintf_r+0xea0>
20003cb0:	3c10      	subs	r4, #16
20003cb2:	2c10      	cmp	r4, #16
20003cb4:	f340 818d 	ble.w	20003fd2 <_vfprintf_r+0x11ba>
20003cb8:	605f      	str	r7, [r3, #4]
20003cba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003cbe:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003cc2:	3201      	adds	r2, #1
20003cc4:	601d      	str	r5, [r3, #0]
20003cc6:	3110      	adds	r1, #16
20003cc8:	2a07      	cmp	r2, #7
20003cca:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003cce:	f103 0308 	add.w	r3, r3, #8
20003cd2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003cd6:	ddeb      	ble.n	20003cb0 <_vfprintf_r+0xe98>
20003cd8:	4648      	mov	r0, r9
20003cda:	4631      	mov	r1, r6
20003cdc:	4652      	mov	r2, sl
20003cde:	f7ff f88d 	bl	20002dfc <__sprint_r>
20003ce2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003ce6:	3304      	adds	r3, #4
20003ce8:	2800      	cmp	r0, #0
20003cea:	d0e1      	beq.n	20003cb0 <_vfprintf_r+0xe98>
20003cec:	f7ff b9b4 	b.w	20003058 <_vfprintf_r+0x240>
20003cf0:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003cf2:	9819      	ldr	r0, [sp, #100]	; 0x64
20003cf4:	4613      	mov	r3, r2
20003cf6:	9213      	str	r2, [sp, #76]	; 0x4c
20003cf8:	f00a 020f 	and.w	r2, sl, #15
20003cfc:	ea4f 111a 	mov.w	r1, sl, lsr #4
20003d00:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20003d04:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
20003d08:	5c82      	ldrb	r2, [r0, r2]
20003d0a:	468a      	mov	sl, r1
20003d0c:	46e3      	mov	fp, ip
20003d0e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003d12:	f803 2d01 	strb.w	r2, [r3, #-1]!
20003d16:	d1ef      	bne.n	20003cf8 <_vfprintf_r+0xee0>
20003d18:	9818      	ldr	r0, [sp, #96]	; 0x60
20003d1a:	9313      	str	r3, [sp, #76]	; 0x4c
20003d1c:	1ac0      	subs	r0, r0, r3
20003d1e:	9010      	str	r0, [sp, #64]	; 0x40
20003d20:	f7ff ba41 	b.w	200031a6 <_vfprintf_r+0x38e>
20003d24:	2209      	movs	r2, #9
20003d26:	2300      	movs	r3, #0
20003d28:	4552      	cmp	r2, sl
20003d2a:	eb73 000b 	sbcs.w	r0, r3, fp
20003d2e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20003d32:	d21f      	bcs.n	20003d74 <_vfprintf_r+0xf5c>
20003d34:	4623      	mov	r3, r4
20003d36:	4644      	mov	r4, r8
20003d38:	46b8      	mov	r8, r7
20003d3a:	461f      	mov	r7, r3
20003d3c:	4650      	mov	r0, sl
20003d3e:	4659      	mov	r1, fp
20003d40:	220a      	movs	r2, #10
20003d42:	2300      	movs	r3, #0
20003d44:	f004 face 	bl	200082e4 <__aeabi_uldivmod>
20003d48:	2300      	movs	r3, #0
20003d4a:	4650      	mov	r0, sl
20003d4c:	4659      	mov	r1, fp
20003d4e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003d52:	220a      	movs	r2, #10
20003d54:	f804 cd01 	strb.w	ip, [r4, #-1]!
20003d58:	f004 fac4 	bl	200082e4 <__aeabi_uldivmod>
20003d5c:	2209      	movs	r2, #9
20003d5e:	2300      	movs	r3, #0
20003d60:	4682      	mov	sl, r0
20003d62:	468b      	mov	fp, r1
20003d64:	4552      	cmp	r2, sl
20003d66:	eb73 030b 	sbcs.w	r3, r3, fp
20003d6a:	d3e7      	bcc.n	20003d3c <_vfprintf_r+0xf24>
20003d6c:	463b      	mov	r3, r7
20003d6e:	4647      	mov	r7, r8
20003d70:	46a0      	mov	r8, r4
20003d72:	461c      	mov	r4, r3
20003d74:	f108 30ff 	add.w	r0, r8, #4294967295
20003d78:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20003d7c:	9013      	str	r0, [sp, #76]	; 0x4c
20003d7e:	f808 ac01 	strb.w	sl, [r8, #-1]
20003d82:	9918      	ldr	r1, [sp, #96]	; 0x60
20003d84:	1a09      	subs	r1, r1, r0
20003d86:	9110      	str	r1, [sp, #64]	; 0x40
20003d88:	f7ff ba0d 	b.w	200031a6 <_vfprintf_r+0x38e>
20003d8c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003d90:	4648      	mov	r0, r9
20003d92:	4631      	mov	r1, r6
20003d94:	320c      	adds	r2, #12
20003d96:	f7ff f831 	bl	20002dfc <__sprint_r>
20003d9a:	2800      	cmp	r0, #0
20003d9c:	f47f a95c 	bne.w	20003058 <_vfprintf_r+0x240>
20003da0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003da4:	3404      	adds	r4, #4
20003da6:	f7ff ba68 	b.w	2000327a <_vfprintf_r+0x462>
20003daa:	991a      	ldr	r1, [sp, #104]	; 0x68
20003dac:	1e4f      	subs	r7, r1, #1
20003dae:	2f00      	cmp	r7, #0
20003db0:	f77f aef1 	ble.w	20003b96 <_vfprintf_r+0xd7e>
20003db4:	2f10      	cmp	r7, #16
20003db6:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20003e7c <_vfprintf_r+0x1064>
20003dba:	dd4e      	ble.n	20003e5a <_vfprintf_r+0x1042>
20003dbc:	4643      	mov	r3, r8
20003dbe:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003dc2:	46a8      	mov	r8, r5
20003dc4:	f04f 0a10 	mov.w	sl, #16
20003dc8:	f10b 0b0c 	add.w	fp, fp, #12
20003dcc:	461d      	mov	r5, r3
20003dce:	e002      	b.n	20003dd6 <_vfprintf_r+0xfbe>
20003dd0:	3f10      	subs	r7, #16
20003dd2:	2f10      	cmp	r7, #16
20003dd4:	dd3e      	ble.n	20003e54 <_vfprintf_r+0x103c>
20003dd6:	f8c4 a004 	str.w	sl, [r4, #4]
20003dda:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003dde:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003de2:	3301      	adds	r3, #1
20003de4:	6025      	str	r5, [r4, #0]
20003de6:	3210      	adds	r2, #16
20003de8:	2b07      	cmp	r3, #7
20003dea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003dee:	f104 0408 	add.w	r4, r4, #8
20003df2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003df6:	ddeb      	ble.n	20003dd0 <_vfprintf_r+0xfb8>
20003df8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003dfc:	4648      	mov	r0, r9
20003dfe:	4631      	mov	r1, r6
20003e00:	465a      	mov	r2, fp
20003e02:	3404      	adds	r4, #4
20003e04:	f7fe fffa 	bl	20002dfc <__sprint_r>
20003e08:	2800      	cmp	r0, #0
20003e0a:	d0e1      	beq.n	20003dd0 <_vfprintf_r+0xfb8>
20003e0c:	f7ff b924 	b.w	20003058 <_vfprintf_r+0x240>
20003e10:	9816      	ldr	r0, [sp, #88]	; 0x58
20003e12:	2130      	movs	r1, #48	; 0x30
20003e14:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20003e18:	2201      	movs	r2, #1
20003e1a:	2302      	movs	r3, #2
20003e1c:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003e20:	f04c 0c02 	orr.w	ip, ip, #2
20003e24:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
20003e28:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003e2c:	f7ff b986 	b.w	2000313c <_vfprintf_r+0x324>
20003e30:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003e32:	1d01      	adds	r1, r0, #4
20003e34:	6803      	ldr	r3, [r0, #0]
20003e36:	910b      	str	r1, [sp, #44]	; 0x2c
20003e38:	469a      	mov	sl, r3
20003e3a:	f04f 0b00 	mov.w	fp, #0
20003e3e:	f7ff b973 	b.w	20003128 <_vfprintf_r+0x310>
20003e42:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003e44:	1d01      	adds	r1, r0, #4
20003e46:	6803      	ldr	r3, [r0, #0]
20003e48:	910b      	str	r1, [sp, #44]	; 0x2c
20003e4a:	469a      	mov	sl, r3
20003e4c:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003e50:	f7ff bbad 	b.w	200035ae <_vfprintf_r+0x796>
20003e54:	462b      	mov	r3, r5
20003e56:	4645      	mov	r5, r8
20003e58:	4698      	mov	r8, r3
20003e5a:	6067      	str	r7, [r4, #4]
20003e5c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003e60:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003e64:	3301      	adds	r3, #1
20003e66:	f8c4 8000 	str.w	r8, [r4]
20003e6a:	19d2      	adds	r2, r2, r7
20003e6c:	2b07      	cmp	r3, #7
20003e6e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003e72:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003e76:	f77f ae8d 	ble.w	20003b94 <_vfprintf_r+0xd7c>
20003e7a:	e6ad      	b.n	20003bd8 <_vfprintf_r+0xdc0>
20003e7c:	20008b30 	.word	0x20008b30
20003e80:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003e84:	4648      	mov	r0, r9
20003e86:	4631      	mov	r1, r6
20003e88:	320c      	adds	r2, #12
20003e8a:	f7fe ffb7 	bl	20002dfc <__sprint_r>
20003e8e:	2800      	cmp	r0, #0
20003e90:	f47f a8e2 	bne.w	20003058 <_vfprintf_r+0x240>
20003e94:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003e98:	3404      	adds	r4, #4
20003e9a:	e660      	b.n	20003b5e <_vfprintf_r+0xd46>
20003e9c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003ea0:	4648      	mov	r0, r9
20003ea2:	4631      	mov	r1, r6
20003ea4:	320c      	adds	r2, #12
20003ea6:	f7fe ffa9 	bl	20002dfc <__sprint_r>
20003eaa:	2800      	cmp	r0, #0
20003eac:	f47f a8d4 	bne.w	20003058 <_vfprintf_r+0x240>
20003eb0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003eb4:	3404      	adds	r4, #4
20003eb6:	e640      	b.n	20003b3a <_vfprintf_r+0xd22>
20003eb8:	2830      	cmp	r0, #48	; 0x30
20003eba:	f000 82ec 	beq.w	20004496 <_vfprintf_r+0x167e>
20003ebe:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003ec0:	2330      	movs	r3, #48	; 0x30
20003ec2:	f800 3d01 	strb.w	r3, [r0, #-1]!
20003ec6:	9918      	ldr	r1, [sp, #96]	; 0x60
20003ec8:	9013      	str	r0, [sp, #76]	; 0x4c
20003eca:	1a09      	subs	r1, r1, r0
20003ecc:	9110      	str	r1, [sp, #64]	; 0x40
20003ece:	f7ff b96a 	b.w	200031a6 <_vfprintf_r+0x38e>
20003ed2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003ed6:	4648      	mov	r0, r9
20003ed8:	4631      	mov	r1, r6
20003eda:	320c      	adds	r2, #12
20003edc:	f7fe ff8e 	bl	20002dfc <__sprint_r>
20003ee0:	2800      	cmp	r0, #0
20003ee2:	f47f a8b9 	bne.w	20003058 <_vfprintf_r+0x240>
20003ee6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003eea:	3404      	adds	r4, #4
20003eec:	f7ff b9f8 	b.w	200032e0 <_vfprintf_r+0x4c8>
20003ef0:	f1da 0a00 	rsbs	sl, sl, #0
20003ef4:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
20003ef8:	232d      	movs	r3, #45	; 0x2d
20003efa:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003efe:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003f02:	bf0c      	ite	eq
20003f04:	2200      	moveq	r2, #0
20003f06:	2201      	movne	r2, #1
20003f08:	2301      	movs	r3, #1
20003f0a:	f7ff b91b 	b.w	20003144 <_vfprintf_r+0x32c>
20003f0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003f10:	462b      	mov	r3, r5
20003f12:	782a      	ldrb	r2, [r5, #0]
20003f14:	910b      	str	r1, [sp, #44]	; 0x2c
20003f16:	f7ff b82a 	b.w	20002f6e <_vfprintf_r+0x156>
20003f1a:	462a      	mov	r2, r5
20003f1c:	4645      	mov	r5, r8
20003f1e:	4690      	mov	r8, r2
20003f20:	605f      	str	r7, [r3, #4]
20003f22:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003f26:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003f2a:	3201      	adds	r2, #1
20003f2c:	f8c3 8000 	str.w	r8, [r3]
20003f30:	19c9      	adds	r1, r1, r7
20003f32:	2a07      	cmp	r2, #7
20003f34:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003f38:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003f3c:	f73f adce 	bgt.w	20003adc <_vfprintf_r+0xcc4>
20003f40:	3308      	adds	r3, #8
20003f42:	f7ff ba30 	b.w	200033a6 <_vfprintf_r+0x58e>
20003f46:	980a      	ldr	r0, [sp, #40]	; 0x28
20003f48:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20003f4c:	f000 81ed 	beq.w	2000432a <_vfprintf_r+0x1512>
20003f50:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003f52:	4613      	mov	r3, r2
20003f54:	1d0a      	adds	r2, r1, #4
20003f56:	920b      	str	r2, [sp, #44]	; 0x2c
20003f58:	f8b1 a000 	ldrh.w	sl, [r1]
20003f5c:	f1ba 0200 	subs.w	r2, sl, #0
20003f60:	bf18      	it	ne
20003f62:	2201      	movne	r2, #1
20003f64:	46d2      	mov	sl, sl
20003f66:	f04f 0b00 	mov.w	fp, #0
20003f6a:	f7ff b8e7 	b.w	2000313c <_vfprintf_r+0x324>
20003f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003f70:	f013 0f40 	tst.w	r3, #64	; 0x40
20003f74:	f000 81cc 	beq.w	20004310 <_vfprintf_r+0x14f8>
20003f78:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003f7a:	2301      	movs	r3, #1
20003f7c:	1d01      	adds	r1, r0, #4
20003f7e:	910b      	str	r1, [sp, #44]	; 0x2c
20003f80:	f8b0 a000 	ldrh.w	sl, [r0]
20003f84:	f1ba 0200 	subs.w	r2, sl, #0
20003f88:	bf18      	it	ne
20003f8a:	2201      	movne	r2, #1
20003f8c:	46d2      	mov	sl, sl
20003f8e:	f04f 0b00 	mov.w	fp, #0
20003f92:	f7ff b8d3 	b.w	2000313c <_vfprintf_r+0x324>
20003f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003f98:	f013 0f10 	tst.w	r3, #16
20003f9c:	f000 81a4 	beq.w	200042e8 <_vfprintf_r+0x14d0>
20003fa0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003fa2:	9911      	ldr	r1, [sp, #68]	; 0x44
20003fa4:	f100 0a04 	add.w	sl, r0, #4
20003fa8:	6803      	ldr	r3, [r0, #0]
20003faa:	6019      	str	r1, [r3, #0]
20003fac:	f7fe bf9c 	b.w	20002ee8 <_vfprintf_r+0xd0>
20003fb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003fb2:	1dc3      	adds	r3, r0, #7
20003fb4:	f023 0307 	bic.w	r3, r3, #7
20003fb8:	f103 0108 	add.w	r1, r3, #8
20003fbc:	910b      	str	r1, [sp, #44]	; 0x2c
20003fbe:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003fc2:	f8d3 a000 	ldr.w	sl, [r3]
20003fc6:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20003fca:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003fce:	f7ff bb11 	b.w	200035f4 <_vfprintf_r+0x7dc>
20003fd2:	462a      	mov	r2, r5
20003fd4:	4645      	mov	r5, r8
20003fd6:	4690      	mov	r8, r2
20003fd8:	605c      	str	r4, [r3, #4]
20003fda:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003fde:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003fe2:	3201      	adds	r2, #1
20003fe4:	f8c3 8000 	str.w	r8, [r3]
20003fe8:	1909      	adds	r1, r1, r4
20003fea:	2a07      	cmp	r2, #7
20003fec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003ff0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003ff4:	f300 82ea 	bgt.w	200045cc <_vfprintf_r+0x17b4>
20003ff8:	3308      	adds	r3, #8
20003ffa:	990a      	ldr	r1, [sp, #40]	; 0x28
20003ffc:	f011 0f01 	tst.w	r1, #1
20004000:	f43f a9d1 	beq.w	200033a6 <_vfprintf_r+0x58e>
20004004:	2201      	movs	r2, #1
20004006:	605a      	str	r2, [r3, #4]
20004008:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000400c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004010:	3201      	adds	r2, #1
20004012:	981d      	ldr	r0, [sp, #116]	; 0x74
20004014:	3101      	adds	r1, #1
20004016:	2a07      	cmp	r2, #7
20004018:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000401c:	6018      	str	r0, [r3, #0]
2000401e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004022:	f73f ad5b 	bgt.w	20003adc <_vfprintf_r+0xcc4>
20004026:	3308      	adds	r3, #8
20004028:	f7ff b9bd 	b.w	200033a6 <_vfprintf_r+0x58e>
2000402c:	232d      	movs	r3, #45	; 0x2d
2000402e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20004032:	f7ff baf2 	b.w	2000361a <_vfprintf_r+0x802>
20004036:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000403a:	4648      	mov	r0, r9
2000403c:	4631      	mov	r1, r6
2000403e:	320c      	adds	r2, #12
20004040:	f7fe fedc 	bl	20002dfc <__sprint_r>
20004044:	2800      	cmp	r0, #0
20004046:	f47f a807 	bne.w	20003058 <_vfprintf_r+0x240>
2000404a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000404e:	3304      	adds	r3, #4
20004050:	e456      	b.n	20003900 <_vfprintf_r+0xae8>
20004052:	2301      	movs	r3, #1
20004054:	6063      	str	r3, [r4, #4]
20004056:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000405a:	f648 3380 	movw	r3, #35712	; 0x8b80
2000405e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004062:	6023      	str	r3, [r4, #0]
20004064:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004068:	3201      	adds	r2, #1
2000406a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000406e:	3301      	adds	r3, #1
20004070:	2a07      	cmp	r2, #7
20004072:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004076:	bfd8      	it	le
20004078:	f104 0308 	addle.w	r3, r4, #8
2000407c:	f300 8187 	bgt.w	2000438e <_vfprintf_r+0x1576>
20004080:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004084:	b93a      	cbnz	r2, 20004096 <_vfprintf_r+0x127e>
20004086:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20004088:	b92a      	cbnz	r2, 20004096 <_vfprintf_r+0x127e>
2000408a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000408e:	f01c 0f01 	tst.w	ip, #1
20004092:	f43f a988 	beq.w	200033a6 <_vfprintf_r+0x58e>
20004096:	2201      	movs	r2, #1
20004098:	605a      	str	r2, [r3, #4]
2000409a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000409e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200040a2:	3201      	adds	r2, #1
200040a4:	981d      	ldr	r0, [sp, #116]	; 0x74
200040a6:	3101      	adds	r1, #1
200040a8:	2a07      	cmp	r2, #7
200040aa:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200040ae:	6018      	str	r0, [r3, #0]
200040b0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200040b4:	f300 8179 	bgt.w	200043aa <_vfprintf_r+0x1592>
200040b8:	3308      	adds	r3, #8
200040ba:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200040be:	427f      	negs	r7, r7
200040c0:	2f00      	cmp	r7, #0
200040c2:	f340 81b3 	ble.w	2000442c <_vfprintf_r+0x1614>
200040c6:	2f10      	cmp	r7, #16
200040c8:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 2000471c <_vfprintf_r+0x1904>
200040cc:	f340 81d2 	ble.w	20004474 <_vfprintf_r+0x165c>
200040d0:	4642      	mov	r2, r8
200040d2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200040d6:	46a8      	mov	r8, r5
200040d8:	2410      	movs	r4, #16
200040da:	f10a 0a0c 	add.w	sl, sl, #12
200040de:	4615      	mov	r5, r2
200040e0:	e003      	b.n	200040ea <_vfprintf_r+0x12d2>
200040e2:	3f10      	subs	r7, #16
200040e4:	2f10      	cmp	r7, #16
200040e6:	f340 81c2 	ble.w	2000446e <_vfprintf_r+0x1656>
200040ea:	605c      	str	r4, [r3, #4]
200040ec:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200040f0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200040f4:	3201      	adds	r2, #1
200040f6:	601d      	str	r5, [r3, #0]
200040f8:	3110      	adds	r1, #16
200040fa:	2a07      	cmp	r2, #7
200040fc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004100:	f103 0308 	add.w	r3, r3, #8
20004104:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004108:	ddeb      	ble.n	200040e2 <_vfprintf_r+0x12ca>
2000410a:	4648      	mov	r0, r9
2000410c:	4631      	mov	r1, r6
2000410e:	4652      	mov	r2, sl
20004110:	f7fe fe74 	bl	20002dfc <__sprint_r>
20004114:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004118:	3304      	adds	r3, #4
2000411a:	2800      	cmp	r0, #0
2000411c:	d0e1      	beq.n	200040e2 <_vfprintf_r+0x12ca>
2000411e:	f7fe bf9b 	b.w	20003058 <_vfprintf_r+0x240>
20004122:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004124:	1c6b      	adds	r3, r5, #1
20004126:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004128:	f042 0220 	orr.w	r2, r2, #32
2000412c:	920a      	str	r2, [sp, #40]	; 0x28
2000412e:	786a      	ldrb	r2, [r5, #1]
20004130:	910b      	str	r1, [sp, #44]	; 0x2c
20004132:	f7fe bf1c 	b.w	20002f6e <_vfprintf_r+0x156>
20004136:	4650      	mov	r0, sl
20004138:	4641      	mov	r1, r8
2000413a:	f003 fad7 	bl	200076ec <__isnand>
2000413e:	2800      	cmp	r0, #0
20004140:	f040 80ff 	bne.w	20004342 <_vfprintf_r+0x152a>
20004144:	f1b7 3fff 	cmp.w	r7, #4294967295
20004148:	f000 8251 	beq.w	200045ee <_vfprintf_r+0x17d6>
2000414c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000414e:	2867      	cmp	r0, #103	; 0x67
20004150:	bf14      	ite	ne
20004152:	2300      	movne	r3, #0
20004154:	2301      	moveq	r3, #1
20004156:	2847      	cmp	r0, #71	; 0x47
20004158:	bf08      	it	eq
2000415a:	f043 0301 	orreq.w	r3, r3, #1
2000415e:	b113      	cbz	r3, 20004166 <_vfprintf_r+0x134e>
20004160:	2f00      	cmp	r7, #0
20004162:	bf08      	it	eq
20004164:	2701      	moveq	r7, #1
20004166:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
2000416a:	4643      	mov	r3, r8
2000416c:	4652      	mov	r2, sl
2000416e:	990a      	ldr	r1, [sp, #40]	; 0x28
20004170:	e9c0 2300 	strd	r2, r3, [r0]
20004174:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
20004178:	f441 7180 	orr.w	r1, r1, #256	; 0x100
2000417c:	910a      	str	r1, [sp, #40]	; 0x28
2000417e:	2b00      	cmp	r3, #0
20004180:	f2c0 8264 	blt.w	2000464c <_vfprintf_r+0x1834>
20004184:	2100      	movs	r1, #0
20004186:	9117      	str	r1, [sp, #92]	; 0x5c
20004188:	9816      	ldr	r0, [sp, #88]	; 0x58
2000418a:	2866      	cmp	r0, #102	; 0x66
2000418c:	bf14      	ite	ne
2000418e:	2300      	movne	r3, #0
20004190:	2301      	moveq	r3, #1
20004192:	2846      	cmp	r0, #70	; 0x46
20004194:	bf08      	it	eq
20004196:	f043 0301 	orreq.w	r3, r3, #1
2000419a:	9310      	str	r3, [sp, #64]	; 0x40
2000419c:	2b00      	cmp	r3, #0
2000419e:	f000 81d1 	beq.w	20004544 <_vfprintf_r+0x172c>
200041a2:	46bc      	mov	ip, r7
200041a4:	2303      	movs	r3, #3
200041a6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200041aa:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200041ae:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200041b2:	4648      	mov	r0, r9
200041b4:	9300      	str	r3, [sp, #0]
200041b6:	9102      	str	r1, [sp, #8]
200041b8:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
200041bc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200041c0:	310c      	adds	r1, #12
200041c2:	f8cd c004 	str.w	ip, [sp, #4]
200041c6:	9103      	str	r1, [sp, #12]
200041c8:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
200041cc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200041d0:	9104      	str	r1, [sp, #16]
200041d2:	f000 fbc5 	bl	20004960 <_dtoa_r>
200041d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
200041d8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200041dc:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200041e0:	bf18      	it	ne
200041e2:	2301      	movne	r3, #1
200041e4:	2a47      	cmp	r2, #71	; 0x47
200041e6:	bf0c      	ite	eq
200041e8:	2300      	moveq	r3, #0
200041ea:	f003 0301 	andne.w	r3, r3, #1
200041ee:	9013      	str	r0, [sp, #76]	; 0x4c
200041f0:	b933      	cbnz	r3, 20004200 <_vfprintf_r+0x13e8>
200041f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200041f4:	f013 0f01 	tst.w	r3, #1
200041f8:	bf08      	it	eq
200041fa:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
200041fe:	d016      	beq.n	2000422e <_vfprintf_r+0x1416>
20004200:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004202:	9910      	ldr	r1, [sp, #64]	; 0x40
20004204:	eb00 0b0c 	add.w	fp, r0, ip
20004208:	b131      	cbz	r1, 20004218 <_vfprintf_r+0x1400>
2000420a:	7803      	ldrb	r3, [r0, #0]
2000420c:	2b30      	cmp	r3, #48	; 0x30
2000420e:	f000 80da 	beq.w	200043c6 <_vfprintf_r+0x15ae>
20004212:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20004216:	449b      	add	fp, r3
20004218:	4650      	mov	r0, sl
2000421a:	2200      	movs	r2, #0
2000421c:	2300      	movs	r3, #0
2000421e:	4641      	mov	r1, r8
20004220:	f004 f806 	bl	20008230 <__aeabi_dcmpeq>
20004224:	2800      	cmp	r0, #0
20004226:	f000 81c2 	beq.w	200045ae <_vfprintf_r+0x1796>
2000422a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
2000422e:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004230:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004232:	2a67      	cmp	r2, #103	; 0x67
20004234:	bf14      	ite	ne
20004236:	2300      	movne	r3, #0
20004238:	2301      	moveq	r3, #1
2000423a:	2a47      	cmp	r2, #71	; 0x47
2000423c:	bf08      	it	eq
2000423e:	f043 0301 	orreq.w	r3, r3, #1
20004242:	ebc0 000b 	rsb	r0, r0, fp
20004246:	901a      	str	r0, [sp, #104]	; 0x68
20004248:	2b00      	cmp	r3, #0
2000424a:	f000 818a 	beq.w	20004562 <_vfprintf_r+0x174a>
2000424e:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20004252:	f111 0f03 	cmn.w	r1, #3
20004256:	9110      	str	r1, [sp, #64]	; 0x40
20004258:	db02      	blt.n	20004260 <_vfprintf_r+0x1448>
2000425a:	428f      	cmp	r7, r1
2000425c:	f280 818c 	bge.w	20004578 <_vfprintf_r+0x1760>
20004260:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004262:	3a02      	subs	r2, #2
20004264:	9216      	str	r2, [sp, #88]	; 0x58
20004266:	9910      	ldr	r1, [sp, #64]	; 0x40
20004268:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000426a:	1e4b      	subs	r3, r1, #1
2000426c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20004270:	2b00      	cmp	r3, #0
20004272:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
20004276:	f2c0 8234 	blt.w	200046e2 <_vfprintf_r+0x18ca>
2000427a:	222b      	movs	r2, #43	; 0x2b
2000427c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20004280:	2b09      	cmp	r3, #9
20004282:	f300 81b6 	bgt.w	200045f2 <_vfprintf_r+0x17da>
20004286:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000428a:	3330      	adds	r3, #48	; 0x30
2000428c:	3204      	adds	r2, #4
2000428e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20004292:	2330      	movs	r3, #48	; 0x30
20004294:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
20004298:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
2000429c:	981a      	ldr	r0, [sp, #104]	; 0x68
2000429e:	991a      	ldr	r1, [sp, #104]	; 0x68
200042a0:	1ad3      	subs	r3, r2, r3
200042a2:	1818      	adds	r0, r3, r0
200042a4:	931c      	str	r3, [sp, #112]	; 0x70
200042a6:	2901      	cmp	r1, #1
200042a8:	9010      	str	r0, [sp, #64]	; 0x40
200042aa:	f340 8210 	ble.w	200046ce <_vfprintf_r+0x18b6>
200042ae:	9810      	ldr	r0, [sp, #64]	; 0x40
200042b0:	3001      	adds	r0, #1
200042b2:	9010      	str	r0, [sp, #64]	; 0x40
200042b4:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200042b8:	910c      	str	r1, [sp, #48]	; 0x30
200042ba:	9817      	ldr	r0, [sp, #92]	; 0x5c
200042bc:	2800      	cmp	r0, #0
200042be:	f000 816e 	beq.w	2000459e <_vfprintf_r+0x1786>
200042c2:	232d      	movs	r3, #45	; 0x2d
200042c4:	2100      	movs	r1, #0
200042c6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200042ca:	9117      	str	r1, [sp, #92]	; 0x5c
200042cc:	f7fe bf74 	b.w	200031b8 <_vfprintf_r+0x3a0>
200042d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
200042d2:	f04f 0c00 	mov.w	ip, #0
200042d6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200042da:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200042de:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200042e2:	920c      	str	r2, [sp, #48]	; 0x30
200042e4:	f7fe bf67 	b.w	200031b6 <_vfprintf_r+0x39e>
200042e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200042ea:	f012 0f40 	tst.w	r2, #64	; 0x40
200042ee:	bf17      	itett	ne
200042f0:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200042f2:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
200042f4:	9911      	ldrne	r1, [sp, #68]	; 0x44
200042f6:	f100 0a04 	addne.w	sl, r0, #4
200042fa:	bf11      	iteee	ne
200042fc:	6803      	ldrne	r3, [r0, #0]
200042fe:	f102 0a04 	addeq.w	sl, r2, #4
20004302:	6813      	ldreq	r3, [r2, #0]
20004304:	9811      	ldreq	r0, [sp, #68]	; 0x44
20004306:	bf14      	ite	ne
20004308:	8019      	strhne	r1, [r3, #0]
2000430a:	6018      	streq	r0, [r3, #0]
2000430c:	f7fe bdec 	b.w	20002ee8 <_vfprintf_r+0xd0>
20004310:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004312:	1d13      	adds	r3, r2, #4
20004314:	930b      	str	r3, [sp, #44]	; 0x2c
20004316:	6811      	ldr	r1, [r2, #0]
20004318:	2301      	movs	r3, #1
2000431a:	1e0a      	subs	r2, r1, #0
2000431c:	bf18      	it	ne
2000431e:	2201      	movne	r2, #1
20004320:	468a      	mov	sl, r1
20004322:	f04f 0b00 	mov.w	fp, #0
20004326:	f7fe bf09 	b.w	2000313c <_vfprintf_r+0x324>
2000432a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000432c:	1d02      	adds	r2, r0, #4
2000432e:	920b      	str	r2, [sp, #44]	; 0x2c
20004330:	6801      	ldr	r1, [r0, #0]
20004332:	1e0a      	subs	r2, r1, #0
20004334:	bf18      	it	ne
20004336:	2201      	movne	r2, #1
20004338:	468a      	mov	sl, r1
2000433a:	f04f 0b00 	mov.w	fp, #0
2000433e:	f7fe befd 	b.w	2000313c <_vfprintf_r+0x324>
20004342:	f648 3260 	movw	r2, #35680	; 0x8b60
20004346:	f648 335c 	movw	r3, #35676	; 0x8b5c
2000434a:	9916      	ldr	r1, [sp, #88]	; 0x58
2000434c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004350:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004354:	2003      	movs	r0, #3
20004356:	2947      	cmp	r1, #71	; 0x47
20004358:	bfd8      	it	le
2000435a:	461a      	movle	r2, r3
2000435c:	9213      	str	r2, [sp, #76]	; 0x4c
2000435e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004360:	900c      	str	r0, [sp, #48]	; 0x30
20004362:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20004366:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
2000436a:	920a      	str	r2, [sp, #40]	; 0x28
2000436c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004370:	9010      	str	r0, [sp, #64]	; 0x40
20004372:	f7fe bf20 	b.w	200031b6 <_vfprintf_r+0x39e>
20004376:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000437a:	4648      	mov	r0, r9
2000437c:	4631      	mov	r1, r6
2000437e:	320c      	adds	r2, #12
20004380:	f7fe fd3c 	bl	20002dfc <__sprint_r>
20004384:	2800      	cmp	r0, #0
20004386:	f47e ae67 	bne.w	20003058 <_vfprintf_r+0x240>
2000438a:	f7fe be62 	b.w	20003052 <_vfprintf_r+0x23a>
2000438e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004392:	4648      	mov	r0, r9
20004394:	4631      	mov	r1, r6
20004396:	320c      	adds	r2, #12
20004398:	f7fe fd30 	bl	20002dfc <__sprint_r>
2000439c:	2800      	cmp	r0, #0
2000439e:	f47e ae5b 	bne.w	20003058 <_vfprintf_r+0x240>
200043a2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200043a6:	3304      	adds	r3, #4
200043a8:	e66a      	b.n	20004080 <_vfprintf_r+0x1268>
200043aa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043ae:	4648      	mov	r0, r9
200043b0:	4631      	mov	r1, r6
200043b2:	320c      	adds	r2, #12
200043b4:	f7fe fd22 	bl	20002dfc <__sprint_r>
200043b8:	2800      	cmp	r0, #0
200043ba:	f47e ae4d 	bne.w	20003058 <_vfprintf_r+0x240>
200043be:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200043c2:	3304      	adds	r3, #4
200043c4:	e679      	b.n	200040ba <_vfprintf_r+0x12a2>
200043c6:	4650      	mov	r0, sl
200043c8:	2200      	movs	r2, #0
200043ca:	2300      	movs	r3, #0
200043cc:	4641      	mov	r1, r8
200043ce:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
200043d2:	f003 ff2d 	bl	20008230 <__aeabi_dcmpeq>
200043d6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200043da:	2800      	cmp	r0, #0
200043dc:	f47f af19 	bne.w	20004212 <_vfprintf_r+0x13fa>
200043e0:	f1cc 0301 	rsb	r3, ip, #1
200043e4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200043e8:	e715      	b.n	20004216 <_vfprintf_r+0x13fe>
200043ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200043ec:	4252      	negs	r2, r2
200043ee:	920f      	str	r2, [sp, #60]	; 0x3c
200043f0:	f7ff b887 	b.w	20003502 <_vfprintf_r+0x6ea>
200043f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043f8:	4648      	mov	r0, r9
200043fa:	4631      	mov	r1, r6
200043fc:	320c      	adds	r2, #12
200043fe:	f7fe fcfd 	bl	20002dfc <__sprint_r>
20004402:	2800      	cmp	r0, #0
20004404:	f47e ae28 	bne.w	20003058 <_vfprintf_r+0x240>
20004408:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000440c:	3304      	adds	r3, #4
2000440e:	f7ff ba93 	b.w	20003938 <_vfprintf_r+0xb20>
20004412:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004416:	4648      	mov	r0, r9
20004418:	4631      	mov	r1, r6
2000441a:	320c      	adds	r2, #12
2000441c:	f7fe fcee 	bl	20002dfc <__sprint_r>
20004420:	2800      	cmp	r0, #0
20004422:	f47e ae19 	bne.w	20003058 <_vfprintf_r+0x240>
20004426:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000442a:	3304      	adds	r3, #4
2000442c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000442e:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004430:	6059      	str	r1, [r3, #4]
20004432:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004436:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000443a:	6018      	str	r0, [r3, #0]
2000443c:	3201      	adds	r2, #1
2000443e:	981a      	ldr	r0, [sp, #104]	; 0x68
20004440:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004444:	1809      	adds	r1, r1, r0
20004446:	2a07      	cmp	r2, #7
20004448:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000444c:	f73f ab46 	bgt.w	20003adc <_vfprintf_r+0xcc4>
20004450:	3308      	adds	r3, #8
20004452:	f7fe bfa8 	b.w	200033a6 <_vfprintf_r+0x58e>
20004456:	2100      	movs	r1, #0
20004458:	9117      	str	r1, [sp, #92]	; 0x5c
2000445a:	f7fe fc9f 	bl	20002d9c <strlen>
2000445e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004462:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20004466:	9010      	str	r0, [sp, #64]	; 0x40
20004468:	920c      	str	r2, [sp, #48]	; 0x30
2000446a:	f7fe bea4 	b.w	200031b6 <_vfprintf_r+0x39e>
2000446e:	462a      	mov	r2, r5
20004470:	4645      	mov	r5, r8
20004472:	4690      	mov	r8, r2
20004474:	605f      	str	r7, [r3, #4]
20004476:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000447a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000447e:	3201      	adds	r2, #1
20004480:	f8c3 8000 	str.w	r8, [r3]
20004484:	19c9      	adds	r1, r1, r7
20004486:	2a07      	cmp	r2, #7
20004488:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000448c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004490:	dcbf      	bgt.n	20004412 <_vfprintf_r+0x15fa>
20004492:	3308      	adds	r3, #8
20004494:	e7ca      	b.n	2000442c <_vfprintf_r+0x1614>
20004496:	9a18      	ldr	r2, [sp, #96]	; 0x60
20004498:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000449a:	1a51      	subs	r1, r2, r1
2000449c:	9110      	str	r1, [sp, #64]	; 0x40
2000449e:	f7fe be82 	b.w	200031a6 <_vfprintf_r+0x38e>
200044a2:	4648      	mov	r0, r9
200044a4:	4631      	mov	r1, r6
200044a6:	f000 f949 	bl	2000473c <__swsetup_r>
200044aa:	2800      	cmp	r0, #0
200044ac:	f47e add8 	bne.w	20003060 <_vfprintf_r+0x248>
200044b0:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200044b4:	fa1f f38c 	uxth.w	r3, ip
200044b8:	f7fe bcf6 	b.w	20002ea8 <_vfprintf_r+0x90>
200044bc:	2f06      	cmp	r7, #6
200044be:	bf28      	it	cs
200044c0:	2706      	movcs	r7, #6
200044c2:	f648 3178 	movw	r1, #35704	; 0x8b78
200044c6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200044ca:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
200044ce:	9710      	str	r7, [sp, #64]	; 0x40
200044d0:	9113      	str	r1, [sp, #76]	; 0x4c
200044d2:	920c      	str	r2, [sp, #48]	; 0x30
200044d4:	f7fe bfe8 	b.w	200034a8 <_vfprintf_r+0x690>
200044d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200044dc:	4648      	mov	r0, r9
200044de:	4631      	mov	r1, r6
200044e0:	320c      	adds	r2, #12
200044e2:	f7fe fc8b 	bl	20002dfc <__sprint_r>
200044e6:	2800      	cmp	r0, #0
200044e8:	f47e adb6 	bne.w	20003058 <_vfprintf_r+0x240>
200044ec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200044f0:	3304      	adds	r3, #4
200044f2:	f7ff bbc8 	b.w	20003c86 <_vfprintf_r+0xe6e>
200044f6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200044fa:	4648      	mov	r0, r9
200044fc:	4631      	mov	r1, r6
200044fe:	320c      	adds	r2, #12
20004500:	f7fe fc7c 	bl	20002dfc <__sprint_r>
20004504:	2800      	cmp	r0, #0
20004506:	f47e ada7 	bne.w	20003058 <_vfprintf_r+0x240>
2000450a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000450e:	3304      	adds	r3, #4
20004510:	f7ff bace 	b.w	20003ab0 <_vfprintf_r+0xc98>
20004514:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004518:	4648      	mov	r0, r9
2000451a:	4631      	mov	r1, r6
2000451c:	320c      	adds	r2, #12
2000451e:	f7fe fc6d 	bl	20002dfc <__sprint_r>
20004522:	2800      	cmp	r0, #0
20004524:	f47e ad98 	bne.w	20003058 <_vfprintf_r+0x240>
20004528:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000452c:	3404      	adds	r4, #4
2000452e:	f7ff baa9 	b.w	20003a84 <_vfprintf_r+0xc6c>
20004532:	9710      	str	r7, [sp, #64]	; 0x40
20004534:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004538:	9017      	str	r0, [sp, #92]	; 0x5c
2000453a:	970c      	str	r7, [sp, #48]	; 0x30
2000453c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004540:	f7fe be39 	b.w	200031b6 <_vfprintf_r+0x39e>
20004544:	9916      	ldr	r1, [sp, #88]	; 0x58
20004546:	2965      	cmp	r1, #101	; 0x65
20004548:	bf14      	ite	ne
2000454a:	2300      	movne	r3, #0
2000454c:	2301      	moveq	r3, #1
2000454e:	2945      	cmp	r1, #69	; 0x45
20004550:	bf08      	it	eq
20004552:	f043 0301 	orreq.w	r3, r3, #1
20004556:	2b00      	cmp	r3, #0
20004558:	d046      	beq.n	200045e8 <_vfprintf_r+0x17d0>
2000455a:	f107 0c01 	add.w	ip, r7, #1
2000455e:	2302      	movs	r3, #2
20004560:	e621      	b.n	200041a6 <_vfprintf_r+0x138e>
20004562:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004564:	2b65      	cmp	r3, #101	; 0x65
20004566:	dd76      	ble.n	20004656 <_vfprintf_r+0x183e>
20004568:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000456a:	2a66      	cmp	r2, #102	; 0x66
2000456c:	bf1c      	itt	ne
2000456e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20004572:	9310      	strne	r3, [sp, #64]	; 0x40
20004574:	f000 8083 	beq.w	2000467e <_vfprintf_r+0x1866>
20004578:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000457a:	9810      	ldr	r0, [sp, #64]	; 0x40
2000457c:	4283      	cmp	r3, r0
2000457e:	dc6e      	bgt.n	2000465e <_vfprintf_r+0x1846>
20004580:	990a      	ldr	r1, [sp, #40]	; 0x28
20004582:	f011 0f01 	tst.w	r1, #1
20004586:	f040 808e 	bne.w	200046a6 <_vfprintf_r+0x188e>
2000458a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000458e:	2367      	movs	r3, #103	; 0x67
20004590:	920c      	str	r2, [sp, #48]	; 0x30
20004592:	9316      	str	r3, [sp, #88]	; 0x58
20004594:	e691      	b.n	200042ba <_vfprintf_r+0x14a2>
20004596:	2700      	movs	r7, #0
20004598:	461d      	mov	r5, r3
2000459a:	f7fe bce9 	b.w	20002f70 <_vfprintf_r+0x158>
2000459e:	9910      	ldr	r1, [sp, #64]	; 0x40
200045a0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200045a4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
200045a8:	910c      	str	r1, [sp, #48]	; 0x30
200045aa:	f7fe be04 	b.w	200031b6 <_vfprintf_r+0x39e>
200045ae:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
200045b2:	459b      	cmp	fp, r3
200045b4:	bf98      	it	ls
200045b6:	469b      	movls	fp, r3
200045b8:	f67f ae39 	bls.w	2000422e <_vfprintf_r+0x1416>
200045bc:	2230      	movs	r2, #48	; 0x30
200045be:	f803 2b01 	strb.w	r2, [r3], #1
200045c2:	459b      	cmp	fp, r3
200045c4:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
200045c8:	d8f9      	bhi.n	200045be <_vfprintf_r+0x17a6>
200045ca:	e630      	b.n	2000422e <_vfprintf_r+0x1416>
200045cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200045d0:	4648      	mov	r0, r9
200045d2:	4631      	mov	r1, r6
200045d4:	320c      	adds	r2, #12
200045d6:	f7fe fc11 	bl	20002dfc <__sprint_r>
200045da:	2800      	cmp	r0, #0
200045dc:	f47e ad3c 	bne.w	20003058 <_vfprintf_r+0x240>
200045e0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200045e4:	3304      	adds	r3, #4
200045e6:	e508      	b.n	20003ffa <_vfprintf_r+0x11e2>
200045e8:	46bc      	mov	ip, r7
200045ea:	3302      	adds	r3, #2
200045ec:	e5db      	b.n	200041a6 <_vfprintf_r+0x138e>
200045ee:	3707      	adds	r7, #7
200045f0:	e5b9      	b.n	20004166 <_vfprintf_r+0x134e>
200045f2:	f246 6c67 	movw	ip, #26215	; 0x6667
200045f6:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200045fa:	3103      	adds	r1, #3
200045fc:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20004600:	fb8c 2003 	smull	r2, r0, ip, r3
20004604:	17da      	asrs	r2, r3, #31
20004606:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
2000460a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
2000460e:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20004612:	4613      	mov	r3, r2
20004614:	3030      	adds	r0, #48	; 0x30
20004616:	2a09      	cmp	r2, #9
20004618:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000461c:	dcf0      	bgt.n	20004600 <_vfprintf_r+0x17e8>
2000461e:	3330      	adds	r3, #48	; 0x30
20004620:	1e48      	subs	r0, r1, #1
20004622:	b2da      	uxtb	r2, r3
20004624:	f801 2c01 	strb.w	r2, [r1, #-1]
20004628:	9b07      	ldr	r3, [sp, #28]
2000462a:	4283      	cmp	r3, r0
2000462c:	d96a      	bls.n	20004704 <_vfprintf_r+0x18ec>
2000462e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20004632:	3303      	adds	r3, #3
20004634:	e001      	b.n	2000463a <_vfprintf_r+0x1822>
20004636:	f811 2b01 	ldrb.w	r2, [r1], #1
2000463a:	f803 2c01 	strb.w	r2, [r3, #-1]
2000463e:	461a      	mov	r2, r3
20004640:	f8dd c01c 	ldr.w	ip, [sp, #28]
20004644:	3301      	adds	r3, #1
20004646:	458c      	cmp	ip, r1
20004648:	d8f5      	bhi.n	20004636 <_vfprintf_r+0x181e>
2000464a:	e625      	b.n	20004298 <_vfprintf_r+0x1480>
2000464c:	222d      	movs	r2, #45	; 0x2d
2000464e:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20004652:	9217      	str	r2, [sp, #92]	; 0x5c
20004654:	e598      	b.n	20004188 <_vfprintf_r+0x1370>
20004656:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
2000465a:	9010      	str	r0, [sp, #64]	; 0x40
2000465c:	e603      	b.n	20004266 <_vfprintf_r+0x144e>
2000465e:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004660:	991a      	ldr	r1, [sp, #104]	; 0x68
20004662:	2b00      	cmp	r3, #0
20004664:	bfda      	itte	le
20004666:	9810      	ldrle	r0, [sp, #64]	; 0x40
20004668:	f1c0 0302 	rsble	r3, r0, #2
2000466c:	2301      	movgt	r3, #1
2000466e:	185b      	adds	r3, r3, r1
20004670:	2267      	movs	r2, #103	; 0x67
20004672:	9310      	str	r3, [sp, #64]	; 0x40
20004674:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20004678:	9216      	str	r2, [sp, #88]	; 0x58
2000467a:	930c      	str	r3, [sp, #48]	; 0x30
2000467c:	e61d      	b.n	200042ba <_vfprintf_r+0x14a2>
2000467e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20004682:	2800      	cmp	r0, #0
20004684:	9010      	str	r0, [sp, #64]	; 0x40
20004686:	dd31      	ble.n	200046ec <_vfprintf_r+0x18d4>
20004688:	b91f      	cbnz	r7, 20004692 <_vfprintf_r+0x187a>
2000468a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000468c:	f011 0f01 	tst.w	r1, #1
20004690:	d00e      	beq.n	200046b0 <_vfprintf_r+0x1898>
20004692:	9810      	ldr	r0, [sp, #64]	; 0x40
20004694:	2166      	movs	r1, #102	; 0x66
20004696:	9116      	str	r1, [sp, #88]	; 0x58
20004698:	1c43      	adds	r3, r0, #1
2000469a:	19db      	adds	r3, r3, r7
2000469c:	9310      	str	r3, [sp, #64]	; 0x40
2000469e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
200046a2:	920c      	str	r2, [sp, #48]	; 0x30
200046a4:	e609      	b.n	200042ba <_vfprintf_r+0x14a2>
200046a6:	9810      	ldr	r0, [sp, #64]	; 0x40
200046a8:	2167      	movs	r1, #103	; 0x67
200046aa:	9116      	str	r1, [sp, #88]	; 0x58
200046ac:	3001      	adds	r0, #1
200046ae:	9010      	str	r0, [sp, #64]	; 0x40
200046b0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
200046b4:	920c      	str	r2, [sp, #48]	; 0x30
200046b6:	e600      	b.n	200042ba <_vfprintf_r+0x14a2>
200046b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
200046ba:	781a      	ldrb	r2, [r3, #0]
200046bc:	680f      	ldr	r7, [r1, #0]
200046be:	3104      	adds	r1, #4
200046c0:	910b      	str	r1, [sp, #44]	; 0x2c
200046c2:	2f00      	cmp	r7, #0
200046c4:	bfb8      	it	lt
200046c6:	f04f 37ff 	movlt.w	r7, #4294967295
200046ca:	f7fe bc50 	b.w	20002f6e <_vfprintf_r+0x156>
200046ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200046d0:	f012 0f01 	tst.w	r2, #1
200046d4:	bf04      	itt	eq
200046d6:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
200046da:	930c      	streq	r3, [sp, #48]	; 0x30
200046dc:	f43f aded 	beq.w	200042ba <_vfprintf_r+0x14a2>
200046e0:	e5e5      	b.n	200042ae <_vfprintf_r+0x1496>
200046e2:	222d      	movs	r2, #45	; 0x2d
200046e4:	425b      	negs	r3, r3
200046e6:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200046ea:	e5c9      	b.n	20004280 <_vfprintf_r+0x1468>
200046ec:	b977      	cbnz	r7, 2000470c <_vfprintf_r+0x18f4>
200046ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200046f0:	f013 0f01 	tst.w	r3, #1
200046f4:	d10a      	bne.n	2000470c <_vfprintf_r+0x18f4>
200046f6:	f04f 0c01 	mov.w	ip, #1
200046fa:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
200046fe:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004702:	e5da      	b.n	200042ba <_vfprintf_r+0x14a2>
20004704:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004708:	3202      	adds	r2, #2
2000470a:	e5c5      	b.n	20004298 <_vfprintf_r+0x1480>
2000470c:	3702      	adds	r7, #2
2000470e:	2166      	movs	r1, #102	; 0x66
20004710:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20004714:	9710      	str	r7, [sp, #64]	; 0x40
20004716:	9116      	str	r1, [sp, #88]	; 0x58
20004718:	920c      	str	r2, [sp, #48]	; 0x30
2000471a:	e5ce      	b.n	200042ba <_vfprintf_r+0x14a2>
2000471c:	20008b30 	.word	0x20008b30

20004720 <vfprintf>:
20004720:	b410      	push	{r4}
20004722:	f648 54a8 	movw	r4, #36264	; 0x8da8
20004726:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000472a:	468c      	mov	ip, r1
2000472c:	4613      	mov	r3, r2
2000472e:	4601      	mov	r1, r0
20004730:	4662      	mov	r2, ip
20004732:	6820      	ldr	r0, [r4, #0]
20004734:	bc10      	pop	{r4}
20004736:	f7fe bb6f 	b.w	20002e18 <_vfprintf_r>
2000473a:	bf00      	nop

2000473c <__swsetup_r>:
2000473c:	b570      	push	{r4, r5, r6, lr}
2000473e:	f648 55a8 	movw	r5, #36264	; 0x8da8
20004742:	f2c2 0500 	movt	r5, #8192	; 0x2000
20004746:	4606      	mov	r6, r0
20004748:	460c      	mov	r4, r1
2000474a:	6828      	ldr	r0, [r5, #0]
2000474c:	b110      	cbz	r0, 20004754 <__swsetup_r+0x18>
2000474e:	6983      	ldr	r3, [r0, #24]
20004750:	2b00      	cmp	r3, #0
20004752:	d036      	beq.n	200047c2 <__swsetup_r+0x86>
20004754:	f648 3394 	movw	r3, #35732	; 0x8b94
20004758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000475c:	429c      	cmp	r4, r3
2000475e:	d038      	beq.n	200047d2 <__swsetup_r+0x96>
20004760:	f648 33b4 	movw	r3, #35764	; 0x8bb4
20004764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004768:	429c      	cmp	r4, r3
2000476a:	d041      	beq.n	200047f0 <__swsetup_r+0xb4>
2000476c:	f648 33d4 	movw	r3, #35796	; 0x8bd4
20004770:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004774:	429c      	cmp	r4, r3
20004776:	bf04      	itt	eq
20004778:	682b      	ldreq	r3, [r5, #0]
2000477a:	68dc      	ldreq	r4, [r3, #12]
2000477c:	89a2      	ldrh	r2, [r4, #12]
2000477e:	4611      	mov	r1, r2
20004780:	b293      	uxth	r3, r2
20004782:	f013 0f08 	tst.w	r3, #8
20004786:	4618      	mov	r0, r3
20004788:	bf18      	it	ne
2000478a:	6922      	ldrne	r2, [r4, #16]
2000478c:	d033      	beq.n	200047f6 <__swsetup_r+0xba>
2000478e:	b31a      	cbz	r2, 200047d8 <__swsetup_r+0x9c>
20004790:	f013 0101 	ands.w	r1, r3, #1
20004794:	d007      	beq.n	200047a6 <__swsetup_r+0x6a>
20004796:	6963      	ldr	r3, [r4, #20]
20004798:	2100      	movs	r1, #0
2000479a:	60a1      	str	r1, [r4, #8]
2000479c:	425b      	negs	r3, r3
2000479e:	61a3      	str	r3, [r4, #24]
200047a0:	b142      	cbz	r2, 200047b4 <__swsetup_r+0x78>
200047a2:	2000      	movs	r0, #0
200047a4:	bd70      	pop	{r4, r5, r6, pc}
200047a6:	f013 0f02 	tst.w	r3, #2
200047aa:	bf08      	it	eq
200047ac:	6961      	ldreq	r1, [r4, #20]
200047ae:	60a1      	str	r1, [r4, #8]
200047b0:	2a00      	cmp	r2, #0
200047b2:	d1f6      	bne.n	200047a2 <__swsetup_r+0x66>
200047b4:	89a3      	ldrh	r3, [r4, #12]
200047b6:	f013 0f80 	tst.w	r3, #128	; 0x80
200047ba:	d0f2      	beq.n	200047a2 <__swsetup_r+0x66>
200047bc:	f04f 30ff 	mov.w	r0, #4294967295
200047c0:	bd70      	pop	{r4, r5, r6, pc}
200047c2:	f001 f989 	bl	20005ad8 <__sinit>
200047c6:	f648 3394 	movw	r3, #35732	; 0x8b94
200047ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200047ce:	429c      	cmp	r4, r3
200047d0:	d1c6      	bne.n	20004760 <__swsetup_r+0x24>
200047d2:	682b      	ldr	r3, [r5, #0]
200047d4:	685c      	ldr	r4, [r3, #4]
200047d6:	e7d1      	b.n	2000477c <__swsetup_r+0x40>
200047d8:	f403 7120 	and.w	r1, r3, #640	; 0x280
200047dc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200047e0:	d0d6      	beq.n	20004790 <__swsetup_r+0x54>
200047e2:	4630      	mov	r0, r6
200047e4:	4621      	mov	r1, r4
200047e6:	f001 fcff 	bl	200061e8 <__smakebuf_r>
200047ea:	89a3      	ldrh	r3, [r4, #12]
200047ec:	6922      	ldr	r2, [r4, #16]
200047ee:	e7cf      	b.n	20004790 <__swsetup_r+0x54>
200047f0:	682b      	ldr	r3, [r5, #0]
200047f2:	689c      	ldr	r4, [r3, #8]
200047f4:	e7c2      	b.n	2000477c <__swsetup_r+0x40>
200047f6:	f013 0f10 	tst.w	r3, #16
200047fa:	d0df      	beq.n	200047bc <__swsetup_r+0x80>
200047fc:	f013 0f04 	tst.w	r3, #4
20004800:	bf08      	it	eq
20004802:	6922      	ldreq	r2, [r4, #16]
20004804:	d017      	beq.n	20004836 <__swsetup_r+0xfa>
20004806:	6b61      	ldr	r1, [r4, #52]	; 0x34
20004808:	b151      	cbz	r1, 20004820 <__swsetup_r+0xe4>
2000480a:	f104 0344 	add.w	r3, r4, #68	; 0x44
2000480e:	4299      	cmp	r1, r3
20004810:	d003      	beq.n	2000481a <__swsetup_r+0xde>
20004812:	4630      	mov	r0, r6
20004814:	f001 f9e4 	bl	20005be0 <_free_r>
20004818:	89a2      	ldrh	r2, [r4, #12]
2000481a:	b290      	uxth	r0, r2
2000481c:	2300      	movs	r3, #0
2000481e:	6363      	str	r3, [r4, #52]	; 0x34
20004820:	6922      	ldr	r2, [r4, #16]
20004822:	f64f 71db 	movw	r1, #65499	; 0xffdb
20004826:	f2c0 0100 	movt	r1, #0
2000482a:	2300      	movs	r3, #0
2000482c:	ea00 0101 	and.w	r1, r0, r1
20004830:	6063      	str	r3, [r4, #4]
20004832:	81a1      	strh	r1, [r4, #12]
20004834:	6022      	str	r2, [r4, #0]
20004836:	f041 0308 	orr.w	r3, r1, #8
2000483a:	81a3      	strh	r3, [r4, #12]
2000483c:	b29b      	uxth	r3, r3
2000483e:	e7a6      	b.n	2000478e <__swsetup_r+0x52>

20004840 <quorem>:
20004840:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004844:	6903      	ldr	r3, [r0, #16]
20004846:	690e      	ldr	r6, [r1, #16]
20004848:	4682      	mov	sl, r0
2000484a:	4689      	mov	r9, r1
2000484c:	429e      	cmp	r6, r3
2000484e:	f300 8083 	bgt.w	20004958 <quorem+0x118>
20004852:	1cf2      	adds	r2, r6, #3
20004854:	f101 0514 	add.w	r5, r1, #20
20004858:	f100 0414 	add.w	r4, r0, #20
2000485c:	3e01      	subs	r6, #1
2000485e:	0092      	lsls	r2, r2, #2
20004860:	188b      	adds	r3, r1, r2
20004862:	1812      	adds	r2, r2, r0
20004864:	f103 0804 	add.w	r8, r3, #4
20004868:	6859      	ldr	r1, [r3, #4]
2000486a:	6850      	ldr	r0, [r2, #4]
2000486c:	3101      	adds	r1, #1
2000486e:	f003 f993 	bl	20007b98 <__aeabi_uidiv>
20004872:	4607      	mov	r7, r0
20004874:	2800      	cmp	r0, #0
20004876:	d039      	beq.n	200048ec <quorem+0xac>
20004878:	2300      	movs	r3, #0
2000487a:	469c      	mov	ip, r3
2000487c:	461a      	mov	r2, r3
2000487e:	58e9      	ldr	r1, [r5, r3]
20004880:	58e0      	ldr	r0, [r4, r3]
20004882:	fa1f fe81 	uxth.w	lr, r1
20004886:	ea4f 4b11 	mov.w	fp, r1, lsr #16
2000488a:	b281      	uxth	r1, r0
2000488c:	fb0e ce07 	mla	lr, lr, r7, ip
20004890:	1851      	adds	r1, r2, r1
20004892:	fb0b fc07 	mul.w	ip, fp, r7
20004896:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
2000489a:	fa1f fe8e 	uxth.w	lr, lr
2000489e:	ebce 0101 	rsb	r1, lr, r1
200048a2:	fa1f f28c 	uxth.w	r2, ip
200048a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200048aa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
200048ae:	fa1f fe81 	uxth.w	lr, r1
200048b2:	eb02 4221 	add.w	r2, r2, r1, asr #16
200048b6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
200048ba:	50e1      	str	r1, [r4, r3]
200048bc:	3304      	adds	r3, #4
200048be:	1412      	asrs	r2, r2, #16
200048c0:	1959      	adds	r1, r3, r5
200048c2:	4588      	cmp	r8, r1
200048c4:	d2db      	bcs.n	2000487e <quorem+0x3e>
200048c6:	1d32      	adds	r2, r6, #4
200048c8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
200048cc:	6859      	ldr	r1, [r3, #4]
200048ce:	b969      	cbnz	r1, 200048ec <quorem+0xac>
200048d0:	429c      	cmp	r4, r3
200048d2:	d209      	bcs.n	200048e8 <quorem+0xa8>
200048d4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
200048d8:	b112      	cbz	r2, 200048e0 <quorem+0xa0>
200048da:	e005      	b.n	200048e8 <quorem+0xa8>
200048dc:	681a      	ldr	r2, [r3, #0]
200048de:	b91a      	cbnz	r2, 200048e8 <quorem+0xa8>
200048e0:	3b04      	subs	r3, #4
200048e2:	3e01      	subs	r6, #1
200048e4:	429c      	cmp	r4, r3
200048e6:	d3f9      	bcc.n	200048dc <quorem+0x9c>
200048e8:	f8ca 6010 	str.w	r6, [sl, #16]
200048ec:	4649      	mov	r1, r9
200048ee:	4650      	mov	r0, sl
200048f0:	f002 f8b6 	bl	20006a60 <__mcmp>
200048f4:	2800      	cmp	r0, #0
200048f6:	db2c      	blt.n	20004952 <quorem+0x112>
200048f8:	2300      	movs	r3, #0
200048fa:	3701      	adds	r7, #1
200048fc:	469c      	mov	ip, r3
200048fe:	58ea      	ldr	r2, [r5, r3]
20004900:	58e0      	ldr	r0, [r4, r3]
20004902:	b291      	uxth	r1, r2
20004904:	0c12      	lsrs	r2, r2, #16
20004906:	fa1f f980 	uxth.w	r9, r0
2000490a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
2000490e:	ebc1 0109 	rsb	r1, r1, r9
20004912:	4461      	add	r1, ip
20004914:	eb02 4221 	add.w	r2, r2, r1, asr #16
20004918:	b289      	uxth	r1, r1
2000491a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
2000491e:	50e1      	str	r1, [r4, r3]
20004920:	3304      	adds	r3, #4
20004922:	ea4f 4c22 	mov.w	ip, r2, asr #16
20004926:	195a      	adds	r2, r3, r5
20004928:	4590      	cmp	r8, r2
2000492a:	d2e8      	bcs.n	200048fe <quorem+0xbe>
2000492c:	1d32      	adds	r2, r6, #4
2000492e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20004932:	6859      	ldr	r1, [r3, #4]
20004934:	b969      	cbnz	r1, 20004952 <quorem+0x112>
20004936:	429c      	cmp	r4, r3
20004938:	d209      	bcs.n	2000494e <quorem+0x10e>
2000493a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
2000493e:	b112      	cbz	r2, 20004946 <quorem+0x106>
20004940:	e005      	b.n	2000494e <quorem+0x10e>
20004942:	681a      	ldr	r2, [r3, #0]
20004944:	b91a      	cbnz	r2, 2000494e <quorem+0x10e>
20004946:	3b04      	subs	r3, #4
20004948:	3e01      	subs	r6, #1
2000494a:	429c      	cmp	r4, r3
2000494c:	d3f9      	bcc.n	20004942 <quorem+0x102>
2000494e:	f8ca 6010 	str.w	r6, [sl, #16]
20004952:	4638      	mov	r0, r7
20004954:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004958:	2000      	movs	r0, #0
2000495a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000495e:	bf00      	nop

20004960 <_dtoa_r>:
20004960:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004964:	6a46      	ldr	r6, [r0, #36]	; 0x24
20004966:	b0a1      	sub	sp, #132	; 0x84
20004968:	4604      	mov	r4, r0
2000496a:	4690      	mov	r8, r2
2000496c:	4699      	mov	r9, r3
2000496e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20004970:	2e00      	cmp	r6, #0
20004972:	f000 8423 	beq.w	200051bc <_dtoa_r+0x85c>
20004976:	6832      	ldr	r2, [r6, #0]
20004978:	b182      	cbz	r2, 2000499c <_dtoa_r+0x3c>
2000497a:	6a61      	ldr	r1, [r4, #36]	; 0x24
2000497c:	f04f 0c01 	mov.w	ip, #1
20004980:	6876      	ldr	r6, [r6, #4]
20004982:	4620      	mov	r0, r4
20004984:	680b      	ldr	r3, [r1, #0]
20004986:	6056      	str	r6, [r2, #4]
20004988:	684a      	ldr	r2, [r1, #4]
2000498a:	4619      	mov	r1, r3
2000498c:	fa0c f202 	lsl.w	r2, ip, r2
20004990:	609a      	str	r2, [r3, #8]
20004992:	f002 f99f 	bl	20006cd4 <_Bfree>
20004996:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004998:	2200      	movs	r2, #0
2000499a:	601a      	str	r2, [r3, #0]
2000499c:	f1b9 0600 	subs.w	r6, r9, #0
200049a0:	db38      	blt.n	20004a14 <_dtoa_r+0xb4>
200049a2:	2300      	movs	r3, #0
200049a4:	602b      	str	r3, [r5, #0]
200049a6:	f240 0300 	movw	r3, #0
200049aa:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200049ae:	461a      	mov	r2, r3
200049b0:	ea06 0303 	and.w	r3, r6, r3
200049b4:	4293      	cmp	r3, r2
200049b6:	d017      	beq.n	200049e8 <_dtoa_r+0x88>
200049b8:	2200      	movs	r2, #0
200049ba:	2300      	movs	r3, #0
200049bc:	4640      	mov	r0, r8
200049be:	4649      	mov	r1, r9
200049c0:	e9cd 8906 	strd	r8, r9, [sp, #24]
200049c4:	f003 fc34 	bl	20008230 <__aeabi_dcmpeq>
200049c8:	2800      	cmp	r0, #0
200049ca:	d029      	beq.n	20004a20 <_dtoa_r+0xc0>
200049cc:	982c      	ldr	r0, [sp, #176]	; 0xb0
200049ce:	2301      	movs	r3, #1
200049d0:	992e      	ldr	r1, [sp, #184]	; 0xb8
200049d2:	6003      	str	r3, [r0, #0]
200049d4:	2900      	cmp	r1, #0
200049d6:	f000 80d0 	beq.w	20004b7a <_dtoa_r+0x21a>
200049da:	4b79      	ldr	r3, [pc, #484]	; (20004bc0 <_dtoa_r+0x260>)
200049dc:	1e58      	subs	r0, r3, #1
200049de:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200049e0:	6013      	str	r3, [r2, #0]
200049e2:	b021      	add	sp, #132	; 0x84
200049e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200049e8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200049ea:	f242 730f 	movw	r3, #9999	; 0x270f
200049ee:	6003      	str	r3, [r0, #0]
200049f0:	f1b8 0f00 	cmp.w	r8, #0
200049f4:	f000 8095 	beq.w	20004b22 <_dtoa_r+0x1c2>
200049f8:	f648 3090 	movw	r0, #35728	; 0x8b90
200049fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004a00:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004a02:	2900      	cmp	r1, #0
20004a04:	d0ed      	beq.n	200049e2 <_dtoa_r+0x82>
20004a06:	78c2      	ldrb	r2, [r0, #3]
20004a08:	1cc3      	adds	r3, r0, #3
20004a0a:	2a00      	cmp	r2, #0
20004a0c:	d0e7      	beq.n	200049de <_dtoa_r+0x7e>
20004a0e:	f100 0308 	add.w	r3, r0, #8
20004a12:	e7e4      	b.n	200049de <_dtoa_r+0x7e>
20004a14:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004a18:	2301      	movs	r3, #1
20004a1a:	46b1      	mov	r9, r6
20004a1c:	602b      	str	r3, [r5, #0]
20004a1e:	e7c2      	b.n	200049a6 <_dtoa_r+0x46>
20004a20:	4620      	mov	r0, r4
20004a22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004a26:	a91e      	add	r1, sp, #120	; 0x78
20004a28:	9100      	str	r1, [sp, #0]
20004a2a:	a91f      	add	r1, sp, #124	; 0x7c
20004a2c:	9101      	str	r1, [sp, #4]
20004a2e:	f002 f9a3 	bl	20006d78 <__d2b>
20004a32:	f3c6 550a 	ubfx	r5, r6, #20, #11
20004a36:	4683      	mov	fp, r0
20004a38:	2d00      	cmp	r5, #0
20004a3a:	d07e      	beq.n	20004b3a <_dtoa_r+0x1da>
20004a3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004a40:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20004a44:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004a46:	3d07      	subs	r5, #7
20004a48:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20004a4c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004a50:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20004a54:	2300      	movs	r3, #0
20004a56:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20004a5a:	9319      	str	r3, [sp, #100]	; 0x64
20004a5c:	f240 0300 	movw	r3, #0
20004a60:	2200      	movs	r2, #0
20004a62:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20004a66:	f003 f9d9 	bl	20007e1c <__aeabi_dsub>
20004a6a:	a34f      	add	r3, pc, #316	; (adr r3, 20004ba8 <_dtoa_r+0x248>)
20004a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
20004a70:	f7fd fd92 	bl	20002598 <__aeabi_dmul>
20004a74:	a34e      	add	r3, pc, #312	; (adr r3, 20004bb0 <_dtoa_r+0x250>)
20004a76:	e9d3 2300 	ldrd	r2, r3, [r3]
20004a7a:	f003 f9d1 	bl	20007e20 <__adddf3>
20004a7e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004a82:	4628      	mov	r0, r5
20004a84:	f003 fb18 	bl	200080b8 <__aeabi_i2d>
20004a88:	a34b      	add	r3, pc, #300	; (adr r3, 20004bb8 <_dtoa_r+0x258>)
20004a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
20004a8e:	f7fd fd83 	bl	20002598 <__aeabi_dmul>
20004a92:	4602      	mov	r2, r0
20004a94:	460b      	mov	r3, r1
20004a96:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20004a9a:	f003 f9c1 	bl	20007e20 <__adddf3>
20004a9e:	e9cd 0108 	strd	r0, r1, [sp, #32]
20004aa2:	f003 fbf7 	bl	20008294 <__aeabi_d2iz>
20004aa6:	2200      	movs	r2, #0
20004aa8:	2300      	movs	r3, #0
20004aaa:	4606      	mov	r6, r0
20004aac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20004ab0:	f003 fbc8 	bl	20008244 <__aeabi_dcmplt>
20004ab4:	b140      	cbz	r0, 20004ac8 <_dtoa_r+0x168>
20004ab6:	4630      	mov	r0, r6
20004ab8:	f003 fafe 	bl	200080b8 <__aeabi_i2d>
20004abc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20004ac0:	f003 fbb6 	bl	20008230 <__aeabi_dcmpeq>
20004ac4:	b900      	cbnz	r0, 20004ac8 <_dtoa_r+0x168>
20004ac6:	3e01      	subs	r6, #1
20004ac8:	2e16      	cmp	r6, #22
20004aca:	d95b      	bls.n	20004b84 <_dtoa_r+0x224>
20004acc:	2301      	movs	r3, #1
20004ace:	9318      	str	r3, [sp, #96]	; 0x60
20004ad0:	3f01      	subs	r7, #1
20004ad2:	ebb7 0a05 	subs.w	sl, r7, r5
20004ad6:	bf42      	ittt	mi
20004ad8:	f1ca 0a00 	rsbmi	sl, sl, #0
20004adc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20004ae0:	f04f 0a00 	movmi.w	sl, #0
20004ae4:	d401      	bmi.n	20004aea <_dtoa_r+0x18a>
20004ae6:	2200      	movs	r2, #0
20004ae8:	920f      	str	r2, [sp, #60]	; 0x3c
20004aea:	2e00      	cmp	r6, #0
20004aec:	f2c0 8371 	blt.w	200051d2 <_dtoa_r+0x872>
20004af0:	44b2      	add	sl, r6
20004af2:	2300      	movs	r3, #0
20004af4:	9617      	str	r6, [sp, #92]	; 0x5c
20004af6:	9315      	str	r3, [sp, #84]	; 0x54
20004af8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20004afa:	2b09      	cmp	r3, #9
20004afc:	d862      	bhi.n	20004bc4 <_dtoa_r+0x264>
20004afe:	2b05      	cmp	r3, #5
20004b00:	f340 8677 	ble.w	200057f2 <_dtoa_r+0xe92>
20004b04:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004b06:	2700      	movs	r7, #0
20004b08:	3804      	subs	r0, #4
20004b0a:	902a      	str	r0, [sp, #168]	; 0xa8
20004b0c:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004b0e:	1e8b      	subs	r3, r1, #2
20004b10:	2b03      	cmp	r3, #3
20004b12:	f200 83dd 	bhi.w	200052d0 <_dtoa_r+0x970>
20004b16:	e8df f013 	tbh	[pc, r3, lsl #1]
20004b1a:	03a5      	.short	0x03a5
20004b1c:	03d503d8 	.word	0x03d503d8
20004b20:	03c4      	.short	0x03c4
20004b22:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20004b26:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20004b2a:	2e00      	cmp	r6, #0
20004b2c:	f47f af64 	bne.w	200049f8 <_dtoa_r+0x98>
20004b30:	f648 3084 	movw	r0, #35716	; 0x8b84
20004b34:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004b38:	e762      	b.n	20004a00 <_dtoa_r+0xa0>
20004b3a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004b3c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004b3e:	18fb      	adds	r3, r7, r3
20004b40:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20004b44:	1c9d      	adds	r5, r3, #2
20004b46:	2d20      	cmp	r5, #32
20004b48:	bfdc      	itt	le
20004b4a:	f1c5 0020 	rsble	r0, r5, #32
20004b4e:	fa08 f000 	lslle.w	r0, r8, r0
20004b52:	dd08      	ble.n	20004b66 <_dtoa_r+0x206>
20004b54:	3b1e      	subs	r3, #30
20004b56:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20004b5a:	fa16 f202 	lsls.w	r2, r6, r2
20004b5e:	fa28 f303 	lsr.w	r3, r8, r3
20004b62:	ea42 0003 	orr.w	r0, r2, r3
20004b66:	f003 fa97 	bl	20008098 <__aeabi_ui2d>
20004b6a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20004b6e:	2201      	movs	r2, #1
20004b70:	3d03      	subs	r5, #3
20004b72:	9219      	str	r2, [sp, #100]	; 0x64
20004b74:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20004b78:	e770      	b.n	20004a5c <_dtoa_r+0xfc>
20004b7a:	f648 3080 	movw	r0, #35712	; 0x8b80
20004b7e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004b82:	e72e      	b.n	200049e2 <_dtoa_r+0x82>
20004b84:	f648 4338 	movw	r3, #35896	; 0x8c38
20004b88:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004b8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b90:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004b94:	e9d3 2300 	ldrd	r2, r3, [r3]
20004b98:	f003 fb54 	bl	20008244 <__aeabi_dcmplt>
20004b9c:	2800      	cmp	r0, #0
20004b9e:	f040 8320 	bne.w	200051e2 <_dtoa_r+0x882>
20004ba2:	9018      	str	r0, [sp, #96]	; 0x60
20004ba4:	e794      	b.n	20004ad0 <_dtoa_r+0x170>
20004ba6:	bf00      	nop
20004ba8:	636f4361 	.word	0x636f4361
20004bac:	3fd287a7 	.word	0x3fd287a7
20004bb0:	8b60c8b3 	.word	0x8b60c8b3
20004bb4:	3fc68a28 	.word	0x3fc68a28
20004bb8:	509f79fb 	.word	0x509f79fb
20004bbc:	3fd34413 	.word	0x3fd34413
20004bc0:	20008b81 	.word	0x20008b81
20004bc4:	2300      	movs	r3, #0
20004bc6:	f04f 30ff 	mov.w	r0, #4294967295
20004bca:	461f      	mov	r7, r3
20004bcc:	2101      	movs	r1, #1
20004bce:	932a      	str	r3, [sp, #168]	; 0xa8
20004bd0:	9011      	str	r0, [sp, #68]	; 0x44
20004bd2:	9116      	str	r1, [sp, #88]	; 0x58
20004bd4:	9008      	str	r0, [sp, #32]
20004bd6:	932b      	str	r3, [sp, #172]	; 0xac
20004bd8:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004bda:	2300      	movs	r3, #0
20004bdc:	606b      	str	r3, [r5, #4]
20004bde:	4620      	mov	r0, r4
20004be0:	6869      	ldr	r1, [r5, #4]
20004be2:	f002 f893 	bl	20006d0c <_Balloc>
20004be6:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004be8:	6028      	str	r0, [r5, #0]
20004bea:	681b      	ldr	r3, [r3, #0]
20004bec:	9310      	str	r3, [sp, #64]	; 0x40
20004bee:	2f00      	cmp	r7, #0
20004bf0:	f000 815b 	beq.w	20004eaa <_dtoa_r+0x54a>
20004bf4:	2e00      	cmp	r6, #0
20004bf6:	f340 842a 	ble.w	2000544e <_dtoa_r+0xaee>
20004bfa:	f648 4338 	movw	r3, #35896	; 0x8c38
20004bfe:	f006 020f 	and.w	r2, r6, #15
20004c02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004c06:	1135      	asrs	r5, r6, #4
20004c08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20004c0c:	f015 0f10 	tst.w	r5, #16
20004c10:	e9d3 0100 	ldrd	r0, r1, [r3]
20004c14:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004c18:	f000 82e7 	beq.w	200051ea <_dtoa_r+0x88a>
20004c1c:	f648 5310 	movw	r3, #36112	; 0x8d10
20004c20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004c28:	f005 050f 	and.w	r5, r5, #15
20004c2c:	f04f 0803 	mov.w	r8, #3
20004c30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20004c34:	f7fd fdda 	bl	200027ec <__aeabi_ddiv>
20004c38:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20004c3c:	b1bd      	cbz	r5, 20004c6e <_dtoa_r+0x30e>
20004c3e:	f648 5710 	movw	r7, #36112	; 0x8d10
20004c42:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004c46:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004c4a:	f015 0f01 	tst.w	r5, #1
20004c4e:	4610      	mov	r0, r2
20004c50:	4619      	mov	r1, r3
20004c52:	d007      	beq.n	20004c64 <_dtoa_r+0x304>
20004c54:	e9d7 2300 	ldrd	r2, r3, [r7]
20004c58:	f108 0801 	add.w	r8, r8, #1
20004c5c:	f7fd fc9c 	bl	20002598 <__aeabi_dmul>
20004c60:	4602      	mov	r2, r0
20004c62:	460b      	mov	r3, r1
20004c64:	3708      	adds	r7, #8
20004c66:	106d      	asrs	r5, r5, #1
20004c68:	d1ef      	bne.n	20004c4a <_dtoa_r+0x2ea>
20004c6a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20004c6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004c72:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20004c76:	f7fd fdb9 	bl	200027ec <__aeabi_ddiv>
20004c7a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004c7e:	9918      	ldr	r1, [sp, #96]	; 0x60
20004c80:	2900      	cmp	r1, #0
20004c82:	f000 80de 	beq.w	20004e42 <_dtoa_r+0x4e2>
20004c86:	f240 0300 	movw	r3, #0
20004c8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004c8e:	2200      	movs	r2, #0
20004c90:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20004c94:	f04f 0500 	mov.w	r5, #0
20004c98:	f003 fad4 	bl	20008244 <__aeabi_dcmplt>
20004c9c:	b108      	cbz	r0, 20004ca2 <_dtoa_r+0x342>
20004c9e:	f04f 0501 	mov.w	r5, #1
20004ca2:	9a08      	ldr	r2, [sp, #32]
20004ca4:	2a00      	cmp	r2, #0
20004ca6:	bfd4      	ite	le
20004ca8:	2500      	movle	r5, #0
20004caa:	f005 0501 	andgt.w	r5, r5, #1
20004cae:	2d00      	cmp	r5, #0
20004cb0:	f000 80c7 	beq.w	20004e42 <_dtoa_r+0x4e2>
20004cb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004cb6:	2b00      	cmp	r3, #0
20004cb8:	f340 80f5 	ble.w	20004ea6 <_dtoa_r+0x546>
20004cbc:	f240 0300 	movw	r3, #0
20004cc0:	2200      	movs	r2, #0
20004cc2:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004cc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004cca:	f7fd fc65 	bl	20002598 <__aeabi_dmul>
20004cce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004cd2:	f108 0001 	add.w	r0, r8, #1
20004cd6:	1e71      	subs	r1, r6, #1
20004cd8:	9112      	str	r1, [sp, #72]	; 0x48
20004cda:	f003 f9ed 	bl	200080b8 <__aeabi_i2d>
20004cde:	4602      	mov	r2, r0
20004ce0:	460b      	mov	r3, r1
20004ce2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004ce6:	f7fd fc57 	bl	20002598 <__aeabi_dmul>
20004cea:	f240 0300 	movw	r3, #0
20004cee:	2200      	movs	r2, #0
20004cf0:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004cf4:	f003 f894 	bl	20007e20 <__adddf3>
20004cf8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20004cfc:	4680      	mov	r8, r0
20004cfe:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20004d02:	9b16      	ldr	r3, [sp, #88]	; 0x58
20004d04:	2b00      	cmp	r3, #0
20004d06:	f000 83ad 	beq.w	20005464 <_dtoa_r+0xb04>
20004d0a:	f648 4338 	movw	r3, #35896	; 0x8c38
20004d0e:	f240 0100 	movw	r1, #0
20004d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004d16:	2000      	movs	r0, #0
20004d18:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20004d1c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004d20:	f8cd c00c 	str.w	ip, [sp, #12]
20004d24:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004d28:	f7fd fd60 	bl	200027ec <__aeabi_ddiv>
20004d2c:	4642      	mov	r2, r8
20004d2e:	464b      	mov	r3, r9
20004d30:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004d32:	f003 f873 	bl	20007e1c <__aeabi_dsub>
20004d36:	4680      	mov	r8, r0
20004d38:	4689      	mov	r9, r1
20004d3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004d3e:	f003 faa9 	bl	20008294 <__aeabi_d2iz>
20004d42:	4607      	mov	r7, r0
20004d44:	f003 f9b8 	bl	200080b8 <__aeabi_i2d>
20004d48:	4602      	mov	r2, r0
20004d4a:	460b      	mov	r3, r1
20004d4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004d50:	f003 f864 	bl	20007e1c <__aeabi_dsub>
20004d54:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004d58:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004d5c:	4640      	mov	r0, r8
20004d5e:	f805 3b01 	strb.w	r3, [r5], #1
20004d62:	4649      	mov	r1, r9
20004d64:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004d68:	f003 fa8a 	bl	20008280 <__aeabi_dcmpgt>
20004d6c:	2800      	cmp	r0, #0
20004d6e:	f040 8213 	bne.w	20005198 <_dtoa_r+0x838>
20004d72:	f240 0100 	movw	r1, #0
20004d76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004d7a:	2000      	movs	r0, #0
20004d7c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004d80:	f003 f84c 	bl	20007e1c <__aeabi_dsub>
20004d84:	4602      	mov	r2, r0
20004d86:	460b      	mov	r3, r1
20004d88:	4640      	mov	r0, r8
20004d8a:	4649      	mov	r1, r9
20004d8c:	f003 fa78 	bl	20008280 <__aeabi_dcmpgt>
20004d90:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004d94:	2800      	cmp	r0, #0
20004d96:	f040 83e7 	bne.w	20005568 <_dtoa_r+0xc08>
20004d9a:	f1bc 0f01 	cmp.w	ip, #1
20004d9e:	f340 8082 	ble.w	20004ea6 <_dtoa_r+0x546>
20004da2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20004da6:	2701      	movs	r7, #1
20004da8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20004dac:	961d      	str	r6, [sp, #116]	; 0x74
20004dae:	4666      	mov	r6, ip
20004db0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20004db4:	940c      	str	r4, [sp, #48]	; 0x30
20004db6:	e010      	b.n	20004dda <_dtoa_r+0x47a>
20004db8:	f240 0100 	movw	r1, #0
20004dbc:	2000      	movs	r0, #0
20004dbe:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20004dc2:	f003 f82b 	bl	20007e1c <__aeabi_dsub>
20004dc6:	4642      	mov	r2, r8
20004dc8:	464b      	mov	r3, r9
20004dca:	f003 fa3b 	bl	20008244 <__aeabi_dcmplt>
20004dce:	2800      	cmp	r0, #0
20004dd0:	f040 83c7 	bne.w	20005562 <_dtoa_r+0xc02>
20004dd4:	42b7      	cmp	r7, r6
20004dd6:	f280 848b 	bge.w	200056f0 <_dtoa_r+0xd90>
20004dda:	f240 0300 	movw	r3, #0
20004dde:	4640      	mov	r0, r8
20004de0:	4649      	mov	r1, r9
20004de2:	2200      	movs	r2, #0
20004de4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004de8:	3501      	adds	r5, #1
20004dea:	f7fd fbd5 	bl	20002598 <__aeabi_dmul>
20004dee:	f240 0300 	movw	r3, #0
20004df2:	2200      	movs	r2, #0
20004df4:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004df8:	4680      	mov	r8, r0
20004dfa:	4689      	mov	r9, r1
20004dfc:	4650      	mov	r0, sl
20004dfe:	4659      	mov	r1, fp
20004e00:	f7fd fbca 	bl	20002598 <__aeabi_dmul>
20004e04:	468b      	mov	fp, r1
20004e06:	4682      	mov	sl, r0
20004e08:	f003 fa44 	bl	20008294 <__aeabi_d2iz>
20004e0c:	4604      	mov	r4, r0
20004e0e:	f003 f953 	bl	200080b8 <__aeabi_i2d>
20004e12:	3430      	adds	r4, #48	; 0x30
20004e14:	4602      	mov	r2, r0
20004e16:	460b      	mov	r3, r1
20004e18:	4650      	mov	r0, sl
20004e1a:	4659      	mov	r1, fp
20004e1c:	f002 fffe 	bl	20007e1c <__aeabi_dsub>
20004e20:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004e22:	464b      	mov	r3, r9
20004e24:	55d4      	strb	r4, [r2, r7]
20004e26:	4642      	mov	r2, r8
20004e28:	3701      	adds	r7, #1
20004e2a:	4682      	mov	sl, r0
20004e2c:	468b      	mov	fp, r1
20004e2e:	f003 fa09 	bl	20008244 <__aeabi_dcmplt>
20004e32:	4652      	mov	r2, sl
20004e34:	465b      	mov	r3, fp
20004e36:	2800      	cmp	r0, #0
20004e38:	d0be      	beq.n	20004db8 <_dtoa_r+0x458>
20004e3a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004e3e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004e40:	e1aa      	b.n	20005198 <_dtoa_r+0x838>
20004e42:	4640      	mov	r0, r8
20004e44:	f003 f938 	bl	200080b8 <__aeabi_i2d>
20004e48:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004e4c:	f7fd fba4 	bl	20002598 <__aeabi_dmul>
20004e50:	f240 0300 	movw	r3, #0
20004e54:	2200      	movs	r2, #0
20004e56:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004e5a:	f002 ffe1 	bl	20007e20 <__adddf3>
20004e5e:	9a08      	ldr	r2, [sp, #32]
20004e60:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
20004e64:	4680      	mov	r8, r0
20004e66:	46a9      	mov	r9, r5
20004e68:	2a00      	cmp	r2, #0
20004e6a:	f040 82ec 	bne.w	20005446 <_dtoa_r+0xae6>
20004e6e:	f240 0300 	movw	r3, #0
20004e72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004e76:	2200      	movs	r2, #0
20004e78:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004e7c:	f002 ffce 	bl	20007e1c <__aeabi_dsub>
20004e80:	4642      	mov	r2, r8
20004e82:	462b      	mov	r3, r5
20004e84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004e88:	f003 f9fa 	bl	20008280 <__aeabi_dcmpgt>
20004e8c:	2800      	cmp	r0, #0
20004e8e:	f040 824a 	bne.w	20005326 <_dtoa_r+0x9c6>
20004e92:	4642      	mov	r2, r8
20004e94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004e98:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20004e9c:	f003 f9d2 	bl	20008244 <__aeabi_dcmplt>
20004ea0:	2800      	cmp	r0, #0
20004ea2:	f040 81d5 	bne.w	20005250 <_dtoa_r+0x8f0>
20004ea6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20004eaa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004eac:	ea6f 0703 	mvn.w	r7, r3
20004eb0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
20004eb4:	2e0e      	cmp	r6, #14
20004eb6:	bfcc      	ite	gt
20004eb8:	2700      	movgt	r7, #0
20004eba:	f007 0701 	andle.w	r7, r7, #1
20004ebe:	2f00      	cmp	r7, #0
20004ec0:	f000 80b7 	beq.w	20005032 <_dtoa_r+0x6d2>
20004ec4:	982b      	ldr	r0, [sp, #172]	; 0xac
20004ec6:	f648 4338 	movw	r3, #35896	; 0x8c38
20004eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ece:	9908      	ldr	r1, [sp, #32]
20004ed0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20004ed4:	0fc2      	lsrs	r2, r0, #31
20004ed6:	2900      	cmp	r1, #0
20004ed8:	bfcc      	ite	gt
20004eda:	2200      	movgt	r2, #0
20004edc:	f002 0201 	andle.w	r2, r2, #1
20004ee0:	e9d3 0100 	ldrd	r0, r1, [r3]
20004ee4:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004ee8:	2a00      	cmp	r2, #0
20004eea:	f040 81a0 	bne.w	2000522e <_dtoa_r+0x8ce>
20004eee:	4602      	mov	r2, r0
20004ef0:	460b      	mov	r3, r1
20004ef2:	4640      	mov	r0, r8
20004ef4:	4649      	mov	r1, r9
20004ef6:	f7fd fc79 	bl	200027ec <__aeabi_ddiv>
20004efa:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004efc:	f003 f9ca 	bl	20008294 <__aeabi_d2iz>
20004f00:	4682      	mov	sl, r0
20004f02:	f003 f8d9 	bl	200080b8 <__aeabi_i2d>
20004f06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004f0a:	f7fd fb45 	bl	20002598 <__aeabi_dmul>
20004f0e:	4602      	mov	r2, r0
20004f10:	460b      	mov	r3, r1
20004f12:	4640      	mov	r0, r8
20004f14:	4649      	mov	r1, r9
20004f16:	f002 ff81 	bl	20007e1c <__aeabi_dsub>
20004f1a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20004f1e:	f805 3b01 	strb.w	r3, [r5], #1
20004f22:	9a08      	ldr	r2, [sp, #32]
20004f24:	2a01      	cmp	r2, #1
20004f26:	4680      	mov	r8, r0
20004f28:	4689      	mov	r9, r1
20004f2a:	d052      	beq.n	20004fd2 <_dtoa_r+0x672>
20004f2c:	f240 0300 	movw	r3, #0
20004f30:	2200      	movs	r2, #0
20004f32:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004f36:	f7fd fb2f 	bl	20002598 <__aeabi_dmul>
20004f3a:	2200      	movs	r2, #0
20004f3c:	2300      	movs	r3, #0
20004f3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
20004f42:	f003 f975 	bl	20008230 <__aeabi_dcmpeq>
20004f46:	2800      	cmp	r0, #0
20004f48:	f040 81eb 	bne.w	20005322 <_dtoa_r+0x9c2>
20004f4c:	9810      	ldr	r0, [sp, #64]	; 0x40
20004f4e:	f04f 0801 	mov.w	r8, #1
20004f52:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
20004f56:	46a3      	mov	fp, r4
20004f58:	1c87      	adds	r7, r0, #2
20004f5a:	960f      	str	r6, [sp, #60]	; 0x3c
20004f5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
20004f60:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
20004f64:	e00a      	b.n	20004f7c <_dtoa_r+0x61c>
20004f66:	f7fd fb17 	bl	20002598 <__aeabi_dmul>
20004f6a:	2200      	movs	r2, #0
20004f6c:	2300      	movs	r3, #0
20004f6e:	4604      	mov	r4, r0
20004f70:	460d      	mov	r5, r1
20004f72:	f003 f95d 	bl	20008230 <__aeabi_dcmpeq>
20004f76:	2800      	cmp	r0, #0
20004f78:	f040 81ce 	bne.w	20005318 <_dtoa_r+0x9b8>
20004f7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004f80:	4620      	mov	r0, r4
20004f82:	4629      	mov	r1, r5
20004f84:	f108 0801 	add.w	r8, r8, #1
20004f88:	f7fd fc30 	bl	200027ec <__aeabi_ddiv>
20004f8c:	463e      	mov	r6, r7
20004f8e:	f003 f981 	bl	20008294 <__aeabi_d2iz>
20004f92:	4682      	mov	sl, r0
20004f94:	f003 f890 	bl	200080b8 <__aeabi_i2d>
20004f98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004f9c:	f7fd fafc 	bl	20002598 <__aeabi_dmul>
20004fa0:	4602      	mov	r2, r0
20004fa2:	460b      	mov	r3, r1
20004fa4:	4620      	mov	r0, r4
20004fa6:	4629      	mov	r1, r5
20004fa8:	f002 ff38 	bl	20007e1c <__aeabi_dsub>
20004fac:	2200      	movs	r2, #0
20004fae:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
20004fb2:	f807 cc01 	strb.w	ip, [r7, #-1]
20004fb6:	3701      	adds	r7, #1
20004fb8:	45c1      	cmp	r9, r8
20004fba:	f240 0300 	movw	r3, #0
20004fbe:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004fc2:	d1d0      	bne.n	20004f66 <_dtoa_r+0x606>
20004fc4:	4635      	mov	r5, r6
20004fc6:	465c      	mov	r4, fp
20004fc8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004fca:	4680      	mov	r8, r0
20004fcc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004fd0:	4689      	mov	r9, r1
20004fd2:	4642      	mov	r2, r8
20004fd4:	464b      	mov	r3, r9
20004fd6:	4640      	mov	r0, r8
20004fd8:	4649      	mov	r1, r9
20004fda:	f002 ff21 	bl	20007e20 <__adddf3>
20004fde:	4680      	mov	r8, r0
20004fe0:	4689      	mov	r9, r1
20004fe2:	4642      	mov	r2, r8
20004fe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004fe8:	464b      	mov	r3, r9
20004fea:	f003 f92b 	bl	20008244 <__aeabi_dcmplt>
20004fee:	b960      	cbnz	r0, 2000500a <_dtoa_r+0x6aa>
20004ff0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004ff4:	4642      	mov	r2, r8
20004ff6:	464b      	mov	r3, r9
20004ff8:	f003 f91a 	bl	20008230 <__aeabi_dcmpeq>
20004ffc:	2800      	cmp	r0, #0
20004ffe:	f000 8190 	beq.w	20005322 <_dtoa_r+0x9c2>
20005002:	f01a 0f01 	tst.w	sl, #1
20005006:	f000 818c 	beq.w	20005322 <_dtoa_r+0x9c2>
2000500a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000500c:	e000      	b.n	20005010 <_dtoa_r+0x6b0>
2000500e:	461d      	mov	r5, r3
20005010:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20005014:	1e6b      	subs	r3, r5, #1
20005016:	2a39      	cmp	r2, #57	; 0x39
20005018:	f040 8367 	bne.w	200056ea <_dtoa_r+0xd8a>
2000501c:	428b      	cmp	r3, r1
2000501e:	d1f6      	bne.n	2000500e <_dtoa_r+0x6ae>
20005020:	9910      	ldr	r1, [sp, #64]	; 0x40
20005022:	2330      	movs	r3, #48	; 0x30
20005024:	3601      	adds	r6, #1
20005026:	2231      	movs	r2, #49	; 0x31
20005028:	700b      	strb	r3, [r1, #0]
2000502a:	9b10      	ldr	r3, [sp, #64]	; 0x40
2000502c:	701a      	strb	r2, [r3, #0]
2000502e:	9612      	str	r6, [sp, #72]	; 0x48
20005030:	e0b2      	b.n	20005198 <_dtoa_r+0x838>
20005032:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005034:	2a00      	cmp	r2, #0
20005036:	f040 80df 	bne.w	200051f8 <_dtoa_r+0x898>
2000503a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000503c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000503e:	920c      	str	r2, [sp, #48]	; 0x30
20005040:	2d00      	cmp	r5, #0
20005042:	bfd4      	ite	le
20005044:	2300      	movle	r3, #0
20005046:	2301      	movgt	r3, #1
20005048:	f1ba 0f00 	cmp.w	sl, #0
2000504c:	bfd4      	ite	le
2000504e:	2300      	movle	r3, #0
20005050:	f003 0301 	andgt.w	r3, r3, #1
20005054:	b14b      	cbz	r3, 2000506a <_dtoa_r+0x70a>
20005056:	45aa      	cmp	sl, r5
20005058:	bfb4      	ite	lt
2000505a:	4653      	movlt	r3, sl
2000505c:	462b      	movge	r3, r5
2000505e:	980f      	ldr	r0, [sp, #60]	; 0x3c
20005060:	ebc3 0a0a 	rsb	sl, r3, sl
20005064:	1aed      	subs	r5, r5, r3
20005066:	1ac0      	subs	r0, r0, r3
20005068:	900f      	str	r0, [sp, #60]	; 0x3c
2000506a:	9915      	ldr	r1, [sp, #84]	; 0x54
2000506c:	2900      	cmp	r1, #0
2000506e:	dd1c      	ble.n	200050aa <_dtoa_r+0x74a>
20005070:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005072:	2a00      	cmp	r2, #0
20005074:	f000 82e9 	beq.w	2000564a <_dtoa_r+0xcea>
20005078:	2f00      	cmp	r7, #0
2000507a:	dd12      	ble.n	200050a2 <_dtoa_r+0x742>
2000507c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000507e:	463a      	mov	r2, r7
20005080:	4620      	mov	r0, r4
20005082:	f002 f8a3 	bl	200071cc <__pow5mult>
20005086:	465a      	mov	r2, fp
20005088:	900c      	str	r0, [sp, #48]	; 0x30
2000508a:	4620      	mov	r0, r4
2000508c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000508e:	f001 ffb5 	bl	20006ffc <__multiply>
20005092:	4659      	mov	r1, fp
20005094:	4603      	mov	r3, r0
20005096:	4620      	mov	r0, r4
20005098:	9303      	str	r3, [sp, #12]
2000509a:	f001 fe1b 	bl	20006cd4 <_Bfree>
2000509e:	9b03      	ldr	r3, [sp, #12]
200050a0:	469b      	mov	fp, r3
200050a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
200050a4:	1bda      	subs	r2, r3, r7
200050a6:	f040 8311 	bne.w	200056cc <_dtoa_r+0xd6c>
200050aa:	2101      	movs	r1, #1
200050ac:	4620      	mov	r0, r4
200050ae:	f002 f83f 	bl	20007130 <__i2b>
200050b2:	9006      	str	r0, [sp, #24]
200050b4:	9817      	ldr	r0, [sp, #92]	; 0x5c
200050b6:	2800      	cmp	r0, #0
200050b8:	dd05      	ble.n	200050c6 <_dtoa_r+0x766>
200050ba:	9906      	ldr	r1, [sp, #24]
200050bc:	4620      	mov	r0, r4
200050be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200050c0:	f002 f884 	bl	200071cc <__pow5mult>
200050c4:	9006      	str	r0, [sp, #24]
200050c6:	992a      	ldr	r1, [sp, #168]	; 0xa8
200050c8:	2901      	cmp	r1, #1
200050ca:	f340 810a 	ble.w	200052e2 <_dtoa_r+0x982>
200050ce:	2700      	movs	r7, #0
200050d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200050d2:	2b00      	cmp	r3, #0
200050d4:	f040 8261 	bne.w	2000559a <_dtoa_r+0xc3a>
200050d8:	2301      	movs	r3, #1
200050da:	4453      	add	r3, sl
200050dc:	f013 031f 	ands.w	r3, r3, #31
200050e0:	f040 812a 	bne.w	20005338 <_dtoa_r+0x9d8>
200050e4:	231c      	movs	r3, #28
200050e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200050e8:	449a      	add	sl, r3
200050ea:	18ed      	adds	r5, r5, r3
200050ec:	18d2      	adds	r2, r2, r3
200050ee:	920f      	str	r2, [sp, #60]	; 0x3c
200050f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200050f2:	2b00      	cmp	r3, #0
200050f4:	dd05      	ble.n	20005102 <_dtoa_r+0x7a2>
200050f6:	4659      	mov	r1, fp
200050f8:	461a      	mov	r2, r3
200050fa:	4620      	mov	r0, r4
200050fc:	f001 ff20 	bl	20006f40 <__lshift>
20005100:	4683      	mov	fp, r0
20005102:	f1ba 0f00 	cmp.w	sl, #0
20005106:	dd05      	ble.n	20005114 <_dtoa_r+0x7b4>
20005108:	9906      	ldr	r1, [sp, #24]
2000510a:	4652      	mov	r2, sl
2000510c:	4620      	mov	r0, r4
2000510e:	f001 ff17 	bl	20006f40 <__lshift>
20005112:	9006      	str	r0, [sp, #24]
20005114:	9818      	ldr	r0, [sp, #96]	; 0x60
20005116:	2800      	cmp	r0, #0
20005118:	f040 8229 	bne.w	2000556e <_dtoa_r+0xc0e>
2000511c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000511e:	9908      	ldr	r1, [sp, #32]
20005120:	2802      	cmp	r0, #2
20005122:	bfd4      	ite	le
20005124:	2300      	movle	r3, #0
20005126:	2301      	movgt	r3, #1
20005128:	2900      	cmp	r1, #0
2000512a:	bfcc      	ite	gt
2000512c:	2300      	movgt	r3, #0
2000512e:	f003 0301 	andle.w	r3, r3, #1
20005132:	2b00      	cmp	r3, #0
20005134:	f000 810c 	beq.w	20005350 <_dtoa_r+0x9f0>
20005138:	2900      	cmp	r1, #0
2000513a:	f040 808c 	bne.w	20005256 <_dtoa_r+0x8f6>
2000513e:	2205      	movs	r2, #5
20005140:	9906      	ldr	r1, [sp, #24]
20005142:	9b08      	ldr	r3, [sp, #32]
20005144:	4620      	mov	r0, r4
20005146:	f001 fffd 	bl	20007144 <__multadd>
2000514a:	9006      	str	r0, [sp, #24]
2000514c:	4658      	mov	r0, fp
2000514e:	9906      	ldr	r1, [sp, #24]
20005150:	f001 fc86 	bl	20006a60 <__mcmp>
20005154:	2800      	cmp	r0, #0
20005156:	dd7e      	ble.n	20005256 <_dtoa_r+0x8f6>
20005158:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000515a:	3601      	adds	r6, #1
2000515c:	2700      	movs	r7, #0
2000515e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005162:	2331      	movs	r3, #49	; 0x31
20005164:	f805 3b01 	strb.w	r3, [r5], #1
20005168:	9906      	ldr	r1, [sp, #24]
2000516a:	4620      	mov	r0, r4
2000516c:	f001 fdb2 	bl	20006cd4 <_Bfree>
20005170:	f1ba 0f00 	cmp.w	sl, #0
20005174:	f000 80d5 	beq.w	20005322 <_dtoa_r+0x9c2>
20005178:	1e3b      	subs	r3, r7, #0
2000517a:	bf18      	it	ne
2000517c:	2301      	movne	r3, #1
2000517e:	4557      	cmp	r7, sl
20005180:	bf0c      	ite	eq
20005182:	2300      	moveq	r3, #0
20005184:	f003 0301 	andne.w	r3, r3, #1
20005188:	2b00      	cmp	r3, #0
2000518a:	f040 80d0 	bne.w	2000532e <_dtoa_r+0x9ce>
2000518e:	4651      	mov	r1, sl
20005190:	4620      	mov	r0, r4
20005192:	f001 fd9f 	bl	20006cd4 <_Bfree>
20005196:	9612      	str	r6, [sp, #72]	; 0x48
20005198:	4620      	mov	r0, r4
2000519a:	4659      	mov	r1, fp
2000519c:	f001 fd9a 	bl	20006cd4 <_Bfree>
200051a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
200051a2:	1c53      	adds	r3, r2, #1
200051a4:	2200      	movs	r2, #0
200051a6:	702a      	strb	r2, [r5, #0]
200051a8:	982c      	ldr	r0, [sp, #176]	; 0xb0
200051aa:	992e      	ldr	r1, [sp, #184]	; 0xb8
200051ac:	6003      	str	r3, [r0, #0]
200051ae:	2900      	cmp	r1, #0
200051b0:	f000 81d4 	beq.w	2000555c <_dtoa_r+0xbfc>
200051b4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200051b6:	9810      	ldr	r0, [sp, #64]	; 0x40
200051b8:	6015      	str	r5, [r2, #0]
200051ba:	e412      	b.n	200049e2 <_dtoa_r+0x82>
200051bc:	2010      	movs	r0, #16
200051be:	f001 f889 	bl	200062d4 <malloc>
200051c2:	60c6      	str	r6, [r0, #12]
200051c4:	6046      	str	r6, [r0, #4]
200051c6:	6086      	str	r6, [r0, #8]
200051c8:	6006      	str	r6, [r0, #0]
200051ca:	4606      	mov	r6, r0
200051cc:	6260      	str	r0, [r4, #36]	; 0x24
200051ce:	f7ff bbd2 	b.w	20004976 <_dtoa_r+0x16>
200051d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
200051d4:	4271      	negs	r1, r6
200051d6:	2200      	movs	r2, #0
200051d8:	9115      	str	r1, [sp, #84]	; 0x54
200051da:	1b80      	subs	r0, r0, r6
200051dc:	9217      	str	r2, [sp, #92]	; 0x5c
200051de:	900f      	str	r0, [sp, #60]	; 0x3c
200051e0:	e48a      	b.n	20004af8 <_dtoa_r+0x198>
200051e2:	2100      	movs	r1, #0
200051e4:	3e01      	subs	r6, #1
200051e6:	9118      	str	r1, [sp, #96]	; 0x60
200051e8:	e472      	b.n	20004ad0 <_dtoa_r+0x170>
200051ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200051ee:	f04f 0802 	mov.w	r8, #2
200051f2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200051f6:	e521      	b.n	20004c3c <_dtoa_r+0x2dc>
200051f8:	982a      	ldr	r0, [sp, #168]	; 0xa8
200051fa:	2801      	cmp	r0, #1
200051fc:	f340 826c 	ble.w	200056d8 <_dtoa_r+0xd78>
20005200:	9a08      	ldr	r2, [sp, #32]
20005202:	9815      	ldr	r0, [sp, #84]	; 0x54
20005204:	1e53      	subs	r3, r2, #1
20005206:	4298      	cmp	r0, r3
20005208:	f2c0 8258 	blt.w	200056bc <_dtoa_r+0xd5c>
2000520c:	1ac7      	subs	r7, r0, r3
2000520e:	9b08      	ldr	r3, [sp, #32]
20005210:	2b00      	cmp	r3, #0
20005212:	bfa8      	it	ge
20005214:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
20005216:	f2c0 8273 	blt.w	20005700 <_dtoa_r+0xda0>
2000521a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000521c:	4620      	mov	r0, r4
2000521e:	2101      	movs	r1, #1
20005220:	449a      	add	sl, r3
20005222:	18d2      	adds	r2, r2, r3
20005224:	920f      	str	r2, [sp, #60]	; 0x3c
20005226:	f001 ff83 	bl	20007130 <__i2b>
2000522a:	900c      	str	r0, [sp, #48]	; 0x30
2000522c:	e708      	b.n	20005040 <_dtoa_r+0x6e0>
2000522e:	9b08      	ldr	r3, [sp, #32]
20005230:	b973      	cbnz	r3, 20005250 <_dtoa_r+0x8f0>
20005232:	f240 0300 	movw	r3, #0
20005236:	2200      	movs	r2, #0
20005238:	f2c4 0314 	movt	r3, #16404	; 0x4014
2000523c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20005240:	f7fd f9aa 	bl	20002598 <__aeabi_dmul>
20005244:	4642      	mov	r2, r8
20005246:	464b      	mov	r3, r9
20005248:	f003 f810 	bl	2000826c <__aeabi_dcmpge>
2000524c:	2800      	cmp	r0, #0
2000524e:	d06a      	beq.n	20005326 <_dtoa_r+0x9c6>
20005250:	2200      	movs	r2, #0
20005252:	9206      	str	r2, [sp, #24]
20005254:	920c      	str	r2, [sp, #48]	; 0x30
20005256:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20005258:	2700      	movs	r7, #0
2000525a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000525e:	43de      	mvns	r6, r3
20005260:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005262:	e781      	b.n	20005168 <_dtoa_r+0x808>
20005264:	2100      	movs	r1, #0
20005266:	9116      	str	r1, [sp, #88]	; 0x58
20005268:	982b      	ldr	r0, [sp, #172]	; 0xac
2000526a:	2800      	cmp	r0, #0
2000526c:	f340 819f 	ble.w	200055ae <_dtoa_r+0xc4e>
20005270:	982b      	ldr	r0, [sp, #172]	; 0xac
20005272:	4601      	mov	r1, r0
20005274:	9011      	str	r0, [sp, #68]	; 0x44
20005276:	9008      	str	r0, [sp, #32]
20005278:	6a65      	ldr	r5, [r4, #36]	; 0x24
2000527a:	2200      	movs	r2, #0
2000527c:	2917      	cmp	r1, #23
2000527e:	606a      	str	r2, [r5, #4]
20005280:	f240 82ab 	bls.w	200057da <_dtoa_r+0xe7a>
20005284:	2304      	movs	r3, #4
20005286:	005b      	lsls	r3, r3, #1
20005288:	3201      	adds	r2, #1
2000528a:	f103 0014 	add.w	r0, r3, #20
2000528e:	4288      	cmp	r0, r1
20005290:	d9f9      	bls.n	20005286 <_dtoa_r+0x926>
20005292:	9b08      	ldr	r3, [sp, #32]
20005294:	606a      	str	r2, [r5, #4]
20005296:	2b0e      	cmp	r3, #14
20005298:	bf8c      	ite	hi
2000529a:	2700      	movhi	r7, #0
2000529c:	f007 0701 	andls.w	r7, r7, #1
200052a0:	e49d      	b.n	20004bde <_dtoa_r+0x27e>
200052a2:	2201      	movs	r2, #1
200052a4:	9216      	str	r2, [sp, #88]	; 0x58
200052a6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200052a8:	18f3      	adds	r3, r6, r3
200052aa:	9311      	str	r3, [sp, #68]	; 0x44
200052ac:	1c59      	adds	r1, r3, #1
200052ae:	2900      	cmp	r1, #0
200052b0:	bfc8      	it	gt
200052b2:	9108      	strgt	r1, [sp, #32]
200052b4:	dce0      	bgt.n	20005278 <_dtoa_r+0x918>
200052b6:	290e      	cmp	r1, #14
200052b8:	bf8c      	ite	hi
200052ba:	2700      	movhi	r7, #0
200052bc:	f007 0701 	andls.w	r7, r7, #1
200052c0:	9108      	str	r1, [sp, #32]
200052c2:	e489      	b.n	20004bd8 <_dtoa_r+0x278>
200052c4:	2301      	movs	r3, #1
200052c6:	9316      	str	r3, [sp, #88]	; 0x58
200052c8:	e7ce      	b.n	20005268 <_dtoa_r+0x908>
200052ca:	2200      	movs	r2, #0
200052cc:	9216      	str	r2, [sp, #88]	; 0x58
200052ce:	e7ea      	b.n	200052a6 <_dtoa_r+0x946>
200052d0:	f04f 33ff 	mov.w	r3, #4294967295
200052d4:	2700      	movs	r7, #0
200052d6:	2001      	movs	r0, #1
200052d8:	9311      	str	r3, [sp, #68]	; 0x44
200052da:	9016      	str	r0, [sp, #88]	; 0x58
200052dc:	9308      	str	r3, [sp, #32]
200052de:	972b      	str	r7, [sp, #172]	; 0xac
200052e0:	e47a      	b.n	20004bd8 <_dtoa_r+0x278>
200052e2:	f1b8 0f00 	cmp.w	r8, #0
200052e6:	f47f aef2 	bne.w	200050ce <_dtoa_r+0x76e>
200052ea:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200052ee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200052f2:	2b00      	cmp	r3, #0
200052f4:	f47f aeeb 	bne.w	200050ce <_dtoa_r+0x76e>
200052f8:	f240 0300 	movw	r3, #0
200052fc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005300:	ea09 0303 	and.w	r3, r9, r3
20005304:	2b00      	cmp	r3, #0
20005306:	f43f aee2 	beq.w	200050ce <_dtoa_r+0x76e>
2000530a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000530c:	f10a 0a01 	add.w	sl, sl, #1
20005310:	2701      	movs	r7, #1
20005312:	3201      	adds	r2, #1
20005314:	920f      	str	r2, [sp, #60]	; 0x3c
20005316:	e6db      	b.n	200050d0 <_dtoa_r+0x770>
20005318:	4635      	mov	r5, r6
2000531a:	465c      	mov	r4, fp
2000531c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
2000531e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20005322:	9612      	str	r6, [sp, #72]	; 0x48
20005324:	e738      	b.n	20005198 <_dtoa_r+0x838>
20005326:	2000      	movs	r0, #0
20005328:	9006      	str	r0, [sp, #24]
2000532a:	900c      	str	r0, [sp, #48]	; 0x30
2000532c:	e714      	b.n	20005158 <_dtoa_r+0x7f8>
2000532e:	4639      	mov	r1, r7
20005330:	4620      	mov	r0, r4
20005332:	f001 fccf 	bl	20006cd4 <_Bfree>
20005336:	e72a      	b.n	2000518e <_dtoa_r+0x82e>
20005338:	f1c3 0320 	rsb	r3, r3, #32
2000533c:	2b04      	cmp	r3, #4
2000533e:	f340 8254 	ble.w	200057ea <_dtoa_r+0xe8a>
20005342:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005344:	3b04      	subs	r3, #4
20005346:	449a      	add	sl, r3
20005348:	18ed      	adds	r5, r5, r3
2000534a:	18c9      	adds	r1, r1, r3
2000534c:	910f      	str	r1, [sp, #60]	; 0x3c
2000534e:	e6cf      	b.n	200050f0 <_dtoa_r+0x790>
20005350:	9916      	ldr	r1, [sp, #88]	; 0x58
20005352:	2900      	cmp	r1, #0
20005354:	f000 8131 	beq.w	200055ba <_dtoa_r+0xc5a>
20005358:	2d00      	cmp	r5, #0
2000535a:	dd05      	ble.n	20005368 <_dtoa_r+0xa08>
2000535c:	990c      	ldr	r1, [sp, #48]	; 0x30
2000535e:	462a      	mov	r2, r5
20005360:	4620      	mov	r0, r4
20005362:	f001 fded 	bl	20006f40 <__lshift>
20005366:	900c      	str	r0, [sp, #48]	; 0x30
20005368:	2f00      	cmp	r7, #0
2000536a:	f040 81ea 	bne.w	20005742 <_dtoa_r+0xde2>
2000536e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20005372:	9d10      	ldr	r5, [sp, #64]	; 0x40
20005374:	2301      	movs	r3, #1
20005376:	f008 0001 	and.w	r0, r8, #1
2000537a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
2000537c:	9011      	str	r0, [sp, #68]	; 0x44
2000537e:	950f      	str	r5, [sp, #60]	; 0x3c
20005380:	461d      	mov	r5, r3
20005382:	960c      	str	r6, [sp, #48]	; 0x30
20005384:	9906      	ldr	r1, [sp, #24]
20005386:	4658      	mov	r0, fp
20005388:	f7ff fa5a 	bl	20004840 <quorem>
2000538c:	4639      	mov	r1, r7
2000538e:	3030      	adds	r0, #48	; 0x30
20005390:	900b      	str	r0, [sp, #44]	; 0x2c
20005392:	4658      	mov	r0, fp
20005394:	f001 fb64 	bl	20006a60 <__mcmp>
20005398:	9906      	ldr	r1, [sp, #24]
2000539a:	4652      	mov	r2, sl
2000539c:	4606      	mov	r6, r0
2000539e:	4620      	mov	r0, r4
200053a0:	f001 fd52 	bl	20006e48 <__mdiff>
200053a4:	68c3      	ldr	r3, [r0, #12]
200053a6:	4680      	mov	r8, r0
200053a8:	2b00      	cmp	r3, #0
200053aa:	d03d      	beq.n	20005428 <_dtoa_r+0xac8>
200053ac:	f04f 0901 	mov.w	r9, #1
200053b0:	4641      	mov	r1, r8
200053b2:	4620      	mov	r0, r4
200053b4:	f001 fc8e 	bl	20006cd4 <_Bfree>
200053b8:	992a      	ldr	r1, [sp, #168]	; 0xa8
200053ba:	ea59 0101 	orrs.w	r1, r9, r1
200053be:	d103      	bne.n	200053c8 <_dtoa_r+0xa68>
200053c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
200053c2:	2a00      	cmp	r2, #0
200053c4:	f000 81eb 	beq.w	2000579e <_dtoa_r+0xe3e>
200053c8:	2e00      	cmp	r6, #0
200053ca:	f2c0 819e 	blt.w	2000570a <_dtoa_r+0xdaa>
200053ce:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
200053d0:	4332      	orrs	r2, r6
200053d2:	d103      	bne.n	200053dc <_dtoa_r+0xa7c>
200053d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
200053d6:	2b00      	cmp	r3, #0
200053d8:	f000 8197 	beq.w	2000570a <_dtoa_r+0xdaa>
200053dc:	f1b9 0f00 	cmp.w	r9, #0
200053e0:	f300 81ce 	bgt.w	20005780 <_dtoa_r+0xe20>
200053e4:	990f      	ldr	r1, [sp, #60]	; 0x3c
200053e6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200053e8:	f801 2b01 	strb.w	r2, [r1], #1
200053ec:	9b08      	ldr	r3, [sp, #32]
200053ee:	910f      	str	r1, [sp, #60]	; 0x3c
200053f0:	429d      	cmp	r5, r3
200053f2:	f000 81c2 	beq.w	2000577a <_dtoa_r+0xe1a>
200053f6:	4659      	mov	r1, fp
200053f8:	220a      	movs	r2, #10
200053fa:	2300      	movs	r3, #0
200053fc:	4620      	mov	r0, r4
200053fe:	f001 fea1 	bl	20007144 <__multadd>
20005402:	4557      	cmp	r7, sl
20005404:	4639      	mov	r1, r7
20005406:	4683      	mov	fp, r0
20005408:	d014      	beq.n	20005434 <_dtoa_r+0xad4>
2000540a:	220a      	movs	r2, #10
2000540c:	2300      	movs	r3, #0
2000540e:	4620      	mov	r0, r4
20005410:	3501      	adds	r5, #1
20005412:	f001 fe97 	bl	20007144 <__multadd>
20005416:	4651      	mov	r1, sl
20005418:	220a      	movs	r2, #10
2000541a:	2300      	movs	r3, #0
2000541c:	4607      	mov	r7, r0
2000541e:	4620      	mov	r0, r4
20005420:	f001 fe90 	bl	20007144 <__multadd>
20005424:	4682      	mov	sl, r0
20005426:	e7ad      	b.n	20005384 <_dtoa_r+0xa24>
20005428:	4658      	mov	r0, fp
2000542a:	4641      	mov	r1, r8
2000542c:	f001 fb18 	bl	20006a60 <__mcmp>
20005430:	4681      	mov	r9, r0
20005432:	e7bd      	b.n	200053b0 <_dtoa_r+0xa50>
20005434:	4620      	mov	r0, r4
20005436:	220a      	movs	r2, #10
20005438:	2300      	movs	r3, #0
2000543a:	3501      	adds	r5, #1
2000543c:	f001 fe82 	bl	20007144 <__multadd>
20005440:	4607      	mov	r7, r0
20005442:	4682      	mov	sl, r0
20005444:	e79e      	b.n	20005384 <_dtoa_r+0xa24>
20005446:	9612      	str	r6, [sp, #72]	; 0x48
20005448:	f8dd c020 	ldr.w	ip, [sp, #32]
2000544c:	e459      	b.n	20004d02 <_dtoa_r+0x3a2>
2000544e:	4275      	negs	r5, r6
20005450:	2d00      	cmp	r5, #0
20005452:	f040 8101 	bne.w	20005658 <_dtoa_r+0xcf8>
20005456:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000545a:	f04f 0802 	mov.w	r8, #2
2000545e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005462:	e40c      	b.n	20004c7e <_dtoa_r+0x31e>
20005464:	f648 4138 	movw	r1, #35896	; 0x8c38
20005468:	4642      	mov	r2, r8
2000546a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000546e:	464b      	mov	r3, r9
20005470:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20005474:	f8cd c00c 	str.w	ip, [sp, #12]
20005478:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000547a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
2000547e:	f7fd f88b 	bl	20002598 <__aeabi_dmul>
20005482:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20005486:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000548a:	f002 ff03 	bl	20008294 <__aeabi_d2iz>
2000548e:	4607      	mov	r7, r0
20005490:	f002 fe12 	bl	200080b8 <__aeabi_i2d>
20005494:	460b      	mov	r3, r1
20005496:	4602      	mov	r2, r0
20005498:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000549c:	f002 fcbe 	bl	20007e1c <__aeabi_dsub>
200054a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
200054a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200054a8:	f805 3b01 	strb.w	r3, [r5], #1
200054ac:	f8dd c00c 	ldr.w	ip, [sp, #12]
200054b0:	f1bc 0f01 	cmp.w	ip, #1
200054b4:	d029      	beq.n	2000550a <_dtoa_r+0xbaa>
200054b6:	46d1      	mov	r9, sl
200054b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200054bc:	46b2      	mov	sl, r6
200054be:	9e10      	ldr	r6, [sp, #64]	; 0x40
200054c0:	951c      	str	r5, [sp, #112]	; 0x70
200054c2:	2701      	movs	r7, #1
200054c4:	4665      	mov	r5, ip
200054c6:	46a0      	mov	r8, r4
200054c8:	f240 0300 	movw	r3, #0
200054cc:	2200      	movs	r2, #0
200054ce:	f2c4 0324 	movt	r3, #16420	; 0x4024
200054d2:	f7fd f861 	bl	20002598 <__aeabi_dmul>
200054d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200054da:	f002 fedb 	bl	20008294 <__aeabi_d2iz>
200054de:	4604      	mov	r4, r0
200054e0:	f002 fdea 	bl	200080b8 <__aeabi_i2d>
200054e4:	3430      	adds	r4, #48	; 0x30
200054e6:	4602      	mov	r2, r0
200054e8:	460b      	mov	r3, r1
200054ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200054ee:	f002 fc95 	bl	20007e1c <__aeabi_dsub>
200054f2:	55f4      	strb	r4, [r6, r7]
200054f4:	3701      	adds	r7, #1
200054f6:	42af      	cmp	r7, r5
200054f8:	d1e6      	bne.n	200054c8 <_dtoa_r+0xb68>
200054fa:	9d1c      	ldr	r5, [sp, #112]	; 0x70
200054fc:	3f01      	subs	r7, #1
200054fe:	4656      	mov	r6, sl
20005500:	4644      	mov	r4, r8
20005502:	46ca      	mov	sl, r9
20005504:	19ed      	adds	r5, r5, r7
20005506:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000550a:	f240 0300 	movw	r3, #0
2000550e:	2200      	movs	r2, #0
20005510:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20005514:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20005518:	f002 fc82 	bl	20007e20 <__adddf3>
2000551c:	4602      	mov	r2, r0
2000551e:	460b      	mov	r3, r1
20005520:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005524:	f002 feac 	bl	20008280 <__aeabi_dcmpgt>
20005528:	b9f0      	cbnz	r0, 20005568 <_dtoa_r+0xc08>
2000552a:	f240 0100 	movw	r1, #0
2000552e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20005532:	2000      	movs	r0, #0
20005534:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20005538:	f002 fc70 	bl	20007e1c <__aeabi_dsub>
2000553c:	4602      	mov	r2, r0
2000553e:	460b      	mov	r3, r1
20005540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20005544:	f002 fe7e 	bl	20008244 <__aeabi_dcmplt>
20005548:	2800      	cmp	r0, #0
2000554a:	f43f acac 	beq.w	20004ea6 <_dtoa_r+0x546>
2000554e:	462b      	mov	r3, r5
20005550:	461d      	mov	r5, r3
20005552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005556:	2a30      	cmp	r2, #48	; 0x30
20005558:	d0fa      	beq.n	20005550 <_dtoa_r+0xbf0>
2000555a:	e61d      	b.n	20005198 <_dtoa_r+0x838>
2000555c:	9810      	ldr	r0, [sp, #64]	; 0x40
2000555e:	f7ff ba40 	b.w	200049e2 <_dtoa_r+0x82>
20005562:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20005566:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20005568:	9e12      	ldr	r6, [sp, #72]	; 0x48
2000556a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000556c:	e550      	b.n	20005010 <_dtoa_r+0x6b0>
2000556e:	4658      	mov	r0, fp
20005570:	9906      	ldr	r1, [sp, #24]
20005572:	f001 fa75 	bl	20006a60 <__mcmp>
20005576:	2800      	cmp	r0, #0
20005578:	f6bf add0 	bge.w	2000511c <_dtoa_r+0x7bc>
2000557c:	4659      	mov	r1, fp
2000557e:	4620      	mov	r0, r4
20005580:	220a      	movs	r2, #10
20005582:	2300      	movs	r3, #0
20005584:	f001 fdde 	bl	20007144 <__multadd>
20005588:	9916      	ldr	r1, [sp, #88]	; 0x58
2000558a:	3e01      	subs	r6, #1
2000558c:	4683      	mov	fp, r0
2000558e:	2900      	cmp	r1, #0
20005590:	f040 8119 	bne.w	200057c6 <_dtoa_r+0xe66>
20005594:	9a11      	ldr	r2, [sp, #68]	; 0x44
20005596:	9208      	str	r2, [sp, #32]
20005598:	e5c0      	b.n	2000511c <_dtoa_r+0x7bc>
2000559a:	9806      	ldr	r0, [sp, #24]
2000559c:	6903      	ldr	r3, [r0, #16]
2000559e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200055a2:	6918      	ldr	r0, [r3, #16]
200055a4:	f001 fa0a 	bl	200069bc <__hi0bits>
200055a8:	f1c0 0320 	rsb	r3, r0, #32
200055ac:	e595      	b.n	200050da <_dtoa_r+0x77a>
200055ae:	2101      	movs	r1, #1
200055b0:	9111      	str	r1, [sp, #68]	; 0x44
200055b2:	9108      	str	r1, [sp, #32]
200055b4:	912b      	str	r1, [sp, #172]	; 0xac
200055b6:	f7ff bb0f 	b.w	20004bd8 <_dtoa_r+0x278>
200055ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
200055bc:	46b1      	mov	r9, r6
200055be:	9f16      	ldr	r7, [sp, #88]	; 0x58
200055c0:	46aa      	mov	sl, r5
200055c2:	f8dd 8018 	ldr.w	r8, [sp, #24]
200055c6:	9e08      	ldr	r6, [sp, #32]
200055c8:	e002      	b.n	200055d0 <_dtoa_r+0xc70>
200055ca:	f001 fdbb 	bl	20007144 <__multadd>
200055ce:	4683      	mov	fp, r0
200055d0:	4641      	mov	r1, r8
200055d2:	4658      	mov	r0, fp
200055d4:	f7ff f934 	bl	20004840 <quorem>
200055d8:	3501      	adds	r5, #1
200055da:	220a      	movs	r2, #10
200055dc:	2300      	movs	r3, #0
200055de:	4659      	mov	r1, fp
200055e0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200055e4:	f80a c007 	strb.w	ip, [sl, r7]
200055e8:	3701      	adds	r7, #1
200055ea:	4620      	mov	r0, r4
200055ec:	42be      	cmp	r6, r7
200055ee:	dcec      	bgt.n	200055ca <_dtoa_r+0xc6a>
200055f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200055f4:	464e      	mov	r6, r9
200055f6:	2700      	movs	r7, #0
200055f8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200055fc:	4659      	mov	r1, fp
200055fe:	2201      	movs	r2, #1
20005600:	4620      	mov	r0, r4
20005602:	f001 fc9d 	bl	20006f40 <__lshift>
20005606:	9906      	ldr	r1, [sp, #24]
20005608:	4683      	mov	fp, r0
2000560a:	f001 fa29 	bl	20006a60 <__mcmp>
2000560e:	2800      	cmp	r0, #0
20005610:	dd0f      	ble.n	20005632 <_dtoa_r+0xcd2>
20005612:	9910      	ldr	r1, [sp, #64]	; 0x40
20005614:	e000      	b.n	20005618 <_dtoa_r+0xcb8>
20005616:	461d      	mov	r5, r3
20005618:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000561c:	1e6b      	subs	r3, r5, #1
2000561e:	2a39      	cmp	r2, #57	; 0x39
20005620:	f040 808c 	bne.w	2000573c <_dtoa_r+0xddc>
20005624:	428b      	cmp	r3, r1
20005626:	d1f6      	bne.n	20005616 <_dtoa_r+0xcb6>
20005628:	9910      	ldr	r1, [sp, #64]	; 0x40
2000562a:	2331      	movs	r3, #49	; 0x31
2000562c:	3601      	adds	r6, #1
2000562e:	700b      	strb	r3, [r1, #0]
20005630:	e59a      	b.n	20005168 <_dtoa_r+0x808>
20005632:	d103      	bne.n	2000563c <_dtoa_r+0xcdc>
20005634:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005636:	f010 0f01 	tst.w	r0, #1
2000563a:	d1ea      	bne.n	20005612 <_dtoa_r+0xcb2>
2000563c:	462b      	mov	r3, r5
2000563e:	461d      	mov	r5, r3
20005640:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20005644:	2a30      	cmp	r2, #48	; 0x30
20005646:	d0fa      	beq.n	2000563e <_dtoa_r+0xcde>
20005648:	e58e      	b.n	20005168 <_dtoa_r+0x808>
2000564a:	4659      	mov	r1, fp
2000564c:	9a15      	ldr	r2, [sp, #84]	; 0x54
2000564e:	4620      	mov	r0, r4
20005650:	f001 fdbc 	bl	200071cc <__pow5mult>
20005654:	4683      	mov	fp, r0
20005656:	e528      	b.n	200050aa <_dtoa_r+0x74a>
20005658:	f005 030f 	and.w	r3, r5, #15
2000565c:	f648 4238 	movw	r2, #35896	; 0x8c38
20005660:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005664:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005668:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
2000566c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005670:	f7fc ff92 	bl	20002598 <__aeabi_dmul>
20005674:	112d      	asrs	r5, r5, #4
20005676:	bf08      	it	eq
20005678:	f04f 0802 	moveq.w	r8, #2
2000567c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005680:	f43f aafd 	beq.w	20004c7e <_dtoa_r+0x31e>
20005684:	f648 5710 	movw	r7, #36112	; 0x8d10
20005688:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000568c:	f04f 0802 	mov.w	r8, #2
20005690:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005694:	f015 0f01 	tst.w	r5, #1
20005698:	4610      	mov	r0, r2
2000569a:	4619      	mov	r1, r3
2000569c:	d007      	beq.n	200056ae <_dtoa_r+0xd4e>
2000569e:	e9d7 2300 	ldrd	r2, r3, [r7]
200056a2:	f108 0801 	add.w	r8, r8, #1
200056a6:	f7fc ff77 	bl	20002598 <__aeabi_dmul>
200056aa:	4602      	mov	r2, r0
200056ac:	460b      	mov	r3, r1
200056ae:	3708      	adds	r7, #8
200056b0:	106d      	asrs	r5, r5, #1
200056b2:	d1ef      	bne.n	20005694 <_dtoa_r+0xd34>
200056b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200056b8:	f7ff bae1 	b.w	20004c7e <_dtoa_r+0x31e>
200056bc:	9915      	ldr	r1, [sp, #84]	; 0x54
200056be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
200056c0:	1a5b      	subs	r3, r3, r1
200056c2:	18c9      	adds	r1, r1, r3
200056c4:	18d2      	adds	r2, r2, r3
200056c6:	9115      	str	r1, [sp, #84]	; 0x54
200056c8:	9217      	str	r2, [sp, #92]	; 0x5c
200056ca:	e5a0      	b.n	2000520e <_dtoa_r+0x8ae>
200056cc:	4659      	mov	r1, fp
200056ce:	4620      	mov	r0, r4
200056d0:	f001 fd7c 	bl	200071cc <__pow5mult>
200056d4:	4683      	mov	fp, r0
200056d6:	e4e8      	b.n	200050aa <_dtoa_r+0x74a>
200056d8:	9919      	ldr	r1, [sp, #100]	; 0x64
200056da:	2900      	cmp	r1, #0
200056dc:	d047      	beq.n	2000576e <_dtoa_r+0xe0e>
200056de:	f503 6386 	add.w	r3, r3, #1072	; 0x430
200056e2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200056e4:	3303      	adds	r3, #3
200056e6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200056e8:	e597      	b.n	2000521a <_dtoa_r+0x8ba>
200056ea:	3201      	adds	r2, #1
200056ec:	b2d2      	uxtb	r2, r2
200056ee:	e49d      	b.n	2000502c <_dtoa_r+0x6cc>
200056f0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
200056f4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200056f8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200056fa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200056fc:	f7ff bbd3 	b.w	20004ea6 <_dtoa_r+0x546>
20005700:	990f      	ldr	r1, [sp, #60]	; 0x3c
20005702:	2300      	movs	r3, #0
20005704:	9808      	ldr	r0, [sp, #32]
20005706:	1a0d      	subs	r5, r1, r0
20005708:	e587      	b.n	2000521a <_dtoa_r+0x8ba>
2000570a:	f1b9 0f00 	cmp.w	r9, #0
2000570e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005710:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005712:	dd0f      	ble.n	20005734 <_dtoa_r+0xdd4>
20005714:	4659      	mov	r1, fp
20005716:	2201      	movs	r2, #1
20005718:	4620      	mov	r0, r4
2000571a:	f001 fc11 	bl	20006f40 <__lshift>
2000571e:	9906      	ldr	r1, [sp, #24]
20005720:	4683      	mov	fp, r0
20005722:	f001 f99d 	bl	20006a60 <__mcmp>
20005726:	2800      	cmp	r0, #0
20005728:	dd47      	ble.n	200057ba <_dtoa_r+0xe5a>
2000572a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000572c:	2939      	cmp	r1, #57	; 0x39
2000572e:	d031      	beq.n	20005794 <_dtoa_r+0xe34>
20005730:	3101      	adds	r1, #1
20005732:	910b      	str	r1, [sp, #44]	; 0x2c
20005734:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20005736:	f805 2b01 	strb.w	r2, [r5], #1
2000573a:	e515      	b.n	20005168 <_dtoa_r+0x808>
2000573c:	3201      	adds	r2, #1
2000573e:	701a      	strb	r2, [r3, #0]
20005740:	e512      	b.n	20005168 <_dtoa_r+0x808>
20005742:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20005744:	4620      	mov	r0, r4
20005746:	6851      	ldr	r1, [r2, #4]
20005748:	f001 fae0 	bl	20006d0c <_Balloc>
2000574c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
2000574e:	f103 010c 	add.w	r1, r3, #12
20005752:	691a      	ldr	r2, [r3, #16]
20005754:	3202      	adds	r2, #2
20005756:	0092      	lsls	r2, r2, #2
20005758:	4605      	mov	r5, r0
2000575a:	300c      	adds	r0, #12
2000575c:	f7fd f976 	bl	20002a4c <memcpy>
20005760:	4620      	mov	r0, r4
20005762:	4629      	mov	r1, r5
20005764:	2201      	movs	r2, #1
20005766:	f001 fbeb 	bl	20006f40 <__lshift>
2000576a:	4682      	mov	sl, r0
2000576c:	e601      	b.n	20005372 <_dtoa_r+0xa12>
2000576e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20005770:	9f15      	ldr	r7, [sp, #84]	; 0x54
20005772:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005774:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20005778:	e54f      	b.n	2000521a <_dtoa_r+0x8ba>
2000577a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000577c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
2000577e:	e73d      	b.n	200055fc <_dtoa_r+0xc9c>
20005780:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20005782:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20005784:	2b39      	cmp	r3, #57	; 0x39
20005786:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20005788:	d004      	beq.n	20005794 <_dtoa_r+0xe34>
2000578a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000578c:	1c43      	adds	r3, r0, #1
2000578e:	f805 3b01 	strb.w	r3, [r5], #1
20005792:	e4e9      	b.n	20005168 <_dtoa_r+0x808>
20005794:	2339      	movs	r3, #57	; 0x39
20005796:	f805 3b01 	strb.w	r3, [r5], #1
2000579a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000579c:	e73c      	b.n	20005618 <_dtoa_r+0xcb8>
2000579e:	980b      	ldr	r0, [sp, #44]	; 0x2c
200057a0:	4633      	mov	r3, r6
200057a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200057a4:	2839      	cmp	r0, #57	; 0x39
200057a6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200057a8:	d0f4      	beq.n	20005794 <_dtoa_r+0xe34>
200057aa:	2b00      	cmp	r3, #0
200057ac:	dd01      	ble.n	200057b2 <_dtoa_r+0xe52>
200057ae:	3001      	adds	r0, #1
200057b0:	900b      	str	r0, [sp, #44]	; 0x2c
200057b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200057b4:	f805 1b01 	strb.w	r1, [r5], #1
200057b8:	e4d6      	b.n	20005168 <_dtoa_r+0x808>
200057ba:	d1bb      	bne.n	20005734 <_dtoa_r+0xdd4>
200057bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200057be:	f010 0f01 	tst.w	r0, #1
200057c2:	d0b7      	beq.n	20005734 <_dtoa_r+0xdd4>
200057c4:	e7b1      	b.n	2000572a <_dtoa_r+0xdca>
200057c6:	2300      	movs	r3, #0
200057c8:	990c      	ldr	r1, [sp, #48]	; 0x30
200057ca:	4620      	mov	r0, r4
200057cc:	220a      	movs	r2, #10
200057ce:	f001 fcb9 	bl	20007144 <__multadd>
200057d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
200057d4:	9308      	str	r3, [sp, #32]
200057d6:	900c      	str	r0, [sp, #48]	; 0x30
200057d8:	e4a0      	b.n	2000511c <_dtoa_r+0x7bc>
200057da:	9908      	ldr	r1, [sp, #32]
200057dc:	290e      	cmp	r1, #14
200057de:	bf8c      	ite	hi
200057e0:	2700      	movhi	r7, #0
200057e2:	f007 0701 	andls.w	r7, r7, #1
200057e6:	f7ff b9fa 	b.w	20004bde <_dtoa_r+0x27e>
200057ea:	f43f ac81 	beq.w	200050f0 <_dtoa_r+0x790>
200057ee:	331c      	adds	r3, #28
200057f0:	e479      	b.n	200050e6 <_dtoa_r+0x786>
200057f2:	2701      	movs	r7, #1
200057f4:	f7ff b98a 	b.w	20004b0c <_dtoa_r+0x1ac>

200057f8 <_fflush_r>:
200057f8:	690b      	ldr	r3, [r1, #16]
200057fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200057fe:	460c      	mov	r4, r1
20005800:	4680      	mov	r8, r0
20005802:	2b00      	cmp	r3, #0
20005804:	d071      	beq.n	200058ea <_fflush_r+0xf2>
20005806:	b110      	cbz	r0, 2000580e <_fflush_r+0x16>
20005808:	6983      	ldr	r3, [r0, #24]
2000580a:	2b00      	cmp	r3, #0
2000580c:	d078      	beq.n	20005900 <_fflush_r+0x108>
2000580e:	f648 3394 	movw	r3, #35732	; 0x8b94
20005812:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005816:	429c      	cmp	r4, r3
20005818:	bf08      	it	eq
2000581a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000581e:	d010      	beq.n	20005842 <_fflush_r+0x4a>
20005820:	f648 33b4 	movw	r3, #35764	; 0x8bb4
20005824:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005828:	429c      	cmp	r4, r3
2000582a:	bf08      	it	eq
2000582c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20005830:	d007      	beq.n	20005842 <_fflush_r+0x4a>
20005832:	f648 33d4 	movw	r3, #35796	; 0x8bd4
20005836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000583a:	429c      	cmp	r4, r3
2000583c:	bf08      	it	eq
2000583e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20005842:	89a3      	ldrh	r3, [r4, #12]
20005844:	b21a      	sxth	r2, r3
20005846:	f012 0f08 	tst.w	r2, #8
2000584a:	d135      	bne.n	200058b8 <_fflush_r+0xc0>
2000584c:	6862      	ldr	r2, [r4, #4]
2000584e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005852:	81a3      	strh	r3, [r4, #12]
20005854:	2a00      	cmp	r2, #0
20005856:	dd5e      	ble.n	20005916 <_fflush_r+0x11e>
20005858:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000585a:	2e00      	cmp	r6, #0
2000585c:	d045      	beq.n	200058ea <_fflush_r+0xf2>
2000585e:	b29b      	uxth	r3, r3
20005860:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20005864:	bf18      	it	ne
20005866:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20005868:	d059      	beq.n	2000591e <_fflush_r+0x126>
2000586a:	f013 0f04 	tst.w	r3, #4
2000586e:	d14a      	bne.n	20005906 <_fflush_r+0x10e>
20005870:	2300      	movs	r3, #0
20005872:	4640      	mov	r0, r8
20005874:	6a21      	ldr	r1, [r4, #32]
20005876:	462a      	mov	r2, r5
20005878:	47b0      	blx	r6
2000587a:	4285      	cmp	r5, r0
2000587c:	d138      	bne.n	200058f0 <_fflush_r+0xf8>
2000587e:	89a1      	ldrh	r1, [r4, #12]
20005880:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20005884:	6922      	ldr	r2, [r4, #16]
20005886:	f2c0 0300 	movt	r3, #0
2000588a:	ea01 0303 	and.w	r3, r1, r3
2000588e:	2100      	movs	r1, #0
20005890:	6061      	str	r1, [r4, #4]
20005892:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20005896:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005898:	81a3      	strh	r3, [r4, #12]
2000589a:	6022      	str	r2, [r4, #0]
2000589c:	bf18      	it	ne
2000589e:	6565      	strne	r5, [r4, #84]	; 0x54
200058a0:	b319      	cbz	r1, 200058ea <_fflush_r+0xf2>
200058a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200058a6:	4299      	cmp	r1, r3
200058a8:	d002      	beq.n	200058b0 <_fflush_r+0xb8>
200058aa:	4640      	mov	r0, r8
200058ac:	f000 f998 	bl	20005be0 <_free_r>
200058b0:	2000      	movs	r0, #0
200058b2:	6360      	str	r0, [r4, #52]	; 0x34
200058b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200058b8:	6926      	ldr	r6, [r4, #16]
200058ba:	b1b6      	cbz	r6, 200058ea <_fflush_r+0xf2>
200058bc:	6825      	ldr	r5, [r4, #0]
200058be:	6026      	str	r6, [r4, #0]
200058c0:	1bad      	subs	r5, r5, r6
200058c2:	f012 0f03 	tst.w	r2, #3
200058c6:	bf0c      	ite	eq
200058c8:	6963      	ldreq	r3, [r4, #20]
200058ca:	2300      	movne	r3, #0
200058cc:	60a3      	str	r3, [r4, #8]
200058ce:	e00a      	b.n	200058e6 <_fflush_r+0xee>
200058d0:	4632      	mov	r2, r6
200058d2:	462b      	mov	r3, r5
200058d4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
200058d6:	4640      	mov	r0, r8
200058d8:	6a21      	ldr	r1, [r4, #32]
200058da:	47b8      	blx	r7
200058dc:	2800      	cmp	r0, #0
200058de:	ebc0 0505 	rsb	r5, r0, r5
200058e2:	4406      	add	r6, r0
200058e4:	dd04      	ble.n	200058f0 <_fflush_r+0xf8>
200058e6:	2d00      	cmp	r5, #0
200058e8:	dcf2      	bgt.n	200058d0 <_fflush_r+0xd8>
200058ea:	2000      	movs	r0, #0
200058ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200058f0:	89a3      	ldrh	r3, [r4, #12]
200058f2:	f04f 30ff 	mov.w	r0, #4294967295
200058f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200058fa:	81a3      	strh	r3, [r4, #12]
200058fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005900:	f000 f8ea 	bl	20005ad8 <__sinit>
20005904:	e783      	b.n	2000580e <_fflush_r+0x16>
20005906:	6862      	ldr	r2, [r4, #4]
20005908:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000590a:	1aad      	subs	r5, r5, r2
2000590c:	2b00      	cmp	r3, #0
2000590e:	d0af      	beq.n	20005870 <_fflush_r+0x78>
20005910:	6c23      	ldr	r3, [r4, #64]	; 0x40
20005912:	1aed      	subs	r5, r5, r3
20005914:	e7ac      	b.n	20005870 <_fflush_r+0x78>
20005916:	6c22      	ldr	r2, [r4, #64]	; 0x40
20005918:	2a00      	cmp	r2, #0
2000591a:	dc9d      	bgt.n	20005858 <_fflush_r+0x60>
2000591c:	e7e5      	b.n	200058ea <_fflush_r+0xf2>
2000591e:	2301      	movs	r3, #1
20005920:	4640      	mov	r0, r8
20005922:	6a21      	ldr	r1, [r4, #32]
20005924:	47b0      	blx	r6
20005926:	f1b0 3fff 	cmp.w	r0, #4294967295
2000592a:	4605      	mov	r5, r0
2000592c:	d002      	beq.n	20005934 <_fflush_r+0x13c>
2000592e:	89a3      	ldrh	r3, [r4, #12]
20005930:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20005932:	e79a      	b.n	2000586a <_fflush_r+0x72>
20005934:	f8d8 3000 	ldr.w	r3, [r8]
20005938:	2b1d      	cmp	r3, #29
2000593a:	d0d6      	beq.n	200058ea <_fflush_r+0xf2>
2000593c:	89a3      	ldrh	r3, [r4, #12]
2000593e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005942:	81a3      	strh	r3, [r4, #12]
20005944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20005948 <fflush>:
20005948:	4601      	mov	r1, r0
2000594a:	b128      	cbz	r0, 20005958 <fflush+0x10>
2000594c:	f648 53a8 	movw	r3, #36264	; 0x8da8
20005950:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005954:	6818      	ldr	r0, [r3, #0]
20005956:	e74f      	b.n	200057f8 <_fflush_r>
20005958:	f648 3318 	movw	r3, #35608	; 0x8b18
2000595c:	f245 71f9 	movw	r1, #22521	; 0x57f9
20005960:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005964:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005968:	6818      	ldr	r0, [r3, #0]
2000596a:	f000 bbb3 	b.w	200060d4 <_fwalk_reent>
2000596e:	bf00      	nop

20005970 <__sfp_lock_acquire>:
20005970:	4770      	bx	lr
20005972:	bf00      	nop

20005974 <__sfp_lock_release>:
20005974:	4770      	bx	lr
20005976:	bf00      	nop

20005978 <__sinit_lock_acquire>:
20005978:	4770      	bx	lr
2000597a:	bf00      	nop

2000597c <__sinit_lock_release>:
2000597c:	4770      	bx	lr
2000597e:	bf00      	nop

20005980 <__fp_lock>:
20005980:	2000      	movs	r0, #0
20005982:	4770      	bx	lr

20005984 <__fp_unlock>:
20005984:	2000      	movs	r0, #0
20005986:	4770      	bx	lr

20005988 <__fp_unlock_all>:
20005988:	f648 53a8 	movw	r3, #36264	; 0x8da8
2000598c:	f645 1185 	movw	r1, #22917	; 0x5985
20005990:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005994:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005998:	6818      	ldr	r0, [r3, #0]
2000599a:	f000 bbc5 	b.w	20006128 <_fwalk>
2000599e:	bf00      	nop

200059a0 <__fp_lock_all>:
200059a0:	f648 53a8 	movw	r3, #36264	; 0x8da8
200059a4:	f645 1181 	movw	r1, #22913	; 0x5981
200059a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
200059b0:	6818      	ldr	r0, [r3, #0]
200059b2:	f000 bbb9 	b.w	20006128 <_fwalk>
200059b6:	bf00      	nop

200059b8 <_cleanup_r>:
200059b8:	f647 21dd 	movw	r1, #31453	; 0x7add
200059bc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200059c0:	f000 bbb2 	b.w	20006128 <_fwalk>

200059c4 <_cleanup>:
200059c4:	f648 3318 	movw	r3, #35608	; 0x8b18
200059c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200059cc:	6818      	ldr	r0, [r3, #0]
200059ce:	e7f3      	b.n	200059b8 <_cleanup_r>

200059d0 <std>:
200059d0:	b510      	push	{r4, lr}
200059d2:	4604      	mov	r4, r0
200059d4:	2300      	movs	r3, #0
200059d6:	305c      	adds	r0, #92	; 0x5c
200059d8:	81a1      	strh	r1, [r4, #12]
200059da:	4619      	mov	r1, r3
200059dc:	81e2      	strh	r2, [r4, #14]
200059de:	2208      	movs	r2, #8
200059e0:	6023      	str	r3, [r4, #0]
200059e2:	6063      	str	r3, [r4, #4]
200059e4:	60a3      	str	r3, [r4, #8]
200059e6:	6663      	str	r3, [r4, #100]	; 0x64
200059e8:	6123      	str	r3, [r4, #16]
200059ea:	6163      	str	r3, [r4, #20]
200059ec:	61a3      	str	r3, [r4, #24]
200059ee:	f7fd f8f5 	bl	20002bdc <memset>
200059f2:	f247 709d 	movw	r0, #30621	; 0x779d
200059f6:	f247 7161 	movw	r1, #30561	; 0x7761
200059fa:	f247 7239 	movw	r2, #30521	; 0x7739
200059fe:	f247 7331 	movw	r3, #30513	; 0x7731
20005a02:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005a06:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005a0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005a0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a12:	6260      	str	r0, [r4, #36]	; 0x24
20005a14:	62a1      	str	r1, [r4, #40]	; 0x28
20005a16:	62e2      	str	r2, [r4, #44]	; 0x2c
20005a18:	6323      	str	r3, [r4, #48]	; 0x30
20005a1a:	6224      	str	r4, [r4, #32]
20005a1c:	bd10      	pop	{r4, pc}
20005a1e:	bf00      	nop

20005a20 <__sfmoreglue>:
20005a20:	b570      	push	{r4, r5, r6, lr}
20005a22:	2568      	movs	r5, #104	; 0x68
20005a24:	460e      	mov	r6, r1
20005a26:	fb05 f501 	mul.w	r5, r5, r1
20005a2a:	f105 010c 	add.w	r1, r5, #12
20005a2e:	f000 fc59 	bl	200062e4 <_malloc_r>
20005a32:	4604      	mov	r4, r0
20005a34:	b148      	cbz	r0, 20005a4a <__sfmoreglue+0x2a>
20005a36:	f100 030c 	add.w	r3, r0, #12
20005a3a:	2100      	movs	r1, #0
20005a3c:	6046      	str	r6, [r0, #4]
20005a3e:	462a      	mov	r2, r5
20005a40:	4618      	mov	r0, r3
20005a42:	6021      	str	r1, [r4, #0]
20005a44:	60a3      	str	r3, [r4, #8]
20005a46:	f7fd f8c9 	bl	20002bdc <memset>
20005a4a:	4620      	mov	r0, r4
20005a4c:	bd70      	pop	{r4, r5, r6, pc}
20005a4e:	bf00      	nop

20005a50 <__sfp>:
20005a50:	f648 3318 	movw	r3, #35608	; 0x8b18
20005a54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005a58:	b570      	push	{r4, r5, r6, lr}
20005a5a:	681d      	ldr	r5, [r3, #0]
20005a5c:	4606      	mov	r6, r0
20005a5e:	69ab      	ldr	r3, [r5, #24]
20005a60:	2b00      	cmp	r3, #0
20005a62:	d02a      	beq.n	20005aba <__sfp+0x6a>
20005a64:	35d8      	adds	r5, #216	; 0xd8
20005a66:	686b      	ldr	r3, [r5, #4]
20005a68:	68ac      	ldr	r4, [r5, #8]
20005a6a:	3b01      	subs	r3, #1
20005a6c:	d503      	bpl.n	20005a76 <__sfp+0x26>
20005a6e:	e020      	b.n	20005ab2 <__sfp+0x62>
20005a70:	3468      	adds	r4, #104	; 0x68
20005a72:	3b01      	subs	r3, #1
20005a74:	d41d      	bmi.n	20005ab2 <__sfp+0x62>
20005a76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20005a7a:	2a00      	cmp	r2, #0
20005a7c:	d1f8      	bne.n	20005a70 <__sfp+0x20>
20005a7e:	2500      	movs	r5, #0
20005a80:	f04f 33ff 	mov.w	r3, #4294967295
20005a84:	6665      	str	r5, [r4, #100]	; 0x64
20005a86:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20005a8a:	81e3      	strh	r3, [r4, #14]
20005a8c:	4629      	mov	r1, r5
20005a8e:	f04f 0301 	mov.w	r3, #1
20005a92:	6025      	str	r5, [r4, #0]
20005a94:	81a3      	strh	r3, [r4, #12]
20005a96:	2208      	movs	r2, #8
20005a98:	60a5      	str	r5, [r4, #8]
20005a9a:	6065      	str	r5, [r4, #4]
20005a9c:	6125      	str	r5, [r4, #16]
20005a9e:	6165      	str	r5, [r4, #20]
20005aa0:	61a5      	str	r5, [r4, #24]
20005aa2:	f7fd f89b 	bl	20002bdc <memset>
20005aa6:	64e5      	str	r5, [r4, #76]	; 0x4c
20005aa8:	6365      	str	r5, [r4, #52]	; 0x34
20005aaa:	63a5      	str	r5, [r4, #56]	; 0x38
20005aac:	64a5      	str	r5, [r4, #72]	; 0x48
20005aae:	4620      	mov	r0, r4
20005ab0:	bd70      	pop	{r4, r5, r6, pc}
20005ab2:	6828      	ldr	r0, [r5, #0]
20005ab4:	b128      	cbz	r0, 20005ac2 <__sfp+0x72>
20005ab6:	4605      	mov	r5, r0
20005ab8:	e7d5      	b.n	20005a66 <__sfp+0x16>
20005aba:	4628      	mov	r0, r5
20005abc:	f000 f80c 	bl	20005ad8 <__sinit>
20005ac0:	e7d0      	b.n	20005a64 <__sfp+0x14>
20005ac2:	4630      	mov	r0, r6
20005ac4:	2104      	movs	r1, #4
20005ac6:	f7ff ffab 	bl	20005a20 <__sfmoreglue>
20005aca:	6028      	str	r0, [r5, #0]
20005acc:	2800      	cmp	r0, #0
20005ace:	d1f2      	bne.n	20005ab6 <__sfp+0x66>
20005ad0:	230c      	movs	r3, #12
20005ad2:	4604      	mov	r4, r0
20005ad4:	6033      	str	r3, [r6, #0]
20005ad6:	e7ea      	b.n	20005aae <__sfp+0x5e>

20005ad8 <__sinit>:
20005ad8:	b570      	push	{r4, r5, r6, lr}
20005ada:	6986      	ldr	r6, [r0, #24]
20005adc:	4604      	mov	r4, r0
20005ade:	b106      	cbz	r6, 20005ae2 <__sinit+0xa>
20005ae0:	bd70      	pop	{r4, r5, r6, pc}
20005ae2:	f645 13b9 	movw	r3, #22969	; 0x59b9
20005ae6:	2501      	movs	r5, #1
20005ae8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005aec:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20005af0:	6283      	str	r3, [r0, #40]	; 0x28
20005af2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20005af6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20005afa:	6185      	str	r5, [r0, #24]
20005afc:	f7ff ffa8 	bl	20005a50 <__sfp>
20005b00:	6060      	str	r0, [r4, #4]
20005b02:	4620      	mov	r0, r4
20005b04:	f7ff ffa4 	bl	20005a50 <__sfp>
20005b08:	60a0      	str	r0, [r4, #8]
20005b0a:	4620      	mov	r0, r4
20005b0c:	f7ff ffa0 	bl	20005a50 <__sfp>
20005b10:	4632      	mov	r2, r6
20005b12:	2104      	movs	r1, #4
20005b14:	4623      	mov	r3, r4
20005b16:	60e0      	str	r0, [r4, #12]
20005b18:	6860      	ldr	r0, [r4, #4]
20005b1a:	f7ff ff59 	bl	200059d0 <std>
20005b1e:	462a      	mov	r2, r5
20005b20:	68a0      	ldr	r0, [r4, #8]
20005b22:	2109      	movs	r1, #9
20005b24:	4623      	mov	r3, r4
20005b26:	f7ff ff53 	bl	200059d0 <std>
20005b2a:	4623      	mov	r3, r4
20005b2c:	68e0      	ldr	r0, [r4, #12]
20005b2e:	2112      	movs	r1, #18
20005b30:	2202      	movs	r2, #2
20005b32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20005b36:	e74b      	b.n	200059d0 <std>

20005b38 <_malloc_trim_r>:
20005b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20005b3a:	f648 649c 	movw	r4, #36508	; 0x8e9c
20005b3e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005b42:	460f      	mov	r7, r1
20005b44:	4605      	mov	r5, r0
20005b46:	f000 ff35 	bl	200069b4 <__malloc_lock>
20005b4a:	68a3      	ldr	r3, [r4, #8]
20005b4c:	685e      	ldr	r6, [r3, #4]
20005b4e:	f026 0603 	bic.w	r6, r6, #3
20005b52:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20005b56:	330f      	adds	r3, #15
20005b58:	1bdf      	subs	r7, r3, r7
20005b5a:	0b3f      	lsrs	r7, r7, #12
20005b5c:	3f01      	subs	r7, #1
20005b5e:	033f      	lsls	r7, r7, #12
20005b60:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20005b64:	db07      	blt.n	20005b76 <_malloc_trim_r+0x3e>
20005b66:	2100      	movs	r1, #0
20005b68:	4628      	mov	r0, r5
20005b6a:	f001 fdcd 	bl	20007708 <_sbrk_r>
20005b6e:	68a3      	ldr	r3, [r4, #8]
20005b70:	18f3      	adds	r3, r6, r3
20005b72:	4283      	cmp	r3, r0
20005b74:	d004      	beq.n	20005b80 <_malloc_trim_r+0x48>
20005b76:	4628      	mov	r0, r5
20005b78:	f000 ff1e 	bl	200069b8 <__malloc_unlock>
20005b7c:	2000      	movs	r0, #0
20005b7e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005b80:	4279      	negs	r1, r7
20005b82:	4628      	mov	r0, r5
20005b84:	f001 fdc0 	bl	20007708 <_sbrk_r>
20005b88:	f1b0 3fff 	cmp.w	r0, #4294967295
20005b8c:	d010      	beq.n	20005bb0 <_malloc_trim_r+0x78>
20005b8e:	68a2      	ldr	r2, [r4, #8]
20005b90:	f249 23bc 	movw	r3, #37564	; 0x92bc
20005b94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b98:	1bf6      	subs	r6, r6, r7
20005b9a:	f046 0601 	orr.w	r6, r6, #1
20005b9e:	4628      	mov	r0, r5
20005ba0:	6056      	str	r6, [r2, #4]
20005ba2:	681a      	ldr	r2, [r3, #0]
20005ba4:	1bd7      	subs	r7, r2, r7
20005ba6:	601f      	str	r7, [r3, #0]
20005ba8:	f000 ff06 	bl	200069b8 <__malloc_unlock>
20005bac:	2001      	movs	r0, #1
20005bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20005bb0:	2100      	movs	r1, #0
20005bb2:	4628      	mov	r0, r5
20005bb4:	f001 fda8 	bl	20007708 <_sbrk_r>
20005bb8:	68a3      	ldr	r3, [r4, #8]
20005bba:	1ac2      	subs	r2, r0, r3
20005bbc:	2a0f      	cmp	r2, #15
20005bbe:	ddda      	ble.n	20005b76 <_malloc_trim_r+0x3e>
20005bc0:	f249 24a4 	movw	r4, #37540	; 0x92a4
20005bc4:	f249 21bc 	movw	r1, #37564	; 0x92bc
20005bc8:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005bcc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005bd0:	f042 0201 	orr.w	r2, r2, #1
20005bd4:	6824      	ldr	r4, [r4, #0]
20005bd6:	1b00      	subs	r0, r0, r4
20005bd8:	6008      	str	r0, [r1, #0]
20005bda:	605a      	str	r2, [r3, #4]
20005bdc:	e7cb      	b.n	20005b76 <_malloc_trim_r+0x3e>
20005bde:	bf00      	nop

20005be0 <_free_r>:
20005be0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005be4:	4605      	mov	r5, r0
20005be6:	460c      	mov	r4, r1
20005be8:	2900      	cmp	r1, #0
20005bea:	f000 8088 	beq.w	20005cfe <_free_r+0x11e>
20005bee:	f000 fee1 	bl	200069b4 <__malloc_lock>
20005bf2:	f1a4 0208 	sub.w	r2, r4, #8
20005bf6:	f648 609c 	movw	r0, #36508	; 0x8e9c
20005bfa:	6856      	ldr	r6, [r2, #4]
20005bfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005c00:	f026 0301 	bic.w	r3, r6, #1
20005c04:	f8d0 c008 	ldr.w	ip, [r0, #8]
20005c08:	18d1      	adds	r1, r2, r3
20005c0a:	458c      	cmp	ip, r1
20005c0c:	684f      	ldr	r7, [r1, #4]
20005c0e:	f027 0703 	bic.w	r7, r7, #3
20005c12:	f000 8095 	beq.w	20005d40 <_free_r+0x160>
20005c16:	f016 0601 	ands.w	r6, r6, #1
20005c1a:	604f      	str	r7, [r1, #4]
20005c1c:	d05f      	beq.n	20005cde <_free_r+0xfe>
20005c1e:	2600      	movs	r6, #0
20005c20:	19cc      	adds	r4, r1, r7
20005c22:	6864      	ldr	r4, [r4, #4]
20005c24:	f014 0f01 	tst.w	r4, #1
20005c28:	d106      	bne.n	20005c38 <_free_r+0x58>
20005c2a:	19db      	adds	r3, r3, r7
20005c2c:	2e00      	cmp	r6, #0
20005c2e:	d07a      	beq.n	20005d26 <_free_r+0x146>
20005c30:	688c      	ldr	r4, [r1, #8]
20005c32:	68c9      	ldr	r1, [r1, #12]
20005c34:	608c      	str	r4, [r1, #8]
20005c36:	60e1      	str	r1, [r4, #12]
20005c38:	f043 0101 	orr.w	r1, r3, #1
20005c3c:	50d3      	str	r3, [r2, r3]
20005c3e:	6051      	str	r1, [r2, #4]
20005c40:	2e00      	cmp	r6, #0
20005c42:	d147      	bne.n	20005cd4 <_free_r+0xf4>
20005c44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005c48:	d35b      	bcc.n	20005d02 <_free_r+0x122>
20005c4a:	0a59      	lsrs	r1, r3, #9
20005c4c:	2904      	cmp	r1, #4
20005c4e:	bf9e      	ittt	ls
20005c50:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20005c54:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20005c58:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005c5c:	d928      	bls.n	20005cb0 <_free_r+0xd0>
20005c5e:	2914      	cmp	r1, #20
20005c60:	bf9c      	itt	ls
20005c62:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20005c66:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005c6a:	d921      	bls.n	20005cb0 <_free_r+0xd0>
20005c6c:	2954      	cmp	r1, #84	; 0x54
20005c6e:	bf9e      	ittt	ls
20005c70:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20005c74:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20005c78:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005c7c:	d918      	bls.n	20005cb0 <_free_r+0xd0>
20005c7e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20005c82:	bf9e      	ittt	ls
20005c84:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20005c88:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20005c8c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005c90:	d90e      	bls.n	20005cb0 <_free_r+0xd0>
20005c92:	f240 5c54 	movw	ip, #1364	; 0x554
20005c96:	4561      	cmp	r1, ip
20005c98:	bf95      	itete	ls
20005c9a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20005c9e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20005ca2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20005ca6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20005caa:	bf98      	it	ls
20005cac:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20005cb0:	1904      	adds	r4, r0, r4
20005cb2:	68a1      	ldr	r1, [r4, #8]
20005cb4:	42a1      	cmp	r1, r4
20005cb6:	d103      	bne.n	20005cc0 <_free_r+0xe0>
20005cb8:	e064      	b.n	20005d84 <_free_r+0x1a4>
20005cba:	6889      	ldr	r1, [r1, #8]
20005cbc:	428c      	cmp	r4, r1
20005cbe:	d004      	beq.n	20005cca <_free_r+0xea>
20005cc0:	6848      	ldr	r0, [r1, #4]
20005cc2:	f020 0003 	bic.w	r0, r0, #3
20005cc6:	4283      	cmp	r3, r0
20005cc8:	d3f7      	bcc.n	20005cba <_free_r+0xda>
20005cca:	68cb      	ldr	r3, [r1, #12]
20005ccc:	60d3      	str	r3, [r2, #12]
20005cce:	6091      	str	r1, [r2, #8]
20005cd0:	60ca      	str	r2, [r1, #12]
20005cd2:	609a      	str	r2, [r3, #8]
20005cd4:	4628      	mov	r0, r5
20005cd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005cda:	f000 be6d 	b.w	200069b8 <__malloc_unlock>
20005cde:	f854 4c08 	ldr.w	r4, [r4, #-8]
20005ce2:	f100 0c08 	add.w	ip, r0, #8
20005ce6:	1b12      	subs	r2, r2, r4
20005ce8:	191b      	adds	r3, r3, r4
20005cea:	6894      	ldr	r4, [r2, #8]
20005cec:	4564      	cmp	r4, ip
20005cee:	d047      	beq.n	20005d80 <_free_r+0x1a0>
20005cf0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20005cf4:	f8cc 4008 	str.w	r4, [ip, #8]
20005cf8:	f8c4 c00c 	str.w	ip, [r4, #12]
20005cfc:	e790      	b.n	20005c20 <_free_r+0x40>
20005cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005d02:	08db      	lsrs	r3, r3, #3
20005d04:	f04f 0c01 	mov.w	ip, #1
20005d08:	6846      	ldr	r6, [r0, #4]
20005d0a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20005d0e:	109b      	asrs	r3, r3, #2
20005d10:	fa0c f303 	lsl.w	r3, ip, r3
20005d14:	60d1      	str	r1, [r2, #12]
20005d16:	688c      	ldr	r4, [r1, #8]
20005d18:	ea46 0303 	orr.w	r3, r6, r3
20005d1c:	6043      	str	r3, [r0, #4]
20005d1e:	6094      	str	r4, [r2, #8]
20005d20:	60e2      	str	r2, [r4, #12]
20005d22:	608a      	str	r2, [r1, #8]
20005d24:	e7d6      	b.n	20005cd4 <_free_r+0xf4>
20005d26:	688c      	ldr	r4, [r1, #8]
20005d28:	4f1c      	ldr	r7, [pc, #112]	; (20005d9c <_free_r+0x1bc>)
20005d2a:	42bc      	cmp	r4, r7
20005d2c:	d181      	bne.n	20005c32 <_free_r+0x52>
20005d2e:	50d3      	str	r3, [r2, r3]
20005d30:	f043 0301 	orr.w	r3, r3, #1
20005d34:	60e2      	str	r2, [r4, #12]
20005d36:	60a2      	str	r2, [r4, #8]
20005d38:	6053      	str	r3, [r2, #4]
20005d3a:	6094      	str	r4, [r2, #8]
20005d3c:	60d4      	str	r4, [r2, #12]
20005d3e:	e7c9      	b.n	20005cd4 <_free_r+0xf4>
20005d40:	18fb      	adds	r3, r7, r3
20005d42:	f016 0f01 	tst.w	r6, #1
20005d46:	d107      	bne.n	20005d58 <_free_r+0x178>
20005d48:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005d4c:	1a52      	subs	r2, r2, r1
20005d4e:	185b      	adds	r3, r3, r1
20005d50:	68d4      	ldr	r4, [r2, #12]
20005d52:	6891      	ldr	r1, [r2, #8]
20005d54:	60a1      	str	r1, [r4, #8]
20005d56:	60cc      	str	r4, [r1, #12]
20005d58:	f249 21a8 	movw	r1, #37544	; 0x92a8
20005d5c:	6082      	str	r2, [r0, #8]
20005d5e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005d62:	f043 0001 	orr.w	r0, r3, #1
20005d66:	6050      	str	r0, [r2, #4]
20005d68:	680a      	ldr	r2, [r1, #0]
20005d6a:	4293      	cmp	r3, r2
20005d6c:	d3b2      	bcc.n	20005cd4 <_free_r+0xf4>
20005d6e:	f249 23b8 	movw	r3, #37560	; 0x92b8
20005d72:	4628      	mov	r0, r5
20005d74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005d78:	6819      	ldr	r1, [r3, #0]
20005d7a:	f7ff fedd 	bl	20005b38 <_malloc_trim_r>
20005d7e:	e7a9      	b.n	20005cd4 <_free_r+0xf4>
20005d80:	2601      	movs	r6, #1
20005d82:	e74d      	b.n	20005c20 <_free_r+0x40>
20005d84:	2601      	movs	r6, #1
20005d86:	6844      	ldr	r4, [r0, #4]
20005d88:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005d8c:	460b      	mov	r3, r1
20005d8e:	fa06 fc0c 	lsl.w	ip, r6, ip
20005d92:	ea44 040c 	orr.w	r4, r4, ip
20005d96:	6044      	str	r4, [r0, #4]
20005d98:	e798      	b.n	20005ccc <_free_r+0xec>
20005d9a:	bf00      	nop
20005d9c:	20008ea4 	.word	0x20008ea4

20005da0 <__sfvwrite_r>:
20005da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005da4:	6893      	ldr	r3, [r2, #8]
20005da6:	b085      	sub	sp, #20
20005da8:	4690      	mov	r8, r2
20005daa:	460c      	mov	r4, r1
20005dac:	9003      	str	r0, [sp, #12]
20005dae:	2b00      	cmp	r3, #0
20005db0:	d064      	beq.n	20005e7c <__sfvwrite_r+0xdc>
20005db2:	8988      	ldrh	r0, [r1, #12]
20005db4:	fa1f fa80 	uxth.w	sl, r0
20005db8:	f01a 0f08 	tst.w	sl, #8
20005dbc:	f000 80a0 	beq.w	20005f00 <__sfvwrite_r+0x160>
20005dc0:	690b      	ldr	r3, [r1, #16]
20005dc2:	2b00      	cmp	r3, #0
20005dc4:	f000 809c 	beq.w	20005f00 <__sfvwrite_r+0x160>
20005dc8:	f01a 0b02 	ands.w	fp, sl, #2
20005dcc:	f8d8 5000 	ldr.w	r5, [r8]
20005dd0:	bf1c      	itt	ne
20005dd2:	f04f 0a00 	movne.w	sl, #0
20005dd6:	4657      	movne	r7, sl
20005dd8:	d136      	bne.n	20005e48 <__sfvwrite_r+0xa8>
20005dda:	f01a 0a01 	ands.w	sl, sl, #1
20005dde:	bf1d      	ittte	ne
20005de0:	46dc      	movne	ip, fp
20005de2:	46d9      	movne	r9, fp
20005de4:	465f      	movne	r7, fp
20005de6:	4656      	moveq	r6, sl
20005de8:	d152      	bne.n	20005e90 <__sfvwrite_r+0xf0>
20005dea:	b326      	cbz	r6, 20005e36 <__sfvwrite_r+0x96>
20005dec:	b280      	uxth	r0, r0
20005dee:	68a7      	ldr	r7, [r4, #8]
20005df0:	f410 7f00 	tst.w	r0, #512	; 0x200
20005df4:	f000 808f 	beq.w	20005f16 <__sfvwrite_r+0x176>
20005df8:	42be      	cmp	r6, r7
20005dfa:	46bb      	mov	fp, r7
20005dfc:	f080 80a7 	bcs.w	20005f4e <__sfvwrite_r+0x1ae>
20005e00:	6820      	ldr	r0, [r4, #0]
20005e02:	4637      	mov	r7, r6
20005e04:	46b3      	mov	fp, r6
20005e06:	465a      	mov	r2, fp
20005e08:	4651      	mov	r1, sl
20005e0a:	f000 fd77 	bl	200068fc <memmove>
20005e0e:	68a2      	ldr	r2, [r4, #8]
20005e10:	6823      	ldr	r3, [r4, #0]
20005e12:	46b1      	mov	r9, r6
20005e14:	1bd7      	subs	r7, r2, r7
20005e16:	60a7      	str	r7, [r4, #8]
20005e18:	4637      	mov	r7, r6
20005e1a:	445b      	add	r3, fp
20005e1c:	6023      	str	r3, [r4, #0]
20005e1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005e22:	ebc9 0606 	rsb	r6, r9, r6
20005e26:	44ca      	add	sl, r9
20005e28:	1bdf      	subs	r7, r3, r7
20005e2a:	f8c8 7008 	str.w	r7, [r8, #8]
20005e2e:	b32f      	cbz	r7, 20005e7c <__sfvwrite_r+0xdc>
20005e30:	89a0      	ldrh	r0, [r4, #12]
20005e32:	2e00      	cmp	r6, #0
20005e34:	d1da      	bne.n	20005dec <__sfvwrite_r+0x4c>
20005e36:	f8d5 a000 	ldr.w	sl, [r5]
20005e3a:	686e      	ldr	r6, [r5, #4]
20005e3c:	3508      	adds	r5, #8
20005e3e:	e7d4      	b.n	20005dea <__sfvwrite_r+0x4a>
20005e40:	f8d5 a000 	ldr.w	sl, [r5]
20005e44:	686f      	ldr	r7, [r5, #4]
20005e46:	3508      	adds	r5, #8
20005e48:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20005e4c:	bf34      	ite	cc
20005e4e:	463b      	movcc	r3, r7
20005e50:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20005e54:	4652      	mov	r2, sl
20005e56:	9803      	ldr	r0, [sp, #12]
20005e58:	2f00      	cmp	r7, #0
20005e5a:	d0f1      	beq.n	20005e40 <__sfvwrite_r+0xa0>
20005e5c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005e5e:	6a21      	ldr	r1, [r4, #32]
20005e60:	47b0      	blx	r6
20005e62:	2800      	cmp	r0, #0
20005e64:	4482      	add	sl, r0
20005e66:	ebc0 0707 	rsb	r7, r0, r7
20005e6a:	f340 80ec 	ble.w	20006046 <__sfvwrite_r+0x2a6>
20005e6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005e72:	1a18      	subs	r0, r3, r0
20005e74:	f8c8 0008 	str.w	r0, [r8, #8]
20005e78:	2800      	cmp	r0, #0
20005e7a:	d1e5      	bne.n	20005e48 <__sfvwrite_r+0xa8>
20005e7c:	2000      	movs	r0, #0
20005e7e:	b005      	add	sp, #20
20005e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005e84:	f8d5 9000 	ldr.w	r9, [r5]
20005e88:	f04f 0c00 	mov.w	ip, #0
20005e8c:	686f      	ldr	r7, [r5, #4]
20005e8e:	3508      	adds	r5, #8
20005e90:	2f00      	cmp	r7, #0
20005e92:	d0f7      	beq.n	20005e84 <__sfvwrite_r+0xe4>
20005e94:	f1bc 0f00 	cmp.w	ip, #0
20005e98:	f000 80b5 	beq.w	20006006 <__sfvwrite_r+0x266>
20005e9c:	6963      	ldr	r3, [r4, #20]
20005e9e:	45bb      	cmp	fp, r7
20005ea0:	bf34      	ite	cc
20005ea2:	46da      	movcc	sl, fp
20005ea4:	46ba      	movcs	sl, r7
20005ea6:	68a6      	ldr	r6, [r4, #8]
20005ea8:	6820      	ldr	r0, [r4, #0]
20005eaa:	6922      	ldr	r2, [r4, #16]
20005eac:	199e      	adds	r6, r3, r6
20005eae:	4290      	cmp	r0, r2
20005eb0:	bf94      	ite	ls
20005eb2:	2200      	movls	r2, #0
20005eb4:	2201      	movhi	r2, #1
20005eb6:	45b2      	cmp	sl, r6
20005eb8:	bfd4      	ite	le
20005eba:	2200      	movle	r2, #0
20005ebc:	f002 0201 	andgt.w	r2, r2, #1
20005ec0:	2a00      	cmp	r2, #0
20005ec2:	f040 80ae 	bne.w	20006022 <__sfvwrite_r+0x282>
20005ec6:	459a      	cmp	sl, r3
20005ec8:	f2c0 8082 	blt.w	20005fd0 <__sfvwrite_r+0x230>
20005ecc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005ece:	464a      	mov	r2, r9
20005ed0:	f8cd c004 	str.w	ip, [sp, #4]
20005ed4:	9803      	ldr	r0, [sp, #12]
20005ed6:	6a21      	ldr	r1, [r4, #32]
20005ed8:	47b0      	blx	r6
20005eda:	f8dd c004 	ldr.w	ip, [sp, #4]
20005ede:	1e06      	subs	r6, r0, #0
20005ee0:	f340 80b1 	ble.w	20006046 <__sfvwrite_r+0x2a6>
20005ee4:	ebbb 0b06 	subs.w	fp, fp, r6
20005ee8:	f000 8086 	beq.w	20005ff8 <__sfvwrite_r+0x258>
20005eec:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005ef0:	44b1      	add	r9, r6
20005ef2:	1bbf      	subs	r7, r7, r6
20005ef4:	1b9e      	subs	r6, r3, r6
20005ef6:	f8c8 6008 	str.w	r6, [r8, #8]
20005efa:	2e00      	cmp	r6, #0
20005efc:	d1c8      	bne.n	20005e90 <__sfvwrite_r+0xf0>
20005efe:	e7bd      	b.n	20005e7c <__sfvwrite_r+0xdc>
20005f00:	9803      	ldr	r0, [sp, #12]
20005f02:	4621      	mov	r1, r4
20005f04:	f7fe fc1a 	bl	2000473c <__swsetup_r>
20005f08:	2800      	cmp	r0, #0
20005f0a:	f040 80d4 	bne.w	200060b6 <__sfvwrite_r+0x316>
20005f0e:	89a0      	ldrh	r0, [r4, #12]
20005f10:	fa1f fa80 	uxth.w	sl, r0
20005f14:	e758      	b.n	20005dc8 <__sfvwrite_r+0x28>
20005f16:	6820      	ldr	r0, [r4, #0]
20005f18:	46b9      	mov	r9, r7
20005f1a:	6923      	ldr	r3, [r4, #16]
20005f1c:	4298      	cmp	r0, r3
20005f1e:	bf94      	ite	ls
20005f20:	2300      	movls	r3, #0
20005f22:	2301      	movhi	r3, #1
20005f24:	42b7      	cmp	r7, r6
20005f26:	bf2c      	ite	cs
20005f28:	2300      	movcs	r3, #0
20005f2a:	f003 0301 	andcc.w	r3, r3, #1
20005f2e:	2b00      	cmp	r3, #0
20005f30:	f040 809d 	bne.w	2000606e <__sfvwrite_r+0x2ce>
20005f34:	6963      	ldr	r3, [r4, #20]
20005f36:	429e      	cmp	r6, r3
20005f38:	f0c0 808c 	bcc.w	20006054 <__sfvwrite_r+0x2b4>
20005f3c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005f3e:	4652      	mov	r2, sl
20005f40:	9803      	ldr	r0, [sp, #12]
20005f42:	6a21      	ldr	r1, [r4, #32]
20005f44:	47b8      	blx	r7
20005f46:	1e07      	subs	r7, r0, #0
20005f48:	dd7d      	ble.n	20006046 <__sfvwrite_r+0x2a6>
20005f4a:	46b9      	mov	r9, r7
20005f4c:	e767      	b.n	20005e1e <__sfvwrite_r+0x7e>
20005f4e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20005f52:	bf08      	it	eq
20005f54:	6820      	ldreq	r0, [r4, #0]
20005f56:	f43f af56 	beq.w	20005e06 <__sfvwrite_r+0x66>
20005f5a:	6962      	ldr	r2, [r4, #20]
20005f5c:	6921      	ldr	r1, [r4, #16]
20005f5e:	6823      	ldr	r3, [r4, #0]
20005f60:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20005f64:	1a5b      	subs	r3, r3, r1
20005f66:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20005f6a:	f103 0c01 	add.w	ip, r3, #1
20005f6e:	44b4      	add	ip, r6
20005f70:	ea4f 0969 	mov.w	r9, r9, asr #1
20005f74:	45e1      	cmp	r9, ip
20005f76:	464a      	mov	r2, r9
20005f78:	bf3c      	itt	cc
20005f7a:	46e1      	movcc	r9, ip
20005f7c:	464a      	movcc	r2, r9
20005f7e:	f410 6f80 	tst.w	r0, #1024	; 0x400
20005f82:	f000 8083 	beq.w	2000608c <__sfvwrite_r+0x2ec>
20005f86:	4611      	mov	r1, r2
20005f88:	9803      	ldr	r0, [sp, #12]
20005f8a:	9302      	str	r3, [sp, #8]
20005f8c:	f000 f9aa 	bl	200062e4 <_malloc_r>
20005f90:	9b02      	ldr	r3, [sp, #8]
20005f92:	2800      	cmp	r0, #0
20005f94:	f000 8099 	beq.w	200060ca <__sfvwrite_r+0x32a>
20005f98:	461a      	mov	r2, r3
20005f9a:	6921      	ldr	r1, [r4, #16]
20005f9c:	9302      	str	r3, [sp, #8]
20005f9e:	9001      	str	r0, [sp, #4]
20005fa0:	f7fc fd54 	bl	20002a4c <memcpy>
20005fa4:	89a2      	ldrh	r2, [r4, #12]
20005fa6:	9b02      	ldr	r3, [sp, #8]
20005fa8:	f8dd c004 	ldr.w	ip, [sp, #4]
20005fac:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20005fb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20005fb4:	81a2      	strh	r2, [r4, #12]
20005fb6:	ebc3 0209 	rsb	r2, r3, r9
20005fba:	eb0c 0003 	add.w	r0, ip, r3
20005fbe:	4637      	mov	r7, r6
20005fc0:	46b3      	mov	fp, r6
20005fc2:	60a2      	str	r2, [r4, #8]
20005fc4:	f8c4 c010 	str.w	ip, [r4, #16]
20005fc8:	6020      	str	r0, [r4, #0]
20005fca:	f8c4 9014 	str.w	r9, [r4, #20]
20005fce:	e71a      	b.n	20005e06 <__sfvwrite_r+0x66>
20005fd0:	4652      	mov	r2, sl
20005fd2:	4649      	mov	r1, r9
20005fd4:	4656      	mov	r6, sl
20005fd6:	f8cd c004 	str.w	ip, [sp, #4]
20005fda:	f000 fc8f 	bl	200068fc <memmove>
20005fde:	68a2      	ldr	r2, [r4, #8]
20005fe0:	6823      	ldr	r3, [r4, #0]
20005fe2:	ebbb 0b06 	subs.w	fp, fp, r6
20005fe6:	ebca 0202 	rsb	r2, sl, r2
20005fea:	f8dd c004 	ldr.w	ip, [sp, #4]
20005fee:	4453      	add	r3, sl
20005ff0:	60a2      	str	r2, [r4, #8]
20005ff2:	6023      	str	r3, [r4, #0]
20005ff4:	f47f af7a 	bne.w	20005eec <__sfvwrite_r+0x14c>
20005ff8:	9803      	ldr	r0, [sp, #12]
20005ffa:	4621      	mov	r1, r4
20005ffc:	f7ff fbfc 	bl	200057f8 <_fflush_r>
20006000:	bb08      	cbnz	r0, 20006046 <__sfvwrite_r+0x2a6>
20006002:	46dc      	mov	ip, fp
20006004:	e772      	b.n	20005eec <__sfvwrite_r+0x14c>
20006006:	4648      	mov	r0, r9
20006008:	210a      	movs	r1, #10
2000600a:	463a      	mov	r2, r7
2000600c:	f000 fc3c 	bl	20006888 <memchr>
20006010:	2800      	cmp	r0, #0
20006012:	d04b      	beq.n	200060ac <__sfvwrite_r+0x30c>
20006014:	f100 0b01 	add.w	fp, r0, #1
20006018:	f04f 0c01 	mov.w	ip, #1
2000601c:	ebc9 0b0b 	rsb	fp, r9, fp
20006020:	e73c      	b.n	20005e9c <__sfvwrite_r+0xfc>
20006022:	4649      	mov	r1, r9
20006024:	4632      	mov	r2, r6
20006026:	f8cd c004 	str.w	ip, [sp, #4]
2000602a:	f000 fc67 	bl	200068fc <memmove>
2000602e:	6823      	ldr	r3, [r4, #0]
20006030:	4621      	mov	r1, r4
20006032:	9803      	ldr	r0, [sp, #12]
20006034:	199b      	adds	r3, r3, r6
20006036:	6023      	str	r3, [r4, #0]
20006038:	f7ff fbde 	bl	200057f8 <_fflush_r>
2000603c:	f8dd c004 	ldr.w	ip, [sp, #4]
20006040:	2800      	cmp	r0, #0
20006042:	f43f af4f 	beq.w	20005ee4 <__sfvwrite_r+0x144>
20006046:	89a3      	ldrh	r3, [r4, #12]
20006048:	f04f 30ff 	mov.w	r0, #4294967295
2000604c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006050:	81a3      	strh	r3, [r4, #12]
20006052:	e714      	b.n	20005e7e <__sfvwrite_r+0xde>
20006054:	4632      	mov	r2, r6
20006056:	4651      	mov	r1, sl
20006058:	f000 fc50 	bl	200068fc <memmove>
2000605c:	68a2      	ldr	r2, [r4, #8]
2000605e:	6823      	ldr	r3, [r4, #0]
20006060:	4637      	mov	r7, r6
20006062:	1b92      	subs	r2, r2, r6
20006064:	46b1      	mov	r9, r6
20006066:	199b      	adds	r3, r3, r6
20006068:	60a2      	str	r2, [r4, #8]
2000606a:	6023      	str	r3, [r4, #0]
2000606c:	e6d7      	b.n	20005e1e <__sfvwrite_r+0x7e>
2000606e:	4651      	mov	r1, sl
20006070:	463a      	mov	r2, r7
20006072:	f000 fc43 	bl	200068fc <memmove>
20006076:	6823      	ldr	r3, [r4, #0]
20006078:	9803      	ldr	r0, [sp, #12]
2000607a:	4621      	mov	r1, r4
2000607c:	19db      	adds	r3, r3, r7
2000607e:	6023      	str	r3, [r4, #0]
20006080:	f7ff fbba 	bl	200057f8 <_fflush_r>
20006084:	2800      	cmp	r0, #0
20006086:	f43f aeca 	beq.w	20005e1e <__sfvwrite_r+0x7e>
2000608a:	e7dc      	b.n	20006046 <__sfvwrite_r+0x2a6>
2000608c:	9803      	ldr	r0, [sp, #12]
2000608e:	9302      	str	r3, [sp, #8]
20006090:	f001 f940 	bl	20007314 <_realloc_r>
20006094:	9b02      	ldr	r3, [sp, #8]
20006096:	4684      	mov	ip, r0
20006098:	2800      	cmp	r0, #0
2000609a:	d18c      	bne.n	20005fb6 <__sfvwrite_r+0x216>
2000609c:	6921      	ldr	r1, [r4, #16]
2000609e:	9803      	ldr	r0, [sp, #12]
200060a0:	f7ff fd9e 	bl	20005be0 <_free_r>
200060a4:	9903      	ldr	r1, [sp, #12]
200060a6:	230c      	movs	r3, #12
200060a8:	600b      	str	r3, [r1, #0]
200060aa:	e7cc      	b.n	20006046 <__sfvwrite_r+0x2a6>
200060ac:	f107 0b01 	add.w	fp, r7, #1
200060b0:	f04f 0c01 	mov.w	ip, #1
200060b4:	e6f2      	b.n	20005e9c <__sfvwrite_r+0xfc>
200060b6:	9903      	ldr	r1, [sp, #12]
200060b8:	2209      	movs	r2, #9
200060ba:	89a3      	ldrh	r3, [r4, #12]
200060bc:	f04f 30ff 	mov.w	r0, #4294967295
200060c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200060c4:	600a      	str	r2, [r1, #0]
200060c6:	81a3      	strh	r3, [r4, #12]
200060c8:	e6d9      	b.n	20005e7e <__sfvwrite_r+0xde>
200060ca:	9a03      	ldr	r2, [sp, #12]
200060cc:	230c      	movs	r3, #12
200060ce:	6013      	str	r3, [r2, #0]
200060d0:	e7b9      	b.n	20006046 <__sfvwrite_r+0x2a6>
200060d2:	bf00      	nop

200060d4 <_fwalk_reent>:
200060d4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200060d8:	4607      	mov	r7, r0
200060da:	468a      	mov	sl, r1
200060dc:	f7ff fc48 	bl	20005970 <__sfp_lock_acquire>
200060e0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200060e4:	bf08      	it	eq
200060e6:	46b0      	moveq	r8, r6
200060e8:	d018      	beq.n	2000611c <_fwalk_reent+0x48>
200060ea:	f04f 0800 	mov.w	r8, #0
200060ee:	6875      	ldr	r5, [r6, #4]
200060f0:	68b4      	ldr	r4, [r6, #8]
200060f2:	3d01      	subs	r5, #1
200060f4:	d40f      	bmi.n	20006116 <_fwalk_reent+0x42>
200060f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200060fa:	b14b      	cbz	r3, 20006110 <_fwalk_reent+0x3c>
200060fc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006100:	4621      	mov	r1, r4
20006102:	4638      	mov	r0, r7
20006104:	f1b3 3fff 	cmp.w	r3, #4294967295
20006108:	d002      	beq.n	20006110 <_fwalk_reent+0x3c>
2000610a:	47d0      	blx	sl
2000610c:	ea48 0800 	orr.w	r8, r8, r0
20006110:	3468      	adds	r4, #104	; 0x68
20006112:	3d01      	subs	r5, #1
20006114:	d5ef      	bpl.n	200060f6 <_fwalk_reent+0x22>
20006116:	6836      	ldr	r6, [r6, #0]
20006118:	2e00      	cmp	r6, #0
2000611a:	d1e8      	bne.n	200060ee <_fwalk_reent+0x1a>
2000611c:	f7ff fc2a 	bl	20005974 <__sfp_lock_release>
20006120:	4640      	mov	r0, r8
20006122:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006126:	bf00      	nop

20006128 <_fwalk>:
20006128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000612c:	4606      	mov	r6, r0
2000612e:	4688      	mov	r8, r1
20006130:	f7ff fc1e 	bl	20005970 <__sfp_lock_acquire>
20006134:	36d8      	adds	r6, #216	; 0xd8
20006136:	bf08      	it	eq
20006138:	4637      	moveq	r7, r6
2000613a:	d015      	beq.n	20006168 <_fwalk+0x40>
2000613c:	2700      	movs	r7, #0
2000613e:	6875      	ldr	r5, [r6, #4]
20006140:	68b4      	ldr	r4, [r6, #8]
20006142:	3d01      	subs	r5, #1
20006144:	d40d      	bmi.n	20006162 <_fwalk+0x3a>
20006146:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000614a:	b13b      	cbz	r3, 2000615c <_fwalk+0x34>
2000614c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20006150:	4620      	mov	r0, r4
20006152:	f1b3 3fff 	cmp.w	r3, #4294967295
20006156:	d001      	beq.n	2000615c <_fwalk+0x34>
20006158:	47c0      	blx	r8
2000615a:	4307      	orrs	r7, r0
2000615c:	3468      	adds	r4, #104	; 0x68
2000615e:	3d01      	subs	r5, #1
20006160:	d5f1      	bpl.n	20006146 <_fwalk+0x1e>
20006162:	6836      	ldr	r6, [r6, #0]
20006164:	2e00      	cmp	r6, #0
20006166:	d1ea      	bne.n	2000613e <_fwalk+0x16>
20006168:	f7ff fc04 	bl	20005974 <__sfp_lock_release>
2000616c:	4638      	mov	r0, r7
2000616e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006172:	bf00      	nop

20006174 <__locale_charset>:
20006174:	f648 33f4 	movw	r3, #35828	; 0x8bf4
20006178:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000617c:	6818      	ldr	r0, [r3, #0]
2000617e:	4770      	bx	lr

20006180 <_localeconv_r>:
20006180:	4800      	ldr	r0, [pc, #0]	; (20006184 <_localeconv_r+0x4>)
20006182:	4770      	bx	lr
20006184:	20008bf8 	.word	0x20008bf8

20006188 <localeconv>:
20006188:	4800      	ldr	r0, [pc, #0]	; (2000618c <localeconv+0x4>)
2000618a:	4770      	bx	lr
2000618c:	20008bf8 	.word	0x20008bf8

20006190 <_setlocale_r>:
20006190:	b570      	push	{r4, r5, r6, lr}
20006192:	4605      	mov	r5, r0
20006194:	460e      	mov	r6, r1
20006196:	4614      	mov	r4, r2
20006198:	b172      	cbz	r2, 200061b8 <_setlocale_r+0x28>
2000619a:	f648 311c 	movw	r1, #35612	; 0x8b1c
2000619e:	4610      	mov	r0, r2
200061a0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200061a4:	f001 fb0c 	bl	200077c0 <strcmp>
200061a8:	b958      	cbnz	r0, 200061c2 <_setlocale_r+0x32>
200061aa:	f648 301c 	movw	r0, #35612	; 0x8b1c
200061ae:	622c      	str	r4, [r5, #32]
200061b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200061b4:	61ee      	str	r6, [r5, #28]
200061b6:	bd70      	pop	{r4, r5, r6, pc}
200061b8:	f648 301c 	movw	r0, #35612	; 0x8b1c
200061bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200061c0:	bd70      	pop	{r4, r5, r6, pc}
200061c2:	f648 3150 	movw	r1, #35664	; 0x8b50
200061c6:	4620      	mov	r0, r4
200061c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200061cc:	f001 faf8 	bl	200077c0 <strcmp>
200061d0:	2800      	cmp	r0, #0
200061d2:	d0ea      	beq.n	200061aa <_setlocale_r+0x1a>
200061d4:	2000      	movs	r0, #0
200061d6:	bd70      	pop	{r4, r5, r6, pc}

200061d8 <setlocale>:
200061d8:	f648 53a8 	movw	r3, #36264	; 0x8da8
200061dc:	460a      	mov	r2, r1
200061de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200061e2:	4601      	mov	r1, r0
200061e4:	6818      	ldr	r0, [r3, #0]
200061e6:	e7d3      	b.n	20006190 <_setlocale_r>

200061e8 <__smakebuf_r>:
200061e8:	898b      	ldrh	r3, [r1, #12]
200061ea:	b5f0      	push	{r4, r5, r6, r7, lr}
200061ec:	460c      	mov	r4, r1
200061ee:	b29a      	uxth	r2, r3
200061f0:	b091      	sub	sp, #68	; 0x44
200061f2:	f012 0f02 	tst.w	r2, #2
200061f6:	4605      	mov	r5, r0
200061f8:	d141      	bne.n	2000627e <__smakebuf_r+0x96>
200061fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200061fe:	2900      	cmp	r1, #0
20006200:	db18      	blt.n	20006234 <__smakebuf_r+0x4c>
20006202:	aa01      	add	r2, sp, #4
20006204:	f001 fc72 	bl	20007aec <_fstat_r>
20006208:	2800      	cmp	r0, #0
2000620a:	db11      	blt.n	20006230 <__smakebuf_r+0x48>
2000620c:	9b02      	ldr	r3, [sp, #8]
2000620e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20006212:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20006216:	bf14      	ite	ne
20006218:	2700      	movne	r7, #0
2000621a:	2701      	moveq	r7, #1
2000621c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20006220:	d040      	beq.n	200062a4 <__smakebuf_r+0xbc>
20006222:	89a3      	ldrh	r3, [r4, #12]
20006224:	f44f 6680 	mov.w	r6, #1024	; 0x400
20006228:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000622c:	81a3      	strh	r3, [r4, #12]
2000622e:	e00b      	b.n	20006248 <__smakebuf_r+0x60>
20006230:	89a3      	ldrh	r3, [r4, #12]
20006232:	b29a      	uxth	r2, r3
20006234:	f012 0f80 	tst.w	r2, #128	; 0x80
20006238:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
2000623c:	bf0c      	ite	eq
2000623e:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20006242:	2640      	movne	r6, #64	; 0x40
20006244:	2700      	movs	r7, #0
20006246:	81a3      	strh	r3, [r4, #12]
20006248:	4628      	mov	r0, r5
2000624a:	4631      	mov	r1, r6
2000624c:	f000 f84a 	bl	200062e4 <_malloc_r>
20006250:	b170      	cbz	r0, 20006270 <__smakebuf_r+0x88>
20006252:	89a1      	ldrh	r1, [r4, #12]
20006254:	f645 12b9 	movw	r2, #22969	; 0x59b9
20006258:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000625c:	6120      	str	r0, [r4, #16]
2000625e:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20006262:	6166      	str	r6, [r4, #20]
20006264:	62aa      	str	r2, [r5, #40]	; 0x28
20006266:	81a1      	strh	r1, [r4, #12]
20006268:	6020      	str	r0, [r4, #0]
2000626a:	b97f      	cbnz	r7, 2000628c <__smakebuf_r+0xa4>
2000626c:	b011      	add	sp, #68	; 0x44
2000626e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20006270:	89a3      	ldrh	r3, [r4, #12]
20006272:	f413 7f00 	tst.w	r3, #512	; 0x200
20006276:	d1f9      	bne.n	2000626c <__smakebuf_r+0x84>
20006278:	f043 0302 	orr.w	r3, r3, #2
2000627c:	81a3      	strh	r3, [r4, #12]
2000627e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20006282:	6123      	str	r3, [r4, #16]
20006284:	6023      	str	r3, [r4, #0]
20006286:	2301      	movs	r3, #1
20006288:	6163      	str	r3, [r4, #20]
2000628a:	e7ef      	b.n	2000626c <__smakebuf_r+0x84>
2000628c:	4628      	mov	r0, r5
2000628e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006292:	f001 fc41 	bl	20007b18 <_isatty_r>
20006296:	2800      	cmp	r0, #0
20006298:	d0e8      	beq.n	2000626c <__smakebuf_r+0x84>
2000629a:	89a3      	ldrh	r3, [r4, #12]
2000629c:	f043 0301 	orr.w	r3, r3, #1
200062a0:	81a3      	strh	r3, [r4, #12]
200062a2:	e7e3      	b.n	2000626c <__smakebuf_r+0x84>
200062a4:	f247 7339 	movw	r3, #30521	; 0x7739
200062a8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200062aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200062ae:	429a      	cmp	r2, r3
200062b0:	d1b7      	bne.n	20006222 <__smakebuf_r+0x3a>
200062b2:	89a2      	ldrh	r2, [r4, #12]
200062b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
200062b8:	461e      	mov	r6, r3
200062ba:	6523      	str	r3, [r4, #80]	; 0x50
200062bc:	ea42 0303 	orr.w	r3, r2, r3
200062c0:	81a3      	strh	r3, [r4, #12]
200062c2:	e7c1      	b.n	20006248 <__smakebuf_r+0x60>

200062c4 <free>:
200062c4:	f648 53a8 	movw	r3, #36264	; 0x8da8
200062c8:	4601      	mov	r1, r0
200062ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200062ce:	6818      	ldr	r0, [r3, #0]
200062d0:	f7ff bc86 	b.w	20005be0 <_free_r>

200062d4 <malloc>:
200062d4:	f648 53a8 	movw	r3, #36264	; 0x8da8
200062d8:	4601      	mov	r1, r0
200062da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200062de:	6818      	ldr	r0, [r3, #0]
200062e0:	f000 b800 	b.w	200062e4 <_malloc_r>

200062e4 <_malloc_r>:
200062e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200062e8:	f101 040b 	add.w	r4, r1, #11
200062ec:	2c16      	cmp	r4, #22
200062ee:	b083      	sub	sp, #12
200062f0:	4606      	mov	r6, r0
200062f2:	d82f      	bhi.n	20006354 <_malloc_r+0x70>
200062f4:	2300      	movs	r3, #0
200062f6:	2410      	movs	r4, #16
200062f8:	428c      	cmp	r4, r1
200062fa:	bf2c      	ite	cs
200062fc:	4619      	movcs	r1, r3
200062fe:	f043 0101 	orrcc.w	r1, r3, #1
20006302:	2900      	cmp	r1, #0
20006304:	d130      	bne.n	20006368 <_malloc_r+0x84>
20006306:	4630      	mov	r0, r6
20006308:	f000 fb54 	bl	200069b4 <__malloc_lock>
2000630c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20006310:	d22e      	bcs.n	20006370 <_malloc_r+0x8c>
20006312:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20006316:	f648 659c 	movw	r5, #36508	; 0x8e9c
2000631a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000631e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20006322:	68d3      	ldr	r3, [r2, #12]
20006324:	4293      	cmp	r3, r2
20006326:	f000 8206 	beq.w	20006736 <_malloc_r+0x452>
2000632a:	685a      	ldr	r2, [r3, #4]
2000632c:	f103 0508 	add.w	r5, r3, #8
20006330:	68d9      	ldr	r1, [r3, #12]
20006332:	4630      	mov	r0, r6
20006334:	f022 0c03 	bic.w	ip, r2, #3
20006338:	689a      	ldr	r2, [r3, #8]
2000633a:	4463      	add	r3, ip
2000633c:	685c      	ldr	r4, [r3, #4]
2000633e:	608a      	str	r2, [r1, #8]
20006340:	f044 0401 	orr.w	r4, r4, #1
20006344:	60d1      	str	r1, [r2, #12]
20006346:	605c      	str	r4, [r3, #4]
20006348:	f000 fb36 	bl	200069b8 <__malloc_unlock>
2000634c:	4628      	mov	r0, r5
2000634e:	b003      	add	sp, #12
20006350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006354:	f024 0407 	bic.w	r4, r4, #7
20006358:	0fe3      	lsrs	r3, r4, #31
2000635a:	428c      	cmp	r4, r1
2000635c:	bf2c      	ite	cs
2000635e:	4619      	movcs	r1, r3
20006360:	f043 0101 	orrcc.w	r1, r3, #1
20006364:	2900      	cmp	r1, #0
20006366:	d0ce      	beq.n	20006306 <_malloc_r+0x22>
20006368:	230c      	movs	r3, #12
2000636a:	2500      	movs	r5, #0
2000636c:	6033      	str	r3, [r6, #0]
2000636e:	e7ed      	b.n	2000634c <_malloc_r+0x68>
20006370:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20006374:	bf04      	itt	eq
20006376:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000637a:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
2000637e:	f040 8090 	bne.w	200064a2 <_malloc_r+0x1be>
20006382:	f648 659c 	movw	r5, #36508	; 0x8e9c
20006386:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000638a:	1828      	adds	r0, r5, r0
2000638c:	68c3      	ldr	r3, [r0, #12]
2000638e:	4298      	cmp	r0, r3
20006390:	d106      	bne.n	200063a0 <_malloc_r+0xbc>
20006392:	e00d      	b.n	200063b0 <_malloc_r+0xcc>
20006394:	2a00      	cmp	r2, #0
20006396:	f280 816f 	bge.w	20006678 <_malloc_r+0x394>
2000639a:	68db      	ldr	r3, [r3, #12]
2000639c:	4298      	cmp	r0, r3
2000639e:	d007      	beq.n	200063b0 <_malloc_r+0xcc>
200063a0:	6859      	ldr	r1, [r3, #4]
200063a2:	f021 0103 	bic.w	r1, r1, #3
200063a6:	1b0a      	subs	r2, r1, r4
200063a8:	2a0f      	cmp	r2, #15
200063aa:	ddf3      	ble.n	20006394 <_malloc_r+0xb0>
200063ac:	f10e 3eff 	add.w	lr, lr, #4294967295
200063b0:	f10e 0e01 	add.w	lr, lr, #1
200063b4:	f648 679c 	movw	r7, #36508	; 0x8e9c
200063b8:	f2c2 0700 	movt	r7, #8192	; 0x2000
200063bc:	f107 0108 	add.w	r1, r7, #8
200063c0:	688b      	ldr	r3, [r1, #8]
200063c2:	4299      	cmp	r1, r3
200063c4:	bf08      	it	eq
200063c6:	687a      	ldreq	r2, [r7, #4]
200063c8:	d026      	beq.n	20006418 <_malloc_r+0x134>
200063ca:	685a      	ldr	r2, [r3, #4]
200063cc:	f022 0c03 	bic.w	ip, r2, #3
200063d0:	ebc4 020c 	rsb	r2, r4, ip
200063d4:	2a0f      	cmp	r2, #15
200063d6:	f300 8194 	bgt.w	20006702 <_malloc_r+0x41e>
200063da:	2a00      	cmp	r2, #0
200063dc:	60c9      	str	r1, [r1, #12]
200063de:	6089      	str	r1, [r1, #8]
200063e0:	f280 8099 	bge.w	20006516 <_malloc_r+0x232>
200063e4:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200063e8:	f080 8165 	bcs.w	200066b6 <_malloc_r+0x3d2>
200063ec:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200063f0:	f04f 0a01 	mov.w	sl, #1
200063f4:	687a      	ldr	r2, [r7, #4]
200063f6:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200063fa:	ea4f 0cac 	mov.w	ip, ip, asr #2
200063fe:	fa0a fc0c 	lsl.w	ip, sl, ip
20006402:	60d8      	str	r0, [r3, #12]
20006404:	f8d0 8008 	ldr.w	r8, [r0, #8]
20006408:	ea4c 0202 	orr.w	r2, ip, r2
2000640c:	607a      	str	r2, [r7, #4]
2000640e:	f8c3 8008 	str.w	r8, [r3, #8]
20006412:	f8c8 300c 	str.w	r3, [r8, #12]
20006416:	6083      	str	r3, [r0, #8]
20006418:	f04f 0c01 	mov.w	ip, #1
2000641c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20006420:	fa0c fc03 	lsl.w	ip, ip, r3
20006424:	4594      	cmp	ip, r2
20006426:	f200 8082 	bhi.w	2000652e <_malloc_r+0x24a>
2000642a:	ea12 0f0c 	tst.w	r2, ip
2000642e:	d108      	bne.n	20006442 <_malloc_r+0x15e>
20006430:	f02e 0e03 	bic.w	lr, lr, #3
20006434:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006438:	f10e 0e04 	add.w	lr, lr, #4
2000643c:	ea12 0f0c 	tst.w	r2, ip
20006440:	d0f8      	beq.n	20006434 <_malloc_r+0x150>
20006442:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20006446:	46f2      	mov	sl, lr
20006448:	46c8      	mov	r8, r9
2000644a:	f8d8 300c 	ldr.w	r3, [r8, #12]
2000644e:	4598      	cmp	r8, r3
20006450:	d107      	bne.n	20006462 <_malloc_r+0x17e>
20006452:	e168      	b.n	20006726 <_malloc_r+0x442>
20006454:	2a00      	cmp	r2, #0
20006456:	f280 8178 	bge.w	2000674a <_malloc_r+0x466>
2000645a:	68db      	ldr	r3, [r3, #12]
2000645c:	4598      	cmp	r8, r3
2000645e:	f000 8162 	beq.w	20006726 <_malloc_r+0x442>
20006462:	6858      	ldr	r0, [r3, #4]
20006464:	f020 0003 	bic.w	r0, r0, #3
20006468:	1b02      	subs	r2, r0, r4
2000646a:	2a0f      	cmp	r2, #15
2000646c:	ddf2      	ble.n	20006454 <_malloc_r+0x170>
2000646e:	461d      	mov	r5, r3
20006470:	191f      	adds	r7, r3, r4
20006472:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20006476:	f044 0e01 	orr.w	lr, r4, #1
2000647a:	f855 4f08 	ldr.w	r4, [r5, #8]!
2000647e:	4630      	mov	r0, r6
20006480:	50ba      	str	r2, [r7, r2]
20006482:	f042 0201 	orr.w	r2, r2, #1
20006486:	f8c3 e004 	str.w	lr, [r3, #4]
2000648a:	f8cc 4008 	str.w	r4, [ip, #8]
2000648e:	f8c4 c00c 	str.w	ip, [r4, #12]
20006492:	608f      	str	r7, [r1, #8]
20006494:	60cf      	str	r7, [r1, #12]
20006496:	607a      	str	r2, [r7, #4]
20006498:	60b9      	str	r1, [r7, #8]
2000649a:	60f9      	str	r1, [r7, #12]
2000649c:	f000 fa8c 	bl	200069b8 <__malloc_unlock>
200064a0:	e754      	b.n	2000634c <_malloc_r+0x68>
200064a2:	f1be 0f04 	cmp.w	lr, #4
200064a6:	bf9e      	ittt	ls
200064a8:	ea4f 1e94 	movls.w	lr, r4, lsr #6
200064ac:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
200064b0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200064b4:	f67f af65 	bls.w	20006382 <_malloc_r+0x9e>
200064b8:	f1be 0f14 	cmp.w	lr, #20
200064bc:	bf9c      	itt	ls
200064be:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
200064c2:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200064c6:	f67f af5c 	bls.w	20006382 <_malloc_r+0x9e>
200064ca:	f1be 0f54 	cmp.w	lr, #84	; 0x54
200064ce:	bf9e      	ittt	ls
200064d0:	ea4f 3e14 	movls.w	lr, r4, lsr #12
200064d4:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200064d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200064dc:	f67f af51 	bls.w	20006382 <_malloc_r+0x9e>
200064e0:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200064e4:	bf9e      	ittt	ls
200064e6:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200064ea:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200064ee:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200064f2:	f67f af46 	bls.w	20006382 <_malloc_r+0x9e>
200064f6:	f240 5354 	movw	r3, #1364	; 0x554
200064fa:	459e      	cmp	lr, r3
200064fc:	bf95      	itete	ls
200064fe:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20006502:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20006506:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000650a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000650e:	bf98      	it	ls
20006510:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20006514:	e735      	b.n	20006382 <_malloc_r+0x9e>
20006516:	eb03 020c 	add.w	r2, r3, ip
2000651a:	f103 0508 	add.w	r5, r3, #8
2000651e:	4630      	mov	r0, r6
20006520:	6853      	ldr	r3, [r2, #4]
20006522:	f043 0301 	orr.w	r3, r3, #1
20006526:	6053      	str	r3, [r2, #4]
20006528:	f000 fa46 	bl	200069b8 <__malloc_unlock>
2000652c:	e70e      	b.n	2000634c <_malloc_r+0x68>
2000652e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006532:	f8d8 3004 	ldr.w	r3, [r8, #4]
20006536:	f023 0903 	bic.w	r9, r3, #3
2000653a:	ebc4 0209 	rsb	r2, r4, r9
2000653e:	454c      	cmp	r4, r9
20006540:	bf94      	ite	ls
20006542:	2300      	movls	r3, #0
20006544:	2301      	movhi	r3, #1
20006546:	2a0f      	cmp	r2, #15
20006548:	bfd8      	it	le
2000654a:	f043 0301 	orrle.w	r3, r3, #1
2000654e:	2b00      	cmp	r3, #0
20006550:	f000 80a1 	beq.w	20006696 <_malloc_r+0x3b2>
20006554:	f249 2bb8 	movw	fp, #37560	; 0x92b8
20006558:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
2000655c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20006560:	f8db 3000 	ldr.w	r3, [fp]
20006564:	3310      	adds	r3, #16
20006566:	191b      	adds	r3, r3, r4
20006568:	f1b2 3fff 	cmp.w	r2, #4294967295
2000656c:	d006      	beq.n	2000657c <_malloc_r+0x298>
2000656e:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20006572:	331f      	adds	r3, #31
20006574:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20006578:	f023 031f 	bic.w	r3, r3, #31
2000657c:	4619      	mov	r1, r3
2000657e:	4630      	mov	r0, r6
20006580:	9301      	str	r3, [sp, #4]
20006582:	f001 f8c1 	bl	20007708 <_sbrk_r>
20006586:	9b01      	ldr	r3, [sp, #4]
20006588:	f1b0 3fff 	cmp.w	r0, #4294967295
2000658c:	4682      	mov	sl, r0
2000658e:	f000 80f4 	beq.w	2000677a <_malloc_r+0x496>
20006592:	eb08 0109 	add.w	r1, r8, r9
20006596:	4281      	cmp	r1, r0
20006598:	f200 80ec 	bhi.w	20006774 <_malloc_r+0x490>
2000659c:	f8db 2004 	ldr.w	r2, [fp, #4]
200065a0:	189a      	adds	r2, r3, r2
200065a2:	4551      	cmp	r1, sl
200065a4:	f8cb 2004 	str.w	r2, [fp, #4]
200065a8:	f000 8145 	beq.w	20006836 <_malloc_r+0x552>
200065ac:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
200065b0:	f648 609c 	movw	r0, #36508	; 0x8e9c
200065b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200065b8:	f1b5 3fff 	cmp.w	r5, #4294967295
200065bc:	bf08      	it	eq
200065be:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
200065c2:	d003      	beq.n	200065cc <_malloc_r+0x2e8>
200065c4:	4452      	add	r2, sl
200065c6:	1a51      	subs	r1, r2, r1
200065c8:	f8cb 1004 	str.w	r1, [fp, #4]
200065cc:	f01a 0507 	ands.w	r5, sl, #7
200065d0:	4630      	mov	r0, r6
200065d2:	bf17      	itett	ne
200065d4:	f1c5 0508 	rsbne	r5, r5, #8
200065d8:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200065dc:	44aa      	addne	sl, r5
200065de:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200065e2:	4453      	add	r3, sl
200065e4:	051b      	lsls	r3, r3, #20
200065e6:	0d1b      	lsrs	r3, r3, #20
200065e8:	1aed      	subs	r5, r5, r3
200065ea:	4629      	mov	r1, r5
200065ec:	f001 f88c 	bl	20007708 <_sbrk_r>
200065f0:	f1b0 3fff 	cmp.w	r0, #4294967295
200065f4:	f000 812c 	beq.w	20006850 <_malloc_r+0x56c>
200065f8:	ebca 0100 	rsb	r1, sl, r0
200065fc:	1949      	adds	r1, r1, r5
200065fe:	f041 0101 	orr.w	r1, r1, #1
20006602:	f8db 2004 	ldr.w	r2, [fp, #4]
20006606:	f249 23b8 	movw	r3, #37560	; 0x92b8
2000660a:	f8c7 a008 	str.w	sl, [r7, #8]
2000660e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006612:	18aa      	adds	r2, r5, r2
20006614:	45b8      	cmp	r8, r7
20006616:	f8cb 2004 	str.w	r2, [fp, #4]
2000661a:	f8ca 1004 	str.w	r1, [sl, #4]
2000661e:	d017      	beq.n	20006650 <_malloc_r+0x36c>
20006620:	f1b9 0f0f 	cmp.w	r9, #15
20006624:	f240 80df 	bls.w	200067e6 <_malloc_r+0x502>
20006628:	f1a9 010c 	sub.w	r1, r9, #12
2000662c:	2505      	movs	r5, #5
2000662e:	f021 0107 	bic.w	r1, r1, #7
20006632:	eb08 0001 	add.w	r0, r8, r1
20006636:	290f      	cmp	r1, #15
20006638:	6085      	str	r5, [r0, #8]
2000663a:	6045      	str	r5, [r0, #4]
2000663c:	f8d8 0004 	ldr.w	r0, [r8, #4]
20006640:	f000 0001 	and.w	r0, r0, #1
20006644:	ea41 0000 	orr.w	r0, r1, r0
20006648:	f8c8 0004 	str.w	r0, [r8, #4]
2000664c:	f200 80ac 	bhi.w	200067a8 <_malloc_r+0x4c4>
20006650:	46d0      	mov	r8, sl
20006652:	f249 23b8 	movw	r3, #37560	; 0x92b8
20006656:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
2000665a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000665e:	428a      	cmp	r2, r1
20006660:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20006664:	bf88      	it	hi
20006666:	62da      	strhi	r2, [r3, #44]	; 0x2c
20006668:	f249 23b8 	movw	r3, #37560	; 0x92b8
2000666c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006670:	428a      	cmp	r2, r1
20006672:	bf88      	it	hi
20006674:	631a      	strhi	r2, [r3, #48]	; 0x30
20006676:	e082      	b.n	2000677e <_malloc_r+0x49a>
20006678:	185c      	adds	r4, r3, r1
2000667a:	689a      	ldr	r2, [r3, #8]
2000667c:	68d9      	ldr	r1, [r3, #12]
2000667e:	4630      	mov	r0, r6
20006680:	6866      	ldr	r6, [r4, #4]
20006682:	f103 0508 	add.w	r5, r3, #8
20006686:	608a      	str	r2, [r1, #8]
20006688:	f046 0301 	orr.w	r3, r6, #1
2000668c:	60d1      	str	r1, [r2, #12]
2000668e:	6063      	str	r3, [r4, #4]
20006690:	f000 f992 	bl	200069b8 <__malloc_unlock>
20006694:	e65a      	b.n	2000634c <_malloc_r+0x68>
20006696:	eb08 0304 	add.w	r3, r8, r4
2000669a:	f042 0201 	orr.w	r2, r2, #1
2000669e:	f044 0401 	orr.w	r4, r4, #1
200066a2:	4630      	mov	r0, r6
200066a4:	f8c8 4004 	str.w	r4, [r8, #4]
200066a8:	f108 0508 	add.w	r5, r8, #8
200066ac:	605a      	str	r2, [r3, #4]
200066ae:	60bb      	str	r3, [r7, #8]
200066b0:	f000 f982 	bl	200069b8 <__malloc_unlock>
200066b4:	e64a      	b.n	2000634c <_malloc_r+0x68>
200066b6:	ea4f 225c 	mov.w	r2, ip, lsr #9
200066ba:	2a04      	cmp	r2, #4
200066bc:	d954      	bls.n	20006768 <_malloc_r+0x484>
200066be:	2a14      	cmp	r2, #20
200066c0:	f200 8089 	bhi.w	200067d6 <_malloc_r+0x4f2>
200066c4:	325b      	adds	r2, #91	; 0x5b
200066c6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200066ca:	44a8      	add	r8, r5
200066cc:	f648 679c 	movw	r7, #36508	; 0x8e9c
200066d0:	f2c2 0700 	movt	r7, #8192	; 0x2000
200066d4:	f8d8 0008 	ldr.w	r0, [r8, #8]
200066d8:	4540      	cmp	r0, r8
200066da:	d103      	bne.n	200066e4 <_malloc_r+0x400>
200066dc:	e06f      	b.n	200067be <_malloc_r+0x4da>
200066de:	6880      	ldr	r0, [r0, #8]
200066e0:	4580      	cmp	r8, r0
200066e2:	d004      	beq.n	200066ee <_malloc_r+0x40a>
200066e4:	6842      	ldr	r2, [r0, #4]
200066e6:	f022 0203 	bic.w	r2, r2, #3
200066ea:	4594      	cmp	ip, r2
200066ec:	d3f7      	bcc.n	200066de <_malloc_r+0x3fa>
200066ee:	f8d0 c00c 	ldr.w	ip, [r0, #12]
200066f2:	f8c3 c00c 	str.w	ip, [r3, #12]
200066f6:	6098      	str	r0, [r3, #8]
200066f8:	687a      	ldr	r2, [r7, #4]
200066fa:	60c3      	str	r3, [r0, #12]
200066fc:	f8cc 3008 	str.w	r3, [ip, #8]
20006700:	e68a      	b.n	20006418 <_malloc_r+0x134>
20006702:	191f      	adds	r7, r3, r4
20006704:	4630      	mov	r0, r6
20006706:	f044 0401 	orr.w	r4, r4, #1
2000670a:	60cf      	str	r7, [r1, #12]
2000670c:	605c      	str	r4, [r3, #4]
2000670e:	f103 0508 	add.w	r5, r3, #8
20006712:	50ba      	str	r2, [r7, r2]
20006714:	f042 0201 	orr.w	r2, r2, #1
20006718:	608f      	str	r7, [r1, #8]
2000671a:	607a      	str	r2, [r7, #4]
2000671c:	60b9      	str	r1, [r7, #8]
2000671e:	60f9      	str	r1, [r7, #12]
20006720:	f000 f94a 	bl	200069b8 <__malloc_unlock>
20006724:	e612      	b.n	2000634c <_malloc_r+0x68>
20006726:	f10a 0a01 	add.w	sl, sl, #1
2000672a:	f01a 0f03 	tst.w	sl, #3
2000672e:	d05f      	beq.n	200067f0 <_malloc_r+0x50c>
20006730:	f103 0808 	add.w	r8, r3, #8
20006734:	e689      	b.n	2000644a <_malloc_r+0x166>
20006736:	f103 0208 	add.w	r2, r3, #8
2000673a:	68d3      	ldr	r3, [r2, #12]
2000673c:	429a      	cmp	r2, r3
2000673e:	bf08      	it	eq
20006740:	f10e 0e02 	addeq.w	lr, lr, #2
20006744:	f43f ae36 	beq.w	200063b4 <_malloc_r+0xd0>
20006748:	e5ef      	b.n	2000632a <_malloc_r+0x46>
2000674a:	461d      	mov	r5, r3
2000674c:	1819      	adds	r1, r3, r0
2000674e:	68da      	ldr	r2, [r3, #12]
20006750:	4630      	mov	r0, r6
20006752:	f855 3f08 	ldr.w	r3, [r5, #8]!
20006756:	684c      	ldr	r4, [r1, #4]
20006758:	6093      	str	r3, [r2, #8]
2000675a:	f044 0401 	orr.w	r4, r4, #1
2000675e:	60da      	str	r2, [r3, #12]
20006760:	604c      	str	r4, [r1, #4]
20006762:	f000 f929 	bl	200069b8 <__malloc_unlock>
20006766:	e5f1      	b.n	2000634c <_malloc_r+0x68>
20006768:	ea4f 129c 	mov.w	r2, ip, lsr #6
2000676c:	3238      	adds	r2, #56	; 0x38
2000676e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006772:	e7aa      	b.n	200066ca <_malloc_r+0x3e6>
20006774:	45b8      	cmp	r8, r7
20006776:	f43f af11 	beq.w	2000659c <_malloc_r+0x2b8>
2000677a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000677e:	f8d8 2004 	ldr.w	r2, [r8, #4]
20006782:	f022 0203 	bic.w	r2, r2, #3
20006786:	4294      	cmp	r4, r2
20006788:	bf94      	ite	ls
2000678a:	2300      	movls	r3, #0
2000678c:	2301      	movhi	r3, #1
2000678e:	1b12      	subs	r2, r2, r4
20006790:	2a0f      	cmp	r2, #15
20006792:	bfd8      	it	le
20006794:	f043 0301 	orrle.w	r3, r3, #1
20006798:	2b00      	cmp	r3, #0
2000679a:	f43f af7c 	beq.w	20006696 <_malloc_r+0x3b2>
2000679e:	4630      	mov	r0, r6
200067a0:	2500      	movs	r5, #0
200067a2:	f000 f909 	bl	200069b8 <__malloc_unlock>
200067a6:	e5d1      	b.n	2000634c <_malloc_r+0x68>
200067a8:	f108 0108 	add.w	r1, r8, #8
200067ac:	4630      	mov	r0, r6
200067ae:	9301      	str	r3, [sp, #4]
200067b0:	f7ff fa16 	bl	20005be0 <_free_r>
200067b4:	9b01      	ldr	r3, [sp, #4]
200067b6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200067ba:	685a      	ldr	r2, [r3, #4]
200067bc:	e749      	b.n	20006652 <_malloc_r+0x36e>
200067be:	f04f 0a01 	mov.w	sl, #1
200067c2:	f8d7 8004 	ldr.w	r8, [r7, #4]
200067c6:	1092      	asrs	r2, r2, #2
200067c8:	4684      	mov	ip, r0
200067ca:	fa0a f202 	lsl.w	r2, sl, r2
200067ce:	ea48 0202 	orr.w	r2, r8, r2
200067d2:	607a      	str	r2, [r7, #4]
200067d4:	e78d      	b.n	200066f2 <_malloc_r+0x40e>
200067d6:	2a54      	cmp	r2, #84	; 0x54
200067d8:	d824      	bhi.n	20006824 <_malloc_r+0x540>
200067da:	ea4f 321c 	mov.w	r2, ip, lsr #12
200067de:	326e      	adds	r2, #110	; 0x6e
200067e0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200067e4:	e771      	b.n	200066ca <_malloc_r+0x3e6>
200067e6:	2301      	movs	r3, #1
200067e8:	46d0      	mov	r8, sl
200067ea:	f8ca 3004 	str.w	r3, [sl, #4]
200067ee:	e7c6      	b.n	2000677e <_malloc_r+0x49a>
200067f0:	464a      	mov	r2, r9
200067f2:	f01e 0f03 	tst.w	lr, #3
200067f6:	4613      	mov	r3, r2
200067f8:	f10e 3eff 	add.w	lr, lr, #4294967295
200067fc:	d033      	beq.n	20006866 <_malloc_r+0x582>
200067fe:	f853 2908 	ldr.w	r2, [r3], #-8
20006802:	429a      	cmp	r2, r3
20006804:	d0f5      	beq.n	200067f2 <_malloc_r+0x50e>
20006806:	687b      	ldr	r3, [r7, #4]
20006808:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000680c:	459c      	cmp	ip, r3
2000680e:	f63f ae8e 	bhi.w	2000652e <_malloc_r+0x24a>
20006812:	f1bc 0f00 	cmp.w	ip, #0
20006816:	f43f ae8a 	beq.w	2000652e <_malloc_r+0x24a>
2000681a:	ea1c 0f03 	tst.w	ip, r3
2000681e:	d027      	beq.n	20006870 <_malloc_r+0x58c>
20006820:	46d6      	mov	lr, sl
20006822:	e60e      	b.n	20006442 <_malloc_r+0x15e>
20006824:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20006828:	d815      	bhi.n	20006856 <_malloc_r+0x572>
2000682a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
2000682e:	3277      	adds	r2, #119	; 0x77
20006830:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006834:	e749      	b.n	200066ca <_malloc_r+0x3e6>
20006836:	0508      	lsls	r0, r1, #20
20006838:	0d00      	lsrs	r0, r0, #20
2000683a:	2800      	cmp	r0, #0
2000683c:	f47f aeb6 	bne.w	200065ac <_malloc_r+0x2c8>
20006840:	f8d7 8008 	ldr.w	r8, [r7, #8]
20006844:	444b      	add	r3, r9
20006846:	f043 0301 	orr.w	r3, r3, #1
2000684a:	f8c8 3004 	str.w	r3, [r8, #4]
2000684e:	e700      	b.n	20006652 <_malloc_r+0x36e>
20006850:	2101      	movs	r1, #1
20006852:	2500      	movs	r5, #0
20006854:	e6d5      	b.n	20006602 <_malloc_r+0x31e>
20006856:	f240 5054 	movw	r0, #1364	; 0x554
2000685a:	4282      	cmp	r2, r0
2000685c:	d90d      	bls.n	2000687a <_malloc_r+0x596>
2000685e:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20006862:	227e      	movs	r2, #126	; 0x7e
20006864:	e731      	b.n	200066ca <_malloc_r+0x3e6>
20006866:	687b      	ldr	r3, [r7, #4]
20006868:	ea23 030c 	bic.w	r3, r3, ip
2000686c:	607b      	str	r3, [r7, #4]
2000686e:	e7cb      	b.n	20006808 <_malloc_r+0x524>
20006870:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20006874:	f10a 0a04 	add.w	sl, sl, #4
20006878:	e7cf      	b.n	2000681a <_malloc_r+0x536>
2000687a:	ea4f 429c 	mov.w	r2, ip, lsr #18
2000687e:	327c      	adds	r2, #124	; 0x7c
20006880:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20006884:	e721      	b.n	200066ca <_malloc_r+0x3e6>
20006886:	bf00      	nop

20006888 <memchr>:
20006888:	f010 0f03 	tst.w	r0, #3
2000688c:	b2c9      	uxtb	r1, r1
2000688e:	b410      	push	{r4}
20006890:	d010      	beq.n	200068b4 <memchr+0x2c>
20006892:	2a00      	cmp	r2, #0
20006894:	d02f      	beq.n	200068f6 <memchr+0x6e>
20006896:	7803      	ldrb	r3, [r0, #0]
20006898:	428b      	cmp	r3, r1
2000689a:	d02a      	beq.n	200068f2 <memchr+0x6a>
2000689c:	3a01      	subs	r2, #1
2000689e:	e005      	b.n	200068ac <memchr+0x24>
200068a0:	2a00      	cmp	r2, #0
200068a2:	d028      	beq.n	200068f6 <memchr+0x6e>
200068a4:	7803      	ldrb	r3, [r0, #0]
200068a6:	3a01      	subs	r2, #1
200068a8:	428b      	cmp	r3, r1
200068aa:	d022      	beq.n	200068f2 <memchr+0x6a>
200068ac:	3001      	adds	r0, #1
200068ae:	f010 0f03 	tst.w	r0, #3
200068b2:	d1f5      	bne.n	200068a0 <memchr+0x18>
200068b4:	2a03      	cmp	r2, #3
200068b6:	d911      	bls.n	200068dc <memchr+0x54>
200068b8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
200068bc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
200068c0:	6803      	ldr	r3, [r0, #0]
200068c2:	ea84 0303 	eor.w	r3, r4, r3
200068c6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
200068ca:	ea2c 0303 	bic.w	r3, ip, r3
200068ce:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200068d2:	d103      	bne.n	200068dc <memchr+0x54>
200068d4:	3a04      	subs	r2, #4
200068d6:	3004      	adds	r0, #4
200068d8:	2a03      	cmp	r2, #3
200068da:	d8f1      	bhi.n	200068c0 <memchr+0x38>
200068dc:	b15a      	cbz	r2, 200068f6 <memchr+0x6e>
200068de:	7803      	ldrb	r3, [r0, #0]
200068e0:	428b      	cmp	r3, r1
200068e2:	d006      	beq.n	200068f2 <memchr+0x6a>
200068e4:	3a01      	subs	r2, #1
200068e6:	b132      	cbz	r2, 200068f6 <memchr+0x6e>
200068e8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
200068ec:	3a01      	subs	r2, #1
200068ee:	428b      	cmp	r3, r1
200068f0:	d1f9      	bne.n	200068e6 <memchr+0x5e>
200068f2:	bc10      	pop	{r4}
200068f4:	4770      	bx	lr
200068f6:	2000      	movs	r0, #0
200068f8:	e7fb      	b.n	200068f2 <memchr+0x6a>
200068fa:	bf00      	nop

200068fc <memmove>:
200068fc:	4288      	cmp	r0, r1
200068fe:	468c      	mov	ip, r1
20006900:	b470      	push	{r4, r5, r6}
20006902:	4605      	mov	r5, r0
20006904:	4614      	mov	r4, r2
20006906:	d90e      	bls.n	20006926 <memmove+0x2a>
20006908:	188b      	adds	r3, r1, r2
2000690a:	4298      	cmp	r0, r3
2000690c:	d20b      	bcs.n	20006926 <memmove+0x2a>
2000690e:	b142      	cbz	r2, 20006922 <memmove+0x26>
20006910:	ebc2 0c03 	rsb	ip, r2, r3
20006914:	4601      	mov	r1, r0
20006916:	1e53      	subs	r3, r2, #1
20006918:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000691c:	54ca      	strb	r2, [r1, r3]
2000691e:	3b01      	subs	r3, #1
20006920:	d2fa      	bcs.n	20006918 <memmove+0x1c>
20006922:	bc70      	pop	{r4, r5, r6}
20006924:	4770      	bx	lr
20006926:	2a0f      	cmp	r2, #15
20006928:	d809      	bhi.n	2000693e <memmove+0x42>
2000692a:	2c00      	cmp	r4, #0
2000692c:	d0f9      	beq.n	20006922 <memmove+0x26>
2000692e:	2300      	movs	r3, #0
20006930:	f81c 2003 	ldrb.w	r2, [ip, r3]
20006934:	54ea      	strb	r2, [r5, r3]
20006936:	3301      	adds	r3, #1
20006938:	42a3      	cmp	r3, r4
2000693a:	d1f9      	bne.n	20006930 <memmove+0x34>
2000693c:	e7f1      	b.n	20006922 <memmove+0x26>
2000693e:	ea41 0300 	orr.w	r3, r1, r0
20006942:	f013 0f03 	tst.w	r3, #3
20006946:	d1f0      	bne.n	2000692a <memmove+0x2e>
20006948:	4694      	mov	ip, r2
2000694a:	460c      	mov	r4, r1
2000694c:	4603      	mov	r3, r0
2000694e:	6825      	ldr	r5, [r4, #0]
20006950:	f1ac 0c10 	sub.w	ip, ip, #16
20006954:	601d      	str	r5, [r3, #0]
20006956:	6865      	ldr	r5, [r4, #4]
20006958:	605d      	str	r5, [r3, #4]
2000695a:	68a5      	ldr	r5, [r4, #8]
2000695c:	609d      	str	r5, [r3, #8]
2000695e:	68e5      	ldr	r5, [r4, #12]
20006960:	3410      	adds	r4, #16
20006962:	60dd      	str	r5, [r3, #12]
20006964:	3310      	adds	r3, #16
20006966:	f1bc 0f0f 	cmp.w	ip, #15
2000696a:	d8f0      	bhi.n	2000694e <memmove+0x52>
2000696c:	3a10      	subs	r2, #16
2000696e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20006972:	f10c 0501 	add.w	r5, ip, #1
20006976:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000697a:	012d      	lsls	r5, r5, #4
2000697c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20006980:	eb01 0c05 	add.w	ip, r1, r5
20006984:	1945      	adds	r5, r0, r5
20006986:	2e03      	cmp	r6, #3
20006988:	4634      	mov	r4, r6
2000698a:	d9ce      	bls.n	2000692a <memmove+0x2e>
2000698c:	2300      	movs	r3, #0
2000698e:	f85c 2003 	ldr.w	r2, [ip, r3]
20006992:	50ea      	str	r2, [r5, r3]
20006994:	3304      	adds	r3, #4
20006996:	1af2      	subs	r2, r6, r3
20006998:	2a03      	cmp	r2, #3
2000699a:	d8f8      	bhi.n	2000698e <memmove+0x92>
2000699c:	3e04      	subs	r6, #4
2000699e:	08b3      	lsrs	r3, r6, #2
200069a0:	1c5a      	adds	r2, r3, #1
200069a2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200069a6:	0092      	lsls	r2, r2, #2
200069a8:	4494      	add	ip, r2
200069aa:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200069ae:	18ad      	adds	r5, r5, r2
200069b0:	e7bb      	b.n	2000692a <memmove+0x2e>
200069b2:	bf00      	nop

200069b4 <__malloc_lock>:
200069b4:	4770      	bx	lr
200069b6:	bf00      	nop

200069b8 <__malloc_unlock>:
200069b8:	4770      	bx	lr
200069ba:	bf00      	nop

200069bc <__hi0bits>:
200069bc:	0c02      	lsrs	r2, r0, #16
200069be:	4603      	mov	r3, r0
200069c0:	0412      	lsls	r2, r2, #16
200069c2:	b1b2      	cbz	r2, 200069f2 <__hi0bits+0x36>
200069c4:	2000      	movs	r0, #0
200069c6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200069ca:	d101      	bne.n	200069d0 <__hi0bits+0x14>
200069cc:	3008      	adds	r0, #8
200069ce:	021b      	lsls	r3, r3, #8
200069d0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200069d4:	d101      	bne.n	200069da <__hi0bits+0x1e>
200069d6:	3004      	adds	r0, #4
200069d8:	011b      	lsls	r3, r3, #4
200069da:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
200069de:	d101      	bne.n	200069e4 <__hi0bits+0x28>
200069e0:	3002      	adds	r0, #2
200069e2:	009b      	lsls	r3, r3, #2
200069e4:	2b00      	cmp	r3, #0
200069e6:	db03      	blt.n	200069f0 <__hi0bits+0x34>
200069e8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
200069ec:	d004      	beq.n	200069f8 <__hi0bits+0x3c>
200069ee:	3001      	adds	r0, #1
200069f0:	4770      	bx	lr
200069f2:	0403      	lsls	r3, r0, #16
200069f4:	2010      	movs	r0, #16
200069f6:	e7e6      	b.n	200069c6 <__hi0bits+0xa>
200069f8:	2020      	movs	r0, #32
200069fa:	4770      	bx	lr

200069fc <__lo0bits>:
200069fc:	6803      	ldr	r3, [r0, #0]
200069fe:	4602      	mov	r2, r0
20006a00:	f013 0007 	ands.w	r0, r3, #7
20006a04:	d009      	beq.n	20006a1a <__lo0bits+0x1e>
20006a06:	f013 0f01 	tst.w	r3, #1
20006a0a:	d121      	bne.n	20006a50 <__lo0bits+0x54>
20006a0c:	f013 0f02 	tst.w	r3, #2
20006a10:	d122      	bne.n	20006a58 <__lo0bits+0x5c>
20006a12:	089b      	lsrs	r3, r3, #2
20006a14:	2002      	movs	r0, #2
20006a16:	6013      	str	r3, [r2, #0]
20006a18:	4770      	bx	lr
20006a1a:	b299      	uxth	r1, r3
20006a1c:	b909      	cbnz	r1, 20006a22 <__lo0bits+0x26>
20006a1e:	0c1b      	lsrs	r3, r3, #16
20006a20:	2010      	movs	r0, #16
20006a22:	f013 0fff 	tst.w	r3, #255	; 0xff
20006a26:	d101      	bne.n	20006a2c <__lo0bits+0x30>
20006a28:	3008      	adds	r0, #8
20006a2a:	0a1b      	lsrs	r3, r3, #8
20006a2c:	f013 0f0f 	tst.w	r3, #15
20006a30:	d101      	bne.n	20006a36 <__lo0bits+0x3a>
20006a32:	3004      	adds	r0, #4
20006a34:	091b      	lsrs	r3, r3, #4
20006a36:	f013 0f03 	tst.w	r3, #3
20006a3a:	d101      	bne.n	20006a40 <__lo0bits+0x44>
20006a3c:	3002      	adds	r0, #2
20006a3e:	089b      	lsrs	r3, r3, #2
20006a40:	f013 0f01 	tst.w	r3, #1
20006a44:	d102      	bne.n	20006a4c <__lo0bits+0x50>
20006a46:	085b      	lsrs	r3, r3, #1
20006a48:	d004      	beq.n	20006a54 <__lo0bits+0x58>
20006a4a:	3001      	adds	r0, #1
20006a4c:	6013      	str	r3, [r2, #0]
20006a4e:	4770      	bx	lr
20006a50:	2000      	movs	r0, #0
20006a52:	4770      	bx	lr
20006a54:	2020      	movs	r0, #32
20006a56:	4770      	bx	lr
20006a58:	085b      	lsrs	r3, r3, #1
20006a5a:	2001      	movs	r0, #1
20006a5c:	6013      	str	r3, [r2, #0]
20006a5e:	4770      	bx	lr

20006a60 <__mcmp>:
20006a60:	4603      	mov	r3, r0
20006a62:	690a      	ldr	r2, [r1, #16]
20006a64:	6900      	ldr	r0, [r0, #16]
20006a66:	b410      	push	{r4}
20006a68:	1a80      	subs	r0, r0, r2
20006a6a:	d111      	bne.n	20006a90 <__mcmp+0x30>
20006a6c:	3204      	adds	r2, #4
20006a6e:	f103 0c14 	add.w	ip, r3, #20
20006a72:	0092      	lsls	r2, r2, #2
20006a74:	189b      	adds	r3, r3, r2
20006a76:	1889      	adds	r1, r1, r2
20006a78:	3104      	adds	r1, #4
20006a7a:	3304      	adds	r3, #4
20006a7c:	f853 4c04 	ldr.w	r4, [r3, #-4]
20006a80:	3b04      	subs	r3, #4
20006a82:	f851 2c04 	ldr.w	r2, [r1, #-4]
20006a86:	3904      	subs	r1, #4
20006a88:	4294      	cmp	r4, r2
20006a8a:	d103      	bne.n	20006a94 <__mcmp+0x34>
20006a8c:	459c      	cmp	ip, r3
20006a8e:	d3f5      	bcc.n	20006a7c <__mcmp+0x1c>
20006a90:	bc10      	pop	{r4}
20006a92:	4770      	bx	lr
20006a94:	bf38      	it	cc
20006a96:	f04f 30ff 	movcc.w	r0, #4294967295
20006a9a:	d3f9      	bcc.n	20006a90 <__mcmp+0x30>
20006a9c:	2001      	movs	r0, #1
20006a9e:	e7f7      	b.n	20006a90 <__mcmp+0x30>

20006aa0 <__ulp>:
20006aa0:	f240 0300 	movw	r3, #0
20006aa4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20006aa8:	ea01 0303 	and.w	r3, r1, r3
20006aac:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20006ab0:	2b00      	cmp	r3, #0
20006ab2:	dd02      	ble.n	20006aba <__ulp+0x1a>
20006ab4:	4619      	mov	r1, r3
20006ab6:	2000      	movs	r0, #0
20006ab8:	4770      	bx	lr
20006aba:	425b      	negs	r3, r3
20006abc:	151b      	asrs	r3, r3, #20
20006abe:	2b13      	cmp	r3, #19
20006ac0:	dd0e      	ble.n	20006ae0 <__ulp+0x40>
20006ac2:	3b14      	subs	r3, #20
20006ac4:	2b1e      	cmp	r3, #30
20006ac6:	dd03      	ble.n	20006ad0 <__ulp+0x30>
20006ac8:	2301      	movs	r3, #1
20006aca:	2100      	movs	r1, #0
20006acc:	4618      	mov	r0, r3
20006ace:	4770      	bx	lr
20006ad0:	2201      	movs	r2, #1
20006ad2:	f1c3 031f 	rsb	r3, r3, #31
20006ad6:	2100      	movs	r1, #0
20006ad8:	fa12 f303 	lsls.w	r3, r2, r3
20006adc:	4618      	mov	r0, r3
20006ade:	4770      	bx	lr
20006ae0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20006ae4:	2000      	movs	r0, #0
20006ae6:	fa52 f103 	asrs.w	r1, r2, r3
20006aea:	4770      	bx	lr

20006aec <__b2d>:
20006aec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006af0:	6904      	ldr	r4, [r0, #16]
20006af2:	f100 0614 	add.w	r6, r0, #20
20006af6:	460f      	mov	r7, r1
20006af8:	3404      	adds	r4, #4
20006afa:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20006afe:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006b02:	46a0      	mov	r8, r4
20006b04:	4628      	mov	r0, r5
20006b06:	f7ff ff59 	bl	200069bc <__hi0bits>
20006b0a:	280a      	cmp	r0, #10
20006b0c:	f1c0 0320 	rsb	r3, r0, #32
20006b10:	603b      	str	r3, [r7, #0]
20006b12:	dc14      	bgt.n	20006b3e <__b2d+0x52>
20006b14:	42a6      	cmp	r6, r4
20006b16:	f1c0 030b 	rsb	r3, r0, #11
20006b1a:	d237      	bcs.n	20006b8c <__b2d+0xa0>
20006b1c:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006b20:	40d9      	lsrs	r1, r3
20006b22:	fa25 fc03 	lsr.w	ip, r5, r3
20006b26:	3015      	adds	r0, #21
20006b28:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20006b2c:	4085      	lsls	r5, r0
20006b2e:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20006b32:	ea41 0205 	orr.w	r2, r1, r5
20006b36:	4610      	mov	r0, r2
20006b38:	4619      	mov	r1, r3
20006b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006b3e:	42a6      	cmp	r6, r4
20006b40:	d320      	bcc.n	20006b84 <__b2d+0x98>
20006b42:	2100      	movs	r1, #0
20006b44:	380b      	subs	r0, #11
20006b46:	bf02      	ittt	eq
20006b48:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20006b4c:	460a      	moveq	r2, r1
20006b4e:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20006b52:	d0f0      	beq.n	20006b36 <__b2d+0x4a>
20006b54:	42b4      	cmp	r4, r6
20006b56:	f1c0 0320 	rsb	r3, r0, #32
20006b5a:	d919      	bls.n	20006b90 <__b2d+0xa4>
20006b5c:	f854 4c04 	ldr.w	r4, [r4, #-4]
20006b60:	40dc      	lsrs	r4, r3
20006b62:	4085      	lsls	r5, r0
20006b64:	fa21 fc03 	lsr.w	ip, r1, r3
20006b68:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20006b6c:	fa11 f000 	lsls.w	r0, r1, r0
20006b70:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20006b74:	ea44 0200 	orr.w	r2, r4, r0
20006b78:	ea45 030c 	orr.w	r3, r5, ip
20006b7c:	4610      	mov	r0, r2
20006b7e:	4619      	mov	r1, r3
20006b80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006b84:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006b88:	3c04      	subs	r4, #4
20006b8a:	e7db      	b.n	20006b44 <__b2d+0x58>
20006b8c:	2100      	movs	r1, #0
20006b8e:	e7c8      	b.n	20006b22 <__b2d+0x36>
20006b90:	2400      	movs	r4, #0
20006b92:	e7e6      	b.n	20006b62 <__b2d+0x76>

20006b94 <__ratio>:
20006b94:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20006b98:	b083      	sub	sp, #12
20006b9a:	460e      	mov	r6, r1
20006b9c:	a901      	add	r1, sp, #4
20006b9e:	4607      	mov	r7, r0
20006ba0:	f7ff ffa4 	bl	20006aec <__b2d>
20006ba4:	460d      	mov	r5, r1
20006ba6:	4604      	mov	r4, r0
20006ba8:	4669      	mov	r1, sp
20006baa:	4630      	mov	r0, r6
20006bac:	f7ff ff9e 	bl	20006aec <__b2d>
20006bb0:	f8dd c004 	ldr.w	ip, [sp, #4]
20006bb4:	46a9      	mov	r9, r5
20006bb6:	46a0      	mov	r8, r4
20006bb8:	460b      	mov	r3, r1
20006bba:	4602      	mov	r2, r0
20006bbc:	6931      	ldr	r1, [r6, #16]
20006bbe:	4616      	mov	r6, r2
20006bc0:	6938      	ldr	r0, [r7, #16]
20006bc2:	461f      	mov	r7, r3
20006bc4:	1a40      	subs	r0, r0, r1
20006bc6:	9900      	ldr	r1, [sp, #0]
20006bc8:	ebc1 010c 	rsb	r1, r1, ip
20006bcc:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20006bd0:	2900      	cmp	r1, #0
20006bd2:	bfc9      	itett	gt
20006bd4:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20006bd8:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20006bdc:	4624      	movgt	r4, r4
20006bde:	464d      	movgt	r5, r9
20006be0:	bfdc      	itt	le
20006be2:	4612      	movle	r2, r2
20006be4:	463b      	movle	r3, r7
20006be6:	4620      	mov	r0, r4
20006be8:	4629      	mov	r1, r5
20006bea:	f7fb fdff 	bl	200027ec <__aeabi_ddiv>
20006bee:	b003      	add	sp, #12
20006bf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20006bf4 <_mprec_log10>:
20006bf4:	2817      	cmp	r0, #23
20006bf6:	b510      	push	{r4, lr}
20006bf8:	4604      	mov	r4, r0
20006bfa:	dd0e      	ble.n	20006c1a <_mprec_log10+0x26>
20006bfc:	f240 0100 	movw	r1, #0
20006c00:	2000      	movs	r0, #0
20006c02:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006c06:	f240 0300 	movw	r3, #0
20006c0a:	2200      	movs	r2, #0
20006c0c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006c10:	f7fb fcc2 	bl	20002598 <__aeabi_dmul>
20006c14:	3c01      	subs	r4, #1
20006c16:	d1f6      	bne.n	20006c06 <_mprec_log10+0x12>
20006c18:	bd10      	pop	{r4, pc}
20006c1a:	f648 4338 	movw	r3, #35896	; 0x8c38
20006c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c22:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20006c26:	e9d3 0100 	ldrd	r0, r1, [r3]
20006c2a:	bd10      	pop	{r4, pc}

20006c2c <__copybits>:
20006c2c:	6913      	ldr	r3, [r2, #16]
20006c2e:	3901      	subs	r1, #1
20006c30:	f102 0c14 	add.w	ip, r2, #20
20006c34:	b410      	push	{r4}
20006c36:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20006c3a:	114c      	asrs	r4, r1, #5
20006c3c:	3214      	adds	r2, #20
20006c3e:	3401      	adds	r4, #1
20006c40:	4594      	cmp	ip, r2
20006c42:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20006c46:	d20f      	bcs.n	20006c68 <__copybits+0x3c>
20006c48:	2300      	movs	r3, #0
20006c4a:	f85c 1003 	ldr.w	r1, [ip, r3]
20006c4e:	50c1      	str	r1, [r0, r3]
20006c50:	3304      	adds	r3, #4
20006c52:	eb03 010c 	add.w	r1, r3, ip
20006c56:	428a      	cmp	r2, r1
20006c58:	d8f7      	bhi.n	20006c4a <__copybits+0x1e>
20006c5a:	ea6f 0c0c 	mvn.w	ip, ip
20006c5e:	4462      	add	r2, ip
20006c60:	f022 0203 	bic.w	r2, r2, #3
20006c64:	3204      	adds	r2, #4
20006c66:	1880      	adds	r0, r0, r2
20006c68:	4284      	cmp	r4, r0
20006c6a:	d904      	bls.n	20006c76 <__copybits+0x4a>
20006c6c:	2300      	movs	r3, #0
20006c6e:	f840 3b04 	str.w	r3, [r0], #4
20006c72:	4284      	cmp	r4, r0
20006c74:	d8fb      	bhi.n	20006c6e <__copybits+0x42>
20006c76:	bc10      	pop	{r4}
20006c78:	4770      	bx	lr
20006c7a:	bf00      	nop

20006c7c <__any_on>:
20006c7c:	6902      	ldr	r2, [r0, #16]
20006c7e:	114b      	asrs	r3, r1, #5
20006c80:	429a      	cmp	r2, r3
20006c82:	db10      	blt.n	20006ca6 <__any_on+0x2a>
20006c84:	dd0e      	ble.n	20006ca4 <__any_on+0x28>
20006c86:	f011 011f 	ands.w	r1, r1, #31
20006c8a:	d00b      	beq.n	20006ca4 <__any_on+0x28>
20006c8c:	461a      	mov	r2, r3
20006c8e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20006c92:	695b      	ldr	r3, [r3, #20]
20006c94:	fa23 fc01 	lsr.w	ip, r3, r1
20006c98:	fa0c f101 	lsl.w	r1, ip, r1
20006c9c:	4299      	cmp	r1, r3
20006c9e:	d002      	beq.n	20006ca6 <__any_on+0x2a>
20006ca0:	2001      	movs	r0, #1
20006ca2:	4770      	bx	lr
20006ca4:	461a      	mov	r2, r3
20006ca6:	3204      	adds	r2, #4
20006ca8:	f100 0114 	add.w	r1, r0, #20
20006cac:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20006cb0:	f103 0c04 	add.w	ip, r3, #4
20006cb4:	4561      	cmp	r1, ip
20006cb6:	d20b      	bcs.n	20006cd0 <__any_on+0x54>
20006cb8:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20006cbc:	2a00      	cmp	r2, #0
20006cbe:	d1ef      	bne.n	20006ca0 <__any_on+0x24>
20006cc0:	4299      	cmp	r1, r3
20006cc2:	d205      	bcs.n	20006cd0 <__any_on+0x54>
20006cc4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20006cc8:	2a00      	cmp	r2, #0
20006cca:	d1e9      	bne.n	20006ca0 <__any_on+0x24>
20006ccc:	4299      	cmp	r1, r3
20006cce:	d3f9      	bcc.n	20006cc4 <__any_on+0x48>
20006cd0:	2000      	movs	r0, #0
20006cd2:	4770      	bx	lr

20006cd4 <_Bfree>:
20006cd4:	b530      	push	{r4, r5, lr}
20006cd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
20006cd8:	b083      	sub	sp, #12
20006cda:	4604      	mov	r4, r0
20006cdc:	b155      	cbz	r5, 20006cf4 <_Bfree+0x20>
20006cde:	b139      	cbz	r1, 20006cf0 <_Bfree+0x1c>
20006ce0:	6a63      	ldr	r3, [r4, #36]	; 0x24
20006ce2:	684a      	ldr	r2, [r1, #4]
20006ce4:	68db      	ldr	r3, [r3, #12]
20006ce6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20006cea:	6008      	str	r0, [r1, #0]
20006cec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20006cf0:	b003      	add	sp, #12
20006cf2:	bd30      	pop	{r4, r5, pc}
20006cf4:	2010      	movs	r0, #16
20006cf6:	9101      	str	r1, [sp, #4]
20006cf8:	f7ff faec 	bl	200062d4 <malloc>
20006cfc:	9901      	ldr	r1, [sp, #4]
20006cfe:	6260      	str	r0, [r4, #36]	; 0x24
20006d00:	60c5      	str	r5, [r0, #12]
20006d02:	6045      	str	r5, [r0, #4]
20006d04:	6085      	str	r5, [r0, #8]
20006d06:	6005      	str	r5, [r0, #0]
20006d08:	e7e9      	b.n	20006cde <_Bfree+0xa>
20006d0a:	bf00      	nop

20006d0c <_Balloc>:
20006d0c:	b570      	push	{r4, r5, r6, lr}
20006d0e:	6a44      	ldr	r4, [r0, #36]	; 0x24
20006d10:	4606      	mov	r6, r0
20006d12:	460d      	mov	r5, r1
20006d14:	b164      	cbz	r4, 20006d30 <_Balloc+0x24>
20006d16:	68e2      	ldr	r2, [r4, #12]
20006d18:	b1a2      	cbz	r2, 20006d44 <_Balloc+0x38>
20006d1a:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20006d1e:	b1eb      	cbz	r3, 20006d5c <_Balloc+0x50>
20006d20:	6819      	ldr	r1, [r3, #0]
20006d22:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20006d26:	2200      	movs	r2, #0
20006d28:	60da      	str	r2, [r3, #12]
20006d2a:	611a      	str	r2, [r3, #16]
20006d2c:	4618      	mov	r0, r3
20006d2e:	bd70      	pop	{r4, r5, r6, pc}
20006d30:	2010      	movs	r0, #16
20006d32:	f7ff facf 	bl	200062d4 <malloc>
20006d36:	2300      	movs	r3, #0
20006d38:	4604      	mov	r4, r0
20006d3a:	6270      	str	r0, [r6, #36]	; 0x24
20006d3c:	60c3      	str	r3, [r0, #12]
20006d3e:	6043      	str	r3, [r0, #4]
20006d40:	6083      	str	r3, [r0, #8]
20006d42:	6003      	str	r3, [r0, #0]
20006d44:	2210      	movs	r2, #16
20006d46:	4630      	mov	r0, r6
20006d48:	2104      	movs	r1, #4
20006d4a:	f000 fe27 	bl	2000799c <_calloc_r>
20006d4e:	6a73      	ldr	r3, [r6, #36]	; 0x24
20006d50:	60e0      	str	r0, [r4, #12]
20006d52:	68da      	ldr	r2, [r3, #12]
20006d54:	2a00      	cmp	r2, #0
20006d56:	d1e0      	bne.n	20006d1a <_Balloc+0xe>
20006d58:	4613      	mov	r3, r2
20006d5a:	e7e7      	b.n	20006d2c <_Balloc+0x20>
20006d5c:	2401      	movs	r4, #1
20006d5e:	4630      	mov	r0, r6
20006d60:	4621      	mov	r1, r4
20006d62:	40ac      	lsls	r4, r5
20006d64:	1d62      	adds	r2, r4, #5
20006d66:	0092      	lsls	r2, r2, #2
20006d68:	f000 fe18 	bl	2000799c <_calloc_r>
20006d6c:	4603      	mov	r3, r0
20006d6e:	2800      	cmp	r0, #0
20006d70:	d0dc      	beq.n	20006d2c <_Balloc+0x20>
20006d72:	6045      	str	r5, [r0, #4]
20006d74:	6084      	str	r4, [r0, #8]
20006d76:	e7d6      	b.n	20006d26 <_Balloc+0x1a>

20006d78 <__d2b>:
20006d78:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006d7c:	b083      	sub	sp, #12
20006d7e:	2101      	movs	r1, #1
20006d80:	461d      	mov	r5, r3
20006d82:	4614      	mov	r4, r2
20006d84:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20006d86:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20006d88:	f7ff ffc0 	bl	20006d0c <_Balloc>
20006d8c:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20006d90:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20006d94:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20006d98:	4615      	mov	r5, r2
20006d9a:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20006d9e:	9300      	str	r3, [sp, #0]
20006da0:	bf1c      	itt	ne
20006da2:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20006da6:	9300      	strne	r3, [sp, #0]
20006da8:	4680      	mov	r8, r0
20006daa:	2c00      	cmp	r4, #0
20006dac:	d023      	beq.n	20006df6 <__d2b+0x7e>
20006dae:	a802      	add	r0, sp, #8
20006db0:	f840 4d04 	str.w	r4, [r0, #-4]!
20006db4:	f7ff fe22 	bl	200069fc <__lo0bits>
20006db8:	4603      	mov	r3, r0
20006dba:	2800      	cmp	r0, #0
20006dbc:	d137      	bne.n	20006e2e <__d2b+0xb6>
20006dbe:	9901      	ldr	r1, [sp, #4]
20006dc0:	9a00      	ldr	r2, [sp, #0]
20006dc2:	f8c8 1014 	str.w	r1, [r8, #20]
20006dc6:	2a00      	cmp	r2, #0
20006dc8:	bf14      	ite	ne
20006dca:	2402      	movne	r4, #2
20006dcc:	2401      	moveq	r4, #1
20006dce:	f8c8 2018 	str.w	r2, [r8, #24]
20006dd2:	f8c8 4010 	str.w	r4, [r8, #16]
20006dd6:	f1ba 0f00 	cmp.w	sl, #0
20006dda:	d01b      	beq.n	20006e14 <__d2b+0x9c>
20006ddc:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20006de0:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20006de4:	f1aa 0a03 	sub.w	sl, sl, #3
20006de8:	4453      	add	r3, sl
20006dea:	603b      	str	r3, [r7, #0]
20006dec:	6032      	str	r2, [r6, #0]
20006dee:	4640      	mov	r0, r8
20006df0:	b003      	add	sp, #12
20006df2:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20006df6:	4668      	mov	r0, sp
20006df8:	f7ff fe00 	bl	200069fc <__lo0bits>
20006dfc:	2301      	movs	r3, #1
20006dfe:	461c      	mov	r4, r3
20006e00:	f8c8 3010 	str.w	r3, [r8, #16]
20006e04:	9b00      	ldr	r3, [sp, #0]
20006e06:	f8c8 3014 	str.w	r3, [r8, #20]
20006e0a:	f100 0320 	add.w	r3, r0, #32
20006e0e:	f1ba 0f00 	cmp.w	sl, #0
20006e12:	d1e3      	bne.n	20006ddc <__d2b+0x64>
20006e14:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20006e18:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20006e1c:	3b02      	subs	r3, #2
20006e1e:	603b      	str	r3, [r7, #0]
20006e20:	6910      	ldr	r0, [r2, #16]
20006e22:	f7ff fdcb 	bl	200069bc <__hi0bits>
20006e26:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20006e2a:	6030      	str	r0, [r6, #0]
20006e2c:	e7df      	b.n	20006dee <__d2b+0x76>
20006e2e:	9a00      	ldr	r2, [sp, #0]
20006e30:	f1c0 0120 	rsb	r1, r0, #32
20006e34:	fa12 f101 	lsls.w	r1, r2, r1
20006e38:	40c2      	lsrs	r2, r0
20006e3a:	9801      	ldr	r0, [sp, #4]
20006e3c:	4301      	orrs	r1, r0
20006e3e:	f8c8 1014 	str.w	r1, [r8, #20]
20006e42:	9200      	str	r2, [sp, #0]
20006e44:	e7bf      	b.n	20006dc6 <__d2b+0x4e>
20006e46:	bf00      	nop

20006e48 <__mdiff>:
20006e48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006e4c:	6913      	ldr	r3, [r2, #16]
20006e4e:	690f      	ldr	r7, [r1, #16]
20006e50:	460c      	mov	r4, r1
20006e52:	4615      	mov	r5, r2
20006e54:	1aff      	subs	r7, r7, r3
20006e56:	2f00      	cmp	r7, #0
20006e58:	d04f      	beq.n	20006efa <__mdiff+0xb2>
20006e5a:	db6a      	blt.n	20006f32 <__mdiff+0xea>
20006e5c:	2700      	movs	r7, #0
20006e5e:	f101 0614 	add.w	r6, r1, #20
20006e62:	6861      	ldr	r1, [r4, #4]
20006e64:	f7ff ff52 	bl	20006d0c <_Balloc>
20006e68:	f8d5 8010 	ldr.w	r8, [r5, #16]
20006e6c:	f8d4 c010 	ldr.w	ip, [r4, #16]
20006e70:	f105 0114 	add.w	r1, r5, #20
20006e74:	2200      	movs	r2, #0
20006e76:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20006e7a:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20006e7e:	f105 0814 	add.w	r8, r5, #20
20006e82:	3414      	adds	r4, #20
20006e84:	f100 0314 	add.w	r3, r0, #20
20006e88:	60c7      	str	r7, [r0, #12]
20006e8a:	f851 7b04 	ldr.w	r7, [r1], #4
20006e8e:	f856 5b04 	ldr.w	r5, [r6], #4
20006e92:	46bb      	mov	fp, r7
20006e94:	fa1f fa87 	uxth.w	sl, r7
20006e98:	0c3f      	lsrs	r7, r7, #16
20006e9a:	fa1f f985 	uxth.w	r9, r5
20006e9e:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20006ea2:	ebca 0a09 	rsb	sl, sl, r9
20006ea6:	4452      	add	r2, sl
20006ea8:	eb07 4722 	add.w	r7, r7, r2, asr #16
20006eac:	b292      	uxth	r2, r2
20006eae:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20006eb2:	f843 2b04 	str.w	r2, [r3], #4
20006eb6:	143a      	asrs	r2, r7, #16
20006eb8:	4588      	cmp	r8, r1
20006eba:	d8e6      	bhi.n	20006e8a <__mdiff+0x42>
20006ebc:	42a6      	cmp	r6, r4
20006ebe:	d20e      	bcs.n	20006ede <__mdiff+0x96>
20006ec0:	f856 1b04 	ldr.w	r1, [r6], #4
20006ec4:	b28d      	uxth	r5, r1
20006ec6:	0c09      	lsrs	r1, r1, #16
20006ec8:	1952      	adds	r2, r2, r5
20006eca:	eb01 4122 	add.w	r1, r1, r2, asr #16
20006ece:	b292      	uxth	r2, r2
20006ed0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20006ed4:	f843 2b04 	str.w	r2, [r3], #4
20006ed8:	140a      	asrs	r2, r1, #16
20006eda:	42b4      	cmp	r4, r6
20006edc:	d8f0      	bhi.n	20006ec0 <__mdiff+0x78>
20006ede:	f853 2c04 	ldr.w	r2, [r3, #-4]
20006ee2:	b932      	cbnz	r2, 20006ef2 <__mdiff+0xaa>
20006ee4:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006ee8:	f10c 3cff 	add.w	ip, ip, #4294967295
20006eec:	3b04      	subs	r3, #4
20006eee:	2a00      	cmp	r2, #0
20006ef0:	d0f8      	beq.n	20006ee4 <__mdiff+0x9c>
20006ef2:	f8c0 c010 	str.w	ip, [r0, #16]
20006ef6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006efa:	3304      	adds	r3, #4
20006efc:	f101 0614 	add.w	r6, r1, #20
20006f00:	009b      	lsls	r3, r3, #2
20006f02:	18d2      	adds	r2, r2, r3
20006f04:	18cb      	adds	r3, r1, r3
20006f06:	3304      	adds	r3, #4
20006f08:	3204      	adds	r2, #4
20006f0a:	f853 cc04 	ldr.w	ip, [r3, #-4]
20006f0e:	3b04      	subs	r3, #4
20006f10:	f852 1c04 	ldr.w	r1, [r2, #-4]
20006f14:	3a04      	subs	r2, #4
20006f16:	458c      	cmp	ip, r1
20006f18:	d10a      	bne.n	20006f30 <__mdiff+0xe8>
20006f1a:	429e      	cmp	r6, r3
20006f1c:	d3f5      	bcc.n	20006f0a <__mdiff+0xc2>
20006f1e:	2100      	movs	r1, #0
20006f20:	f7ff fef4 	bl	20006d0c <_Balloc>
20006f24:	2301      	movs	r3, #1
20006f26:	6103      	str	r3, [r0, #16]
20006f28:	2300      	movs	r3, #0
20006f2a:	6143      	str	r3, [r0, #20]
20006f2c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006f30:	d297      	bcs.n	20006e62 <__mdiff+0x1a>
20006f32:	4623      	mov	r3, r4
20006f34:	462c      	mov	r4, r5
20006f36:	2701      	movs	r7, #1
20006f38:	461d      	mov	r5, r3
20006f3a:	f104 0614 	add.w	r6, r4, #20
20006f3e:	e790      	b.n	20006e62 <__mdiff+0x1a>

20006f40 <__lshift>:
20006f40:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20006f44:	690d      	ldr	r5, [r1, #16]
20006f46:	688b      	ldr	r3, [r1, #8]
20006f48:	1156      	asrs	r6, r2, #5
20006f4a:	3501      	adds	r5, #1
20006f4c:	460c      	mov	r4, r1
20006f4e:	19ad      	adds	r5, r5, r6
20006f50:	4690      	mov	r8, r2
20006f52:	429d      	cmp	r5, r3
20006f54:	4682      	mov	sl, r0
20006f56:	6849      	ldr	r1, [r1, #4]
20006f58:	dd03      	ble.n	20006f62 <__lshift+0x22>
20006f5a:	005b      	lsls	r3, r3, #1
20006f5c:	3101      	adds	r1, #1
20006f5e:	429d      	cmp	r5, r3
20006f60:	dcfb      	bgt.n	20006f5a <__lshift+0x1a>
20006f62:	4650      	mov	r0, sl
20006f64:	f7ff fed2 	bl	20006d0c <_Balloc>
20006f68:	2e00      	cmp	r6, #0
20006f6a:	4607      	mov	r7, r0
20006f6c:	f100 0214 	add.w	r2, r0, #20
20006f70:	dd0a      	ble.n	20006f88 <__lshift+0x48>
20006f72:	2300      	movs	r3, #0
20006f74:	4619      	mov	r1, r3
20006f76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20006f7a:	3301      	adds	r3, #1
20006f7c:	42b3      	cmp	r3, r6
20006f7e:	d1fa      	bne.n	20006f76 <__lshift+0x36>
20006f80:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20006f84:	f103 0214 	add.w	r2, r3, #20
20006f88:	6920      	ldr	r0, [r4, #16]
20006f8a:	f104 0314 	add.w	r3, r4, #20
20006f8e:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20006f92:	3014      	adds	r0, #20
20006f94:	f018 081f 	ands.w	r8, r8, #31
20006f98:	d01b      	beq.n	20006fd2 <__lshift+0x92>
20006f9a:	f1c8 0e20 	rsb	lr, r8, #32
20006f9e:	2100      	movs	r1, #0
20006fa0:	681e      	ldr	r6, [r3, #0]
20006fa2:	fa06 fc08 	lsl.w	ip, r6, r8
20006fa6:	ea41 010c 	orr.w	r1, r1, ip
20006faa:	f842 1b04 	str.w	r1, [r2], #4
20006fae:	f853 1b04 	ldr.w	r1, [r3], #4
20006fb2:	4298      	cmp	r0, r3
20006fb4:	fa21 f10e 	lsr.w	r1, r1, lr
20006fb8:	d8f2      	bhi.n	20006fa0 <__lshift+0x60>
20006fba:	6011      	str	r1, [r2, #0]
20006fbc:	b101      	cbz	r1, 20006fc0 <__lshift+0x80>
20006fbe:	3501      	adds	r5, #1
20006fc0:	4650      	mov	r0, sl
20006fc2:	3d01      	subs	r5, #1
20006fc4:	4621      	mov	r1, r4
20006fc6:	613d      	str	r5, [r7, #16]
20006fc8:	f7ff fe84 	bl	20006cd4 <_Bfree>
20006fcc:	4638      	mov	r0, r7
20006fce:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20006fd2:	f853 1008 	ldr.w	r1, [r3, r8]
20006fd6:	f842 1008 	str.w	r1, [r2, r8]
20006fda:	f108 0804 	add.w	r8, r8, #4
20006fde:	eb08 0103 	add.w	r1, r8, r3
20006fe2:	4288      	cmp	r0, r1
20006fe4:	d9ec      	bls.n	20006fc0 <__lshift+0x80>
20006fe6:	f853 1008 	ldr.w	r1, [r3, r8]
20006fea:	f842 1008 	str.w	r1, [r2, r8]
20006fee:	f108 0804 	add.w	r8, r8, #4
20006ff2:	eb08 0103 	add.w	r1, r8, r3
20006ff6:	4288      	cmp	r0, r1
20006ff8:	d8eb      	bhi.n	20006fd2 <__lshift+0x92>
20006ffa:	e7e1      	b.n	20006fc0 <__lshift+0x80>

20006ffc <__multiply>:
20006ffc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007000:	f8d1 8010 	ldr.w	r8, [r1, #16]
20007004:	6917      	ldr	r7, [r2, #16]
20007006:	460d      	mov	r5, r1
20007008:	4616      	mov	r6, r2
2000700a:	b087      	sub	sp, #28
2000700c:	45b8      	cmp	r8, r7
2000700e:	bfb5      	itete	lt
20007010:	4615      	movlt	r5, r2
20007012:	463b      	movge	r3, r7
20007014:	460b      	movlt	r3, r1
20007016:	4647      	movge	r7, r8
20007018:	bfb4      	ite	lt
2000701a:	461e      	movlt	r6, r3
2000701c:	4698      	movge	r8, r3
2000701e:	68ab      	ldr	r3, [r5, #8]
20007020:	eb08 0407 	add.w	r4, r8, r7
20007024:	6869      	ldr	r1, [r5, #4]
20007026:	429c      	cmp	r4, r3
20007028:	bfc8      	it	gt
2000702a:	3101      	addgt	r1, #1
2000702c:	f7ff fe6e 	bl	20006d0c <_Balloc>
20007030:	eb00 0384 	add.w	r3, r0, r4, lsl #2
20007034:	f100 0b14 	add.w	fp, r0, #20
20007038:	3314      	adds	r3, #20
2000703a:	9003      	str	r0, [sp, #12]
2000703c:	459b      	cmp	fp, r3
2000703e:	9304      	str	r3, [sp, #16]
20007040:	d206      	bcs.n	20007050 <__multiply+0x54>
20007042:	9904      	ldr	r1, [sp, #16]
20007044:	465b      	mov	r3, fp
20007046:	2200      	movs	r2, #0
20007048:	f843 2b04 	str.w	r2, [r3], #4
2000704c:	4299      	cmp	r1, r3
2000704e:	d8fb      	bhi.n	20007048 <__multiply+0x4c>
20007050:	eb06 0888 	add.w	r8, r6, r8, lsl #2
20007054:	f106 0914 	add.w	r9, r6, #20
20007058:	f108 0814 	add.w	r8, r8, #20
2000705c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20007060:	3514      	adds	r5, #20
20007062:	45c1      	cmp	r9, r8
20007064:	f8cd 8004 	str.w	r8, [sp, #4]
20007068:	f10c 0c14 	add.w	ip, ip, #20
2000706c:	9502      	str	r5, [sp, #8]
2000706e:	d24b      	bcs.n	20007108 <__multiply+0x10c>
20007070:	f04f 0a00 	mov.w	sl, #0
20007074:	9405      	str	r4, [sp, #20]
20007076:	f859 400a 	ldr.w	r4, [r9, sl]
2000707a:	eb0a 080b 	add.w	r8, sl, fp
2000707e:	b2a0      	uxth	r0, r4
20007080:	b1d8      	cbz	r0, 200070ba <__multiply+0xbe>
20007082:	9a02      	ldr	r2, [sp, #8]
20007084:	4643      	mov	r3, r8
20007086:	2400      	movs	r4, #0
20007088:	f852 5b04 	ldr.w	r5, [r2], #4
2000708c:	6819      	ldr	r1, [r3, #0]
2000708e:	b2af      	uxth	r7, r5
20007090:	0c2d      	lsrs	r5, r5, #16
20007092:	b28e      	uxth	r6, r1
20007094:	0c09      	lsrs	r1, r1, #16
20007096:	fb00 6607 	mla	r6, r0, r7, r6
2000709a:	fb00 1105 	mla	r1, r0, r5, r1
2000709e:	1936      	adds	r6, r6, r4
200070a0:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200070a4:	b2b6      	uxth	r6, r6
200070a6:	0c0c      	lsrs	r4, r1, #16
200070a8:	4594      	cmp	ip, r2
200070aa:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200070ae:	f843 6b04 	str.w	r6, [r3], #4
200070b2:	d8e9      	bhi.n	20007088 <__multiply+0x8c>
200070b4:	601c      	str	r4, [r3, #0]
200070b6:	f859 400a 	ldr.w	r4, [r9, sl]
200070ba:	0c24      	lsrs	r4, r4, #16
200070bc:	d01c      	beq.n	200070f8 <__multiply+0xfc>
200070be:	f85b 200a 	ldr.w	r2, [fp, sl]
200070c2:	4641      	mov	r1, r8
200070c4:	9b02      	ldr	r3, [sp, #8]
200070c6:	2500      	movs	r5, #0
200070c8:	4610      	mov	r0, r2
200070ca:	881e      	ldrh	r6, [r3, #0]
200070cc:	b297      	uxth	r7, r2
200070ce:	fb06 5504 	mla	r5, r6, r4, r5
200070d2:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200070d6:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
200070da:	600f      	str	r7, [r1, #0]
200070dc:	f851 0f04 	ldr.w	r0, [r1, #4]!
200070e0:	f853 2b04 	ldr.w	r2, [r3], #4
200070e4:	b286      	uxth	r6, r0
200070e6:	0c12      	lsrs	r2, r2, #16
200070e8:	fb02 6204 	mla	r2, r2, r4, r6
200070ec:	eb02 4215 	add.w	r2, r2, r5, lsr #16
200070f0:	0c15      	lsrs	r5, r2, #16
200070f2:	459c      	cmp	ip, r3
200070f4:	d8e9      	bhi.n	200070ca <__multiply+0xce>
200070f6:	600a      	str	r2, [r1, #0]
200070f8:	f10a 0a04 	add.w	sl, sl, #4
200070fc:	9a01      	ldr	r2, [sp, #4]
200070fe:	eb0a 0309 	add.w	r3, sl, r9
20007102:	429a      	cmp	r2, r3
20007104:	d8b7      	bhi.n	20007076 <__multiply+0x7a>
20007106:	9c05      	ldr	r4, [sp, #20]
20007108:	2c00      	cmp	r4, #0
2000710a:	dd0b      	ble.n	20007124 <__multiply+0x128>
2000710c:	9a04      	ldr	r2, [sp, #16]
2000710e:	f852 3c04 	ldr.w	r3, [r2, #-4]
20007112:	b93b      	cbnz	r3, 20007124 <__multiply+0x128>
20007114:	4613      	mov	r3, r2
20007116:	e003      	b.n	20007120 <__multiply+0x124>
20007118:	f853 2c08 	ldr.w	r2, [r3, #-8]
2000711c:	3b04      	subs	r3, #4
2000711e:	b90a      	cbnz	r2, 20007124 <__multiply+0x128>
20007120:	3c01      	subs	r4, #1
20007122:	d1f9      	bne.n	20007118 <__multiply+0x11c>
20007124:	9b03      	ldr	r3, [sp, #12]
20007126:	4618      	mov	r0, r3
20007128:	611c      	str	r4, [r3, #16]
2000712a:	b007      	add	sp, #28
2000712c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20007130 <__i2b>:
20007130:	b510      	push	{r4, lr}
20007132:	460c      	mov	r4, r1
20007134:	2101      	movs	r1, #1
20007136:	f7ff fde9 	bl	20006d0c <_Balloc>
2000713a:	2201      	movs	r2, #1
2000713c:	6144      	str	r4, [r0, #20]
2000713e:	6102      	str	r2, [r0, #16]
20007140:	bd10      	pop	{r4, pc}
20007142:	bf00      	nop

20007144 <__multadd>:
20007144:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20007148:	460d      	mov	r5, r1
2000714a:	2100      	movs	r1, #0
2000714c:	4606      	mov	r6, r0
2000714e:	692c      	ldr	r4, [r5, #16]
20007150:	b083      	sub	sp, #12
20007152:	f105 0814 	add.w	r8, r5, #20
20007156:	4608      	mov	r0, r1
20007158:	f858 7001 	ldr.w	r7, [r8, r1]
2000715c:	3001      	adds	r0, #1
2000715e:	fa1f fa87 	uxth.w	sl, r7
20007162:	ea4f 4c17 	mov.w	ip, r7, lsr #16
20007166:	fb0a 3302 	mla	r3, sl, r2, r3
2000716a:	fb0c fc02 	mul.w	ip, ip, r2
2000716e:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
20007172:	b29b      	uxth	r3, r3
20007174:	eb03 430c 	add.w	r3, r3, ip, lsl #16
20007178:	f848 3001 	str.w	r3, [r8, r1]
2000717c:	3104      	adds	r1, #4
2000717e:	4284      	cmp	r4, r0
20007180:	ea4f 431c 	mov.w	r3, ip, lsr #16
20007184:	dce8      	bgt.n	20007158 <__multadd+0x14>
20007186:	b13b      	cbz	r3, 20007198 <__multadd+0x54>
20007188:	68aa      	ldr	r2, [r5, #8]
2000718a:	4294      	cmp	r4, r2
2000718c:	da08      	bge.n	200071a0 <__multadd+0x5c>
2000718e:	eb05 0284 	add.w	r2, r5, r4, lsl #2
20007192:	3401      	adds	r4, #1
20007194:	612c      	str	r4, [r5, #16]
20007196:	6153      	str	r3, [r2, #20]
20007198:	4628      	mov	r0, r5
2000719a:	b003      	add	sp, #12
2000719c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200071a0:	6869      	ldr	r1, [r5, #4]
200071a2:	4630      	mov	r0, r6
200071a4:	9301      	str	r3, [sp, #4]
200071a6:	3101      	adds	r1, #1
200071a8:	f7ff fdb0 	bl	20006d0c <_Balloc>
200071ac:	692a      	ldr	r2, [r5, #16]
200071ae:	f105 010c 	add.w	r1, r5, #12
200071b2:	3202      	adds	r2, #2
200071b4:	0092      	lsls	r2, r2, #2
200071b6:	4607      	mov	r7, r0
200071b8:	300c      	adds	r0, #12
200071ba:	f7fb fc47 	bl	20002a4c <memcpy>
200071be:	4629      	mov	r1, r5
200071c0:	4630      	mov	r0, r6
200071c2:	463d      	mov	r5, r7
200071c4:	f7ff fd86 	bl	20006cd4 <_Bfree>
200071c8:	9b01      	ldr	r3, [sp, #4]
200071ca:	e7e0      	b.n	2000718e <__multadd+0x4a>

200071cc <__pow5mult>:
200071cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200071d0:	4615      	mov	r5, r2
200071d2:	f012 0203 	ands.w	r2, r2, #3
200071d6:	4604      	mov	r4, r0
200071d8:	4688      	mov	r8, r1
200071da:	d12c      	bne.n	20007236 <__pow5mult+0x6a>
200071dc:	10ad      	asrs	r5, r5, #2
200071de:	d01e      	beq.n	2000721e <__pow5mult+0x52>
200071e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
200071e2:	2e00      	cmp	r6, #0
200071e4:	d034      	beq.n	20007250 <__pow5mult+0x84>
200071e6:	68b7      	ldr	r7, [r6, #8]
200071e8:	2f00      	cmp	r7, #0
200071ea:	d03b      	beq.n	20007264 <__pow5mult+0x98>
200071ec:	f015 0f01 	tst.w	r5, #1
200071f0:	d108      	bne.n	20007204 <__pow5mult+0x38>
200071f2:	106d      	asrs	r5, r5, #1
200071f4:	d013      	beq.n	2000721e <__pow5mult+0x52>
200071f6:	683e      	ldr	r6, [r7, #0]
200071f8:	b1a6      	cbz	r6, 20007224 <__pow5mult+0x58>
200071fa:	4630      	mov	r0, r6
200071fc:	4607      	mov	r7, r0
200071fe:	f015 0f01 	tst.w	r5, #1
20007202:	d0f6      	beq.n	200071f2 <__pow5mult+0x26>
20007204:	4641      	mov	r1, r8
20007206:	463a      	mov	r2, r7
20007208:	4620      	mov	r0, r4
2000720a:	f7ff fef7 	bl	20006ffc <__multiply>
2000720e:	4641      	mov	r1, r8
20007210:	4606      	mov	r6, r0
20007212:	4620      	mov	r0, r4
20007214:	f7ff fd5e 	bl	20006cd4 <_Bfree>
20007218:	106d      	asrs	r5, r5, #1
2000721a:	46b0      	mov	r8, r6
2000721c:	d1eb      	bne.n	200071f6 <__pow5mult+0x2a>
2000721e:	4640      	mov	r0, r8
20007220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20007224:	4639      	mov	r1, r7
20007226:	463a      	mov	r2, r7
20007228:	4620      	mov	r0, r4
2000722a:	f7ff fee7 	bl	20006ffc <__multiply>
2000722e:	6038      	str	r0, [r7, #0]
20007230:	4607      	mov	r7, r0
20007232:	6006      	str	r6, [r0, #0]
20007234:	e7e3      	b.n	200071fe <__pow5mult+0x32>
20007236:	f648 4c38 	movw	ip, #35896	; 0x8c38
2000723a:	2300      	movs	r3, #0
2000723c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20007240:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
20007244:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20007248:	f7ff ff7c 	bl	20007144 <__multadd>
2000724c:	4680      	mov	r8, r0
2000724e:	e7c5      	b.n	200071dc <__pow5mult+0x10>
20007250:	2010      	movs	r0, #16
20007252:	f7ff f83f 	bl	200062d4 <malloc>
20007256:	2300      	movs	r3, #0
20007258:	4606      	mov	r6, r0
2000725a:	6260      	str	r0, [r4, #36]	; 0x24
2000725c:	60c3      	str	r3, [r0, #12]
2000725e:	6043      	str	r3, [r0, #4]
20007260:	6083      	str	r3, [r0, #8]
20007262:	6003      	str	r3, [r0, #0]
20007264:	4620      	mov	r0, r4
20007266:	f240 2171 	movw	r1, #625	; 0x271
2000726a:	f7ff ff61 	bl	20007130 <__i2b>
2000726e:	2300      	movs	r3, #0
20007270:	60b0      	str	r0, [r6, #8]
20007272:	4607      	mov	r7, r0
20007274:	6003      	str	r3, [r0, #0]
20007276:	e7b9      	b.n	200071ec <__pow5mult+0x20>

20007278 <__s2b>:
20007278:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000727c:	461e      	mov	r6, r3
2000727e:	f648 6339 	movw	r3, #36409	; 0x8e39
20007282:	f106 0c08 	add.w	ip, r6, #8
20007286:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
2000728a:	4688      	mov	r8, r1
2000728c:	4605      	mov	r5, r0
2000728e:	4617      	mov	r7, r2
20007290:	fb83 130c 	smull	r1, r3, r3, ip
20007294:	ea4f 7cec 	mov.w	ip, ip, asr #31
20007298:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
2000729c:	f1bc 0f01 	cmp.w	ip, #1
200072a0:	dd35      	ble.n	2000730e <__s2b+0x96>
200072a2:	2100      	movs	r1, #0
200072a4:	2201      	movs	r2, #1
200072a6:	0052      	lsls	r2, r2, #1
200072a8:	3101      	adds	r1, #1
200072aa:	4594      	cmp	ip, r2
200072ac:	dcfb      	bgt.n	200072a6 <__s2b+0x2e>
200072ae:	4628      	mov	r0, r5
200072b0:	f7ff fd2c 	bl	20006d0c <_Balloc>
200072b4:	9b08      	ldr	r3, [sp, #32]
200072b6:	6143      	str	r3, [r0, #20]
200072b8:	2301      	movs	r3, #1
200072ba:	2f09      	cmp	r7, #9
200072bc:	6103      	str	r3, [r0, #16]
200072be:	dd22      	ble.n	20007306 <__s2b+0x8e>
200072c0:	f108 0a09 	add.w	sl, r8, #9
200072c4:	2409      	movs	r4, #9
200072c6:	f818 3004 	ldrb.w	r3, [r8, r4]
200072ca:	4601      	mov	r1, r0
200072cc:	220a      	movs	r2, #10
200072ce:	3401      	adds	r4, #1
200072d0:	3b30      	subs	r3, #48	; 0x30
200072d2:	4628      	mov	r0, r5
200072d4:	f7ff ff36 	bl	20007144 <__multadd>
200072d8:	42a7      	cmp	r7, r4
200072da:	dcf4      	bgt.n	200072c6 <__s2b+0x4e>
200072dc:	eb0a 0807 	add.w	r8, sl, r7
200072e0:	f1a8 0808 	sub.w	r8, r8, #8
200072e4:	42be      	cmp	r6, r7
200072e6:	dd0c      	ble.n	20007302 <__s2b+0x8a>
200072e8:	2400      	movs	r4, #0
200072ea:	f818 3004 	ldrb.w	r3, [r8, r4]
200072ee:	4601      	mov	r1, r0
200072f0:	3401      	adds	r4, #1
200072f2:	220a      	movs	r2, #10
200072f4:	3b30      	subs	r3, #48	; 0x30
200072f6:	4628      	mov	r0, r5
200072f8:	f7ff ff24 	bl	20007144 <__multadd>
200072fc:	19e3      	adds	r3, r4, r7
200072fe:	429e      	cmp	r6, r3
20007300:	dcf3      	bgt.n	200072ea <__s2b+0x72>
20007302:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20007306:	f108 080a 	add.w	r8, r8, #10
2000730a:	2709      	movs	r7, #9
2000730c:	e7ea      	b.n	200072e4 <__s2b+0x6c>
2000730e:	2100      	movs	r1, #0
20007310:	e7cd      	b.n	200072ae <__s2b+0x36>
20007312:	bf00      	nop

20007314 <_realloc_r>:
20007314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007318:	4691      	mov	r9, r2
2000731a:	b083      	sub	sp, #12
2000731c:	4607      	mov	r7, r0
2000731e:	460e      	mov	r6, r1
20007320:	2900      	cmp	r1, #0
20007322:	f000 813a 	beq.w	2000759a <_realloc_r+0x286>
20007326:	f1a1 0808 	sub.w	r8, r1, #8
2000732a:	f109 040b 	add.w	r4, r9, #11
2000732e:	f7ff fb41 	bl	200069b4 <__malloc_lock>
20007332:	2c16      	cmp	r4, #22
20007334:	f8d8 1004 	ldr.w	r1, [r8, #4]
20007338:	460b      	mov	r3, r1
2000733a:	f200 80a0 	bhi.w	2000747e <_realloc_r+0x16a>
2000733e:	2210      	movs	r2, #16
20007340:	2500      	movs	r5, #0
20007342:	4614      	mov	r4, r2
20007344:	454c      	cmp	r4, r9
20007346:	bf38      	it	cc
20007348:	f045 0501 	orrcc.w	r5, r5, #1
2000734c:	2d00      	cmp	r5, #0
2000734e:	f040 812a 	bne.w	200075a6 <_realloc_r+0x292>
20007352:	f021 0a03 	bic.w	sl, r1, #3
20007356:	4592      	cmp	sl, r2
20007358:	bfa2      	ittt	ge
2000735a:	4640      	movge	r0, r8
2000735c:	4655      	movge	r5, sl
2000735e:	f108 0808 	addge.w	r8, r8, #8
20007362:	da75      	bge.n	20007450 <_realloc_r+0x13c>
20007364:	f648 639c 	movw	r3, #36508	; 0x8e9c
20007368:	eb08 000a 	add.w	r0, r8, sl
2000736c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007370:	f8d3 e008 	ldr.w	lr, [r3, #8]
20007374:	4586      	cmp	lr, r0
20007376:	f000 811a 	beq.w	200075ae <_realloc_r+0x29a>
2000737a:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000737e:	f02c 0b01 	bic.w	fp, ip, #1
20007382:	4483      	add	fp, r0
20007384:	f8db b004 	ldr.w	fp, [fp, #4]
20007388:	f01b 0f01 	tst.w	fp, #1
2000738c:	d07c      	beq.n	20007488 <_realloc_r+0x174>
2000738e:	46ac      	mov	ip, r5
20007390:	4628      	mov	r0, r5
20007392:	f011 0f01 	tst.w	r1, #1
20007396:	f040 809b 	bne.w	200074d0 <_realloc_r+0x1bc>
2000739a:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000739e:	ebc1 0b08 	rsb	fp, r1, r8
200073a2:	f8db 5004 	ldr.w	r5, [fp, #4]
200073a6:	f025 0503 	bic.w	r5, r5, #3
200073aa:	2800      	cmp	r0, #0
200073ac:	f000 80dd 	beq.w	2000756a <_realloc_r+0x256>
200073b0:	4570      	cmp	r0, lr
200073b2:	f000 811f 	beq.w	200075f4 <_realloc_r+0x2e0>
200073b6:	eb05 030a 	add.w	r3, r5, sl
200073ba:	eb0c 0503 	add.w	r5, ip, r3
200073be:	4295      	cmp	r5, r2
200073c0:	bfb8      	it	lt
200073c2:	461d      	movlt	r5, r3
200073c4:	f2c0 80d2 	blt.w	2000756c <_realloc_r+0x258>
200073c8:	6881      	ldr	r1, [r0, #8]
200073ca:	465b      	mov	r3, fp
200073cc:	68c0      	ldr	r0, [r0, #12]
200073ce:	f1aa 0204 	sub.w	r2, sl, #4
200073d2:	2a24      	cmp	r2, #36	; 0x24
200073d4:	6081      	str	r1, [r0, #8]
200073d6:	60c8      	str	r0, [r1, #12]
200073d8:	f853 1f08 	ldr.w	r1, [r3, #8]!
200073dc:	f8db 000c 	ldr.w	r0, [fp, #12]
200073e0:	6081      	str	r1, [r0, #8]
200073e2:	60c8      	str	r0, [r1, #12]
200073e4:	f200 80d0 	bhi.w	20007588 <_realloc_r+0x274>
200073e8:	2a13      	cmp	r2, #19
200073ea:	469c      	mov	ip, r3
200073ec:	d921      	bls.n	20007432 <_realloc_r+0x11e>
200073ee:	4631      	mov	r1, r6
200073f0:	f10b 0c10 	add.w	ip, fp, #16
200073f4:	f851 0b04 	ldr.w	r0, [r1], #4
200073f8:	f8cb 0008 	str.w	r0, [fp, #8]
200073fc:	6870      	ldr	r0, [r6, #4]
200073fe:	1d0e      	adds	r6, r1, #4
20007400:	2a1b      	cmp	r2, #27
20007402:	f8cb 000c 	str.w	r0, [fp, #12]
20007406:	d914      	bls.n	20007432 <_realloc_r+0x11e>
20007408:	6848      	ldr	r0, [r1, #4]
2000740a:	1d31      	adds	r1, r6, #4
2000740c:	f10b 0c18 	add.w	ip, fp, #24
20007410:	f8cb 0010 	str.w	r0, [fp, #16]
20007414:	6870      	ldr	r0, [r6, #4]
20007416:	1d0e      	adds	r6, r1, #4
20007418:	2a24      	cmp	r2, #36	; 0x24
2000741a:	f8cb 0014 	str.w	r0, [fp, #20]
2000741e:	d108      	bne.n	20007432 <_realloc_r+0x11e>
20007420:	684a      	ldr	r2, [r1, #4]
20007422:	f10b 0c20 	add.w	ip, fp, #32
20007426:	f8cb 2018 	str.w	r2, [fp, #24]
2000742a:	6872      	ldr	r2, [r6, #4]
2000742c:	3608      	adds	r6, #8
2000742e:	f8cb 201c 	str.w	r2, [fp, #28]
20007432:	4631      	mov	r1, r6
20007434:	4698      	mov	r8, r3
20007436:	4662      	mov	r2, ip
20007438:	4658      	mov	r0, fp
2000743a:	f851 3b04 	ldr.w	r3, [r1], #4
2000743e:	f842 3b04 	str.w	r3, [r2], #4
20007442:	6873      	ldr	r3, [r6, #4]
20007444:	f8cc 3004 	str.w	r3, [ip, #4]
20007448:	684b      	ldr	r3, [r1, #4]
2000744a:	6053      	str	r3, [r2, #4]
2000744c:	f8db 3004 	ldr.w	r3, [fp, #4]
20007450:	ebc4 0c05 	rsb	ip, r4, r5
20007454:	f1bc 0f0f 	cmp.w	ip, #15
20007458:	d826      	bhi.n	200074a8 <_realloc_r+0x194>
2000745a:	1942      	adds	r2, r0, r5
2000745c:	f003 0301 	and.w	r3, r3, #1
20007460:	ea43 0505 	orr.w	r5, r3, r5
20007464:	6045      	str	r5, [r0, #4]
20007466:	6853      	ldr	r3, [r2, #4]
20007468:	f043 0301 	orr.w	r3, r3, #1
2000746c:	6053      	str	r3, [r2, #4]
2000746e:	4638      	mov	r0, r7
20007470:	4645      	mov	r5, r8
20007472:	f7ff faa1 	bl	200069b8 <__malloc_unlock>
20007476:	4628      	mov	r0, r5
20007478:	b003      	add	sp, #12
2000747a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000747e:	f024 0407 	bic.w	r4, r4, #7
20007482:	4622      	mov	r2, r4
20007484:	0fe5      	lsrs	r5, r4, #31
20007486:	e75d      	b.n	20007344 <_realloc_r+0x30>
20007488:	f02c 0c03 	bic.w	ip, ip, #3
2000748c:	eb0c 050a 	add.w	r5, ip, sl
20007490:	4295      	cmp	r5, r2
20007492:	f6ff af7e 	blt.w	20007392 <_realloc_r+0x7e>
20007496:	6882      	ldr	r2, [r0, #8]
20007498:	460b      	mov	r3, r1
2000749a:	68c1      	ldr	r1, [r0, #12]
2000749c:	4640      	mov	r0, r8
2000749e:	f108 0808 	add.w	r8, r8, #8
200074a2:	608a      	str	r2, [r1, #8]
200074a4:	60d1      	str	r1, [r2, #12]
200074a6:	e7d3      	b.n	20007450 <_realloc_r+0x13c>
200074a8:	1901      	adds	r1, r0, r4
200074aa:	f003 0301 	and.w	r3, r3, #1
200074ae:	eb01 020c 	add.w	r2, r1, ip
200074b2:	ea43 0404 	orr.w	r4, r3, r4
200074b6:	f04c 0301 	orr.w	r3, ip, #1
200074ba:	6044      	str	r4, [r0, #4]
200074bc:	604b      	str	r3, [r1, #4]
200074be:	4638      	mov	r0, r7
200074c0:	6853      	ldr	r3, [r2, #4]
200074c2:	3108      	adds	r1, #8
200074c4:	f043 0301 	orr.w	r3, r3, #1
200074c8:	6053      	str	r3, [r2, #4]
200074ca:	f7fe fb89 	bl	20005be0 <_free_r>
200074ce:	e7ce      	b.n	2000746e <_realloc_r+0x15a>
200074d0:	4649      	mov	r1, r9
200074d2:	4638      	mov	r0, r7
200074d4:	f7fe ff06 	bl	200062e4 <_malloc_r>
200074d8:	4605      	mov	r5, r0
200074da:	2800      	cmp	r0, #0
200074dc:	d041      	beq.n	20007562 <_realloc_r+0x24e>
200074de:	f8d8 3004 	ldr.w	r3, [r8, #4]
200074e2:	f1a0 0208 	sub.w	r2, r0, #8
200074e6:	f023 0101 	bic.w	r1, r3, #1
200074ea:	4441      	add	r1, r8
200074ec:	428a      	cmp	r2, r1
200074ee:	f000 80d7 	beq.w	200076a0 <_realloc_r+0x38c>
200074f2:	f1aa 0204 	sub.w	r2, sl, #4
200074f6:	4631      	mov	r1, r6
200074f8:	2a24      	cmp	r2, #36	; 0x24
200074fa:	d878      	bhi.n	200075ee <_realloc_r+0x2da>
200074fc:	2a13      	cmp	r2, #19
200074fe:	4603      	mov	r3, r0
20007500:	d921      	bls.n	20007546 <_realloc_r+0x232>
20007502:	4634      	mov	r4, r6
20007504:	f854 3b04 	ldr.w	r3, [r4], #4
20007508:	1d21      	adds	r1, r4, #4
2000750a:	f840 3b04 	str.w	r3, [r0], #4
2000750e:	1d03      	adds	r3, r0, #4
20007510:	f8d6 c004 	ldr.w	ip, [r6, #4]
20007514:	2a1b      	cmp	r2, #27
20007516:	f8c5 c004 	str.w	ip, [r5, #4]
2000751a:	d914      	bls.n	20007546 <_realloc_r+0x232>
2000751c:	f8d4 e004 	ldr.w	lr, [r4, #4]
20007520:	1d1c      	adds	r4, r3, #4
20007522:	f101 0c04 	add.w	ip, r1, #4
20007526:	f8c0 e004 	str.w	lr, [r0, #4]
2000752a:	6848      	ldr	r0, [r1, #4]
2000752c:	f10c 0104 	add.w	r1, ip, #4
20007530:	6058      	str	r0, [r3, #4]
20007532:	1d23      	adds	r3, r4, #4
20007534:	2a24      	cmp	r2, #36	; 0x24
20007536:	d106      	bne.n	20007546 <_realloc_r+0x232>
20007538:	f8dc 2004 	ldr.w	r2, [ip, #4]
2000753c:	6062      	str	r2, [r4, #4]
2000753e:	684a      	ldr	r2, [r1, #4]
20007540:	3108      	adds	r1, #8
20007542:	605a      	str	r2, [r3, #4]
20007544:	3308      	adds	r3, #8
20007546:	4608      	mov	r0, r1
20007548:	461a      	mov	r2, r3
2000754a:	f850 4b04 	ldr.w	r4, [r0], #4
2000754e:	f842 4b04 	str.w	r4, [r2], #4
20007552:	6849      	ldr	r1, [r1, #4]
20007554:	6059      	str	r1, [r3, #4]
20007556:	6843      	ldr	r3, [r0, #4]
20007558:	6053      	str	r3, [r2, #4]
2000755a:	4631      	mov	r1, r6
2000755c:	4638      	mov	r0, r7
2000755e:	f7fe fb3f 	bl	20005be0 <_free_r>
20007562:	4638      	mov	r0, r7
20007564:	f7ff fa28 	bl	200069b8 <__malloc_unlock>
20007568:	e785      	b.n	20007476 <_realloc_r+0x162>
2000756a:	4455      	add	r5, sl
2000756c:	4295      	cmp	r5, r2
2000756e:	dbaf      	blt.n	200074d0 <_realloc_r+0x1bc>
20007570:	465b      	mov	r3, fp
20007572:	f8db 000c 	ldr.w	r0, [fp, #12]
20007576:	f1aa 0204 	sub.w	r2, sl, #4
2000757a:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000757e:	2a24      	cmp	r2, #36	; 0x24
20007580:	6081      	str	r1, [r0, #8]
20007582:	60c8      	str	r0, [r1, #12]
20007584:	f67f af30 	bls.w	200073e8 <_realloc_r+0xd4>
20007588:	4618      	mov	r0, r3
2000758a:	4631      	mov	r1, r6
2000758c:	4698      	mov	r8, r3
2000758e:	f7ff f9b5 	bl	200068fc <memmove>
20007592:	4658      	mov	r0, fp
20007594:	f8db 3004 	ldr.w	r3, [fp, #4]
20007598:	e75a      	b.n	20007450 <_realloc_r+0x13c>
2000759a:	4611      	mov	r1, r2
2000759c:	b003      	add	sp, #12
2000759e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200075a2:	f7fe be9f 	b.w	200062e4 <_malloc_r>
200075a6:	230c      	movs	r3, #12
200075a8:	2500      	movs	r5, #0
200075aa:	603b      	str	r3, [r7, #0]
200075ac:	e763      	b.n	20007476 <_realloc_r+0x162>
200075ae:	f8de 5004 	ldr.w	r5, [lr, #4]
200075b2:	f104 0b10 	add.w	fp, r4, #16
200075b6:	f025 0c03 	bic.w	ip, r5, #3
200075ba:	eb0c 000a 	add.w	r0, ip, sl
200075be:	4558      	cmp	r0, fp
200075c0:	bfb8      	it	lt
200075c2:	4670      	movlt	r0, lr
200075c4:	f6ff aee5 	blt.w	20007392 <_realloc_r+0x7e>
200075c8:	eb08 0204 	add.w	r2, r8, r4
200075cc:	1b01      	subs	r1, r0, r4
200075ce:	f041 0101 	orr.w	r1, r1, #1
200075d2:	609a      	str	r2, [r3, #8]
200075d4:	6051      	str	r1, [r2, #4]
200075d6:	4638      	mov	r0, r7
200075d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
200075dc:	4635      	mov	r5, r6
200075de:	f001 0301 	and.w	r3, r1, #1
200075e2:	431c      	orrs	r4, r3
200075e4:	f8c8 4004 	str.w	r4, [r8, #4]
200075e8:	f7ff f9e6 	bl	200069b8 <__malloc_unlock>
200075ec:	e743      	b.n	20007476 <_realloc_r+0x162>
200075ee:	f7ff f985 	bl	200068fc <memmove>
200075f2:	e7b2      	b.n	2000755a <_realloc_r+0x246>
200075f4:	4455      	add	r5, sl
200075f6:	f104 0110 	add.w	r1, r4, #16
200075fa:	44ac      	add	ip, r5
200075fc:	458c      	cmp	ip, r1
200075fe:	dbb5      	blt.n	2000756c <_realloc_r+0x258>
20007600:	465d      	mov	r5, fp
20007602:	f8db 000c 	ldr.w	r0, [fp, #12]
20007606:	f1aa 0204 	sub.w	r2, sl, #4
2000760a:	f855 1f08 	ldr.w	r1, [r5, #8]!
2000760e:	2a24      	cmp	r2, #36	; 0x24
20007610:	6081      	str	r1, [r0, #8]
20007612:	60c8      	str	r0, [r1, #12]
20007614:	d84c      	bhi.n	200076b0 <_realloc_r+0x39c>
20007616:	2a13      	cmp	r2, #19
20007618:	4628      	mov	r0, r5
2000761a:	d924      	bls.n	20007666 <_realloc_r+0x352>
2000761c:	4631      	mov	r1, r6
2000761e:	f10b 0010 	add.w	r0, fp, #16
20007622:	f851 eb04 	ldr.w	lr, [r1], #4
20007626:	f8cb e008 	str.w	lr, [fp, #8]
2000762a:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000762e:	1d0e      	adds	r6, r1, #4
20007630:	2a1b      	cmp	r2, #27
20007632:	f8cb e00c 	str.w	lr, [fp, #12]
20007636:	d916      	bls.n	20007666 <_realloc_r+0x352>
20007638:	f8d1 e004 	ldr.w	lr, [r1, #4]
2000763c:	1d31      	adds	r1, r6, #4
2000763e:	f10b 0018 	add.w	r0, fp, #24
20007642:	f8cb e010 	str.w	lr, [fp, #16]
20007646:	f8d6 e004 	ldr.w	lr, [r6, #4]
2000764a:	1d0e      	adds	r6, r1, #4
2000764c:	2a24      	cmp	r2, #36	; 0x24
2000764e:	f8cb e014 	str.w	lr, [fp, #20]
20007652:	d108      	bne.n	20007666 <_realloc_r+0x352>
20007654:	684a      	ldr	r2, [r1, #4]
20007656:	f10b 0020 	add.w	r0, fp, #32
2000765a:	f8cb 2018 	str.w	r2, [fp, #24]
2000765e:	6872      	ldr	r2, [r6, #4]
20007660:	3608      	adds	r6, #8
20007662:	f8cb 201c 	str.w	r2, [fp, #28]
20007666:	4631      	mov	r1, r6
20007668:	4602      	mov	r2, r0
2000766a:	f851 eb04 	ldr.w	lr, [r1], #4
2000766e:	f842 eb04 	str.w	lr, [r2], #4
20007672:	6876      	ldr	r6, [r6, #4]
20007674:	6046      	str	r6, [r0, #4]
20007676:	6849      	ldr	r1, [r1, #4]
20007678:	6051      	str	r1, [r2, #4]
2000767a:	eb0b 0204 	add.w	r2, fp, r4
2000767e:	ebc4 010c 	rsb	r1, r4, ip
20007682:	f041 0101 	orr.w	r1, r1, #1
20007686:	609a      	str	r2, [r3, #8]
20007688:	6051      	str	r1, [r2, #4]
2000768a:	4638      	mov	r0, r7
2000768c:	f8db 1004 	ldr.w	r1, [fp, #4]
20007690:	f001 0301 	and.w	r3, r1, #1
20007694:	431c      	orrs	r4, r3
20007696:	f8cb 4004 	str.w	r4, [fp, #4]
2000769a:	f7ff f98d 	bl	200069b8 <__malloc_unlock>
2000769e:	e6ea      	b.n	20007476 <_realloc_r+0x162>
200076a0:	6855      	ldr	r5, [r2, #4]
200076a2:	4640      	mov	r0, r8
200076a4:	f108 0808 	add.w	r8, r8, #8
200076a8:	f025 0503 	bic.w	r5, r5, #3
200076ac:	4455      	add	r5, sl
200076ae:	e6cf      	b.n	20007450 <_realloc_r+0x13c>
200076b0:	4631      	mov	r1, r6
200076b2:	4628      	mov	r0, r5
200076b4:	9300      	str	r3, [sp, #0]
200076b6:	f8cd c004 	str.w	ip, [sp, #4]
200076ba:	f7ff f91f 	bl	200068fc <memmove>
200076be:	f8dd c004 	ldr.w	ip, [sp, #4]
200076c2:	9b00      	ldr	r3, [sp, #0]
200076c4:	e7d9      	b.n	2000767a <_realloc_r+0x366>
200076c6:	bf00      	nop

200076c8 <__isinfd>:
200076c8:	4602      	mov	r2, r0
200076ca:	4240      	negs	r0, r0
200076cc:	ea40 0302 	orr.w	r3, r0, r2
200076d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200076d4:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
200076d8:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
200076dc:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
200076e0:	4258      	negs	r0, r3
200076e2:	ea40 0303 	orr.w	r3, r0, r3
200076e6:	17d8      	asrs	r0, r3, #31
200076e8:	3001      	adds	r0, #1
200076ea:	4770      	bx	lr

200076ec <__isnand>:
200076ec:	4602      	mov	r2, r0
200076ee:	4240      	negs	r0, r0
200076f0:	4310      	orrs	r0, r2
200076f2:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200076f6:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
200076fa:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
200076fe:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20007702:	0fc0      	lsrs	r0, r0, #31
20007704:	4770      	bx	lr
20007706:	bf00      	nop

20007708 <_sbrk_r>:
20007708:	b538      	push	{r3, r4, r5, lr}
2000770a:	f249 6448 	movw	r4, #38472	; 0x9648
2000770e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007712:	4605      	mov	r5, r0
20007714:	4608      	mov	r0, r1
20007716:	2300      	movs	r3, #0
20007718:	6023      	str	r3, [r4, #0]
2000771a:	f7f9 fd1b 	bl	20001154 <_sbrk>
2000771e:	f1b0 3fff 	cmp.w	r0, #4294967295
20007722:	d000      	beq.n	20007726 <_sbrk_r+0x1e>
20007724:	bd38      	pop	{r3, r4, r5, pc}
20007726:	6823      	ldr	r3, [r4, #0]
20007728:	2b00      	cmp	r3, #0
2000772a:	d0fb      	beq.n	20007724 <_sbrk_r+0x1c>
2000772c:	602b      	str	r3, [r5, #0]
2000772e:	bd38      	pop	{r3, r4, r5, pc}

20007730 <__sclose>:
20007730:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007734:	f000 b960 	b.w	200079f8 <_close_r>

20007738 <__sseek>:
20007738:	b510      	push	{r4, lr}
2000773a:	460c      	mov	r4, r1
2000773c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20007740:	f000 f9fe 	bl	20007b40 <_lseek_r>
20007744:	89a3      	ldrh	r3, [r4, #12]
20007746:	f1b0 3fff 	cmp.w	r0, #4294967295
2000774a:	bf15      	itete	ne
2000774c:	6560      	strne	r0, [r4, #84]	; 0x54
2000774e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20007752:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20007756:	81a3      	strheq	r3, [r4, #12]
20007758:	bf18      	it	ne
2000775a:	81a3      	strhne	r3, [r4, #12]
2000775c:	bd10      	pop	{r4, pc}
2000775e:	bf00      	nop

20007760 <__swrite>:
20007760:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20007764:	461d      	mov	r5, r3
20007766:	898b      	ldrh	r3, [r1, #12]
20007768:	460c      	mov	r4, r1
2000776a:	4616      	mov	r6, r2
2000776c:	4607      	mov	r7, r0
2000776e:	f413 7f80 	tst.w	r3, #256	; 0x100
20007772:	d006      	beq.n	20007782 <__swrite+0x22>
20007774:	2302      	movs	r3, #2
20007776:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000777a:	2200      	movs	r2, #0
2000777c:	f000 f9e0 	bl	20007b40 <_lseek_r>
20007780:	89a3      	ldrh	r3, [r4, #12]
20007782:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20007786:	4638      	mov	r0, r7
20007788:	81a3      	strh	r3, [r4, #12]
2000778a:	4632      	mov	r2, r6
2000778c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20007790:	462b      	mov	r3, r5
20007792:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20007796:	f7f9 bcb9 	b.w	2000110c <_write_r>
2000779a:	bf00      	nop

2000779c <__sread>:
2000779c:	b510      	push	{r4, lr}
2000779e:	460c      	mov	r4, r1
200077a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200077a4:	f000 f9e2 	bl	20007b6c <_read_r>
200077a8:	2800      	cmp	r0, #0
200077aa:	db03      	blt.n	200077b4 <__sread+0x18>
200077ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
200077ae:	181b      	adds	r3, r3, r0
200077b0:	6563      	str	r3, [r4, #84]	; 0x54
200077b2:	bd10      	pop	{r4, pc}
200077b4:	89a3      	ldrh	r3, [r4, #12]
200077b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200077ba:	81a3      	strh	r3, [r4, #12]
200077bc:	bd10      	pop	{r4, pc}
200077be:	bf00      	nop

200077c0 <strcmp>:
200077c0:	ea80 0201 	eor.w	r2, r0, r1
200077c4:	f012 0f03 	tst.w	r2, #3
200077c8:	d13a      	bne.n	20007840 <strcmp_unaligned>
200077ca:	f010 0203 	ands.w	r2, r0, #3
200077ce:	f020 0003 	bic.w	r0, r0, #3
200077d2:	f021 0103 	bic.w	r1, r1, #3
200077d6:	f850 cb04 	ldr.w	ip, [r0], #4
200077da:	bf08      	it	eq
200077dc:	f851 3b04 	ldreq.w	r3, [r1], #4
200077e0:	d00d      	beq.n	200077fe <strcmp+0x3e>
200077e2:	f082 0203 	eor.w	r2, r2, #3
200077e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200077ea:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
200077ee:	fa23 f202 	lsr.w	r2, r3, r2
200077f2:	f851 3b04 	ldr.w	r3, [r1], #4
200077f6:	ea4c 0c02 	orr.w	ip, ip, r2
200077fa:	ea43 0302 	orr.w	r3, r3, r2
200077fe:	bf00      	nop
20007800:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20007804:	459c      	cmp	ip, r3
20007806:	bf01      	itttt	eq
20007808:	ea22 020c 	biceq.w	r2, r2, ip
2000780c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20007810:	f850 cb04 	ldreq.w	ip, [r0], #4
20007814:	f851 3b04 	ldreq.w	r3, [r1], #4
20007818:	d0f2      	beq.n	20007800 <strcmp+0x40>
2000781a:	ea4f 600c 	mov.w	r0, ip, lsl #24
2000781e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20007822:	2801      	cmp	r0, #1
20007824:	bf28      	it	cs
20007826:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
2000782a:	bf08      	it	eq
2000782c:	0a1b      	lsreq	r3, r3, #8
2000782e:	d0f4      	beq.n	2000781a <strcmp+0x5a>
20007830:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20007834:	ea4f 6010 	mov.w	r0, r0, lsr #24
20007838:	eba0 0003 	sub.w	r0, r0, r3
2000783c:	4770      	bx	lr
2000783e:	bf00      	nop

20007840 <strcmp_unaligned>:
20007840:	f010 0f03 	tst.w	r0, #3
20007844:	d00a      	beq.n	2000785c <strcmp_unaligned+0x1c>
20007846:	f810 2b01 	ldrb.w	r2, [r0], #1
2000784a:	f811 3b01 	ldrb.w	r3, [r1], #1
2000784e:	2a01      	cmp	r2, #1
20007850:	bf28      	it	cs
20007852:	429a      	cmpcs	r2, r3
20007854:	d0f4      	beq.n	20007840 <strcmp_unaligned>
20007856:	eba2 0003 	sub.w	r0, r2, r3
2000785a:	4770      	bx	lr
2000785c:	f84d 5d04 	str.w	r5, [sp, #-4]!
20007860:	f84d 4d04 	str.w	r4, [sp, #-4]!
20007864:	f04f 0201 	mov.w	r2, #1
20007868:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
2000786c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20007870:	f001 0c03 	and.w	ip, r1, #3
20007874:	f021 0103 	bic.w	r1, r1, #3
20007878:	f850 4b04 	ldr.w	r4, [r0], #4
2000787c:	f851 5b04 	ldr.w	r5, [r1], #4
20007880:	f1bc 0f02 	cmp.w	ip, #2
20007884:	d026      	beq.n	200078d4 <strcmp_unaligned+0x94>
20007886:	d84b      	bhi.n	20007920 <strcmp_unaligned+0xe0>
20007888:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
2000788c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20007890:	eba4 0302 	sub.w	r3, r4, r2
20007894:	ea23 0304 	bic.w	r3, r3, r4
20007898:	d10d      	bne.n	200078b6 <strcmp_unaligned+0x76>
2000789a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000789e:	bf08      	it	eq
200078a0:	f851 5b04 	ldreq.w	r5, [r1], #4
200078a4:	d10a      	bne.n	200078bc <strcmp_unaligned+0x7c>
200078a6:	ea8c 0c04 	eor.w	ip, ip, r4
200078aa:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200078ae:	d10c      	bne.n	200078ca <strcmp_unaligned+0x8a>
200078b0:	f850 4b04 	ldr.w	r4, [r0], #4
200078b4:	e7e8      	b.n	20007888 <strcmp_unaligned+0x48>
200078b6:	ea4f 2515 	mov.w	r5, r5, lsr #8
200078ba:	e05c      	b.n	20007976 <strcmp_unaligned+0x136>
200078bc:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200078c0:	d152      	bne.n	20007968 <strcmp_unaligned+0x128>
200078c2:	780d      	ldrb	r5, [r1, #0]
200078c4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200078c8:	e055      	b.n	20007976 <strcmp_unaligned+0x136>
200078ca:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200078ce:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200078d2:	e050      	b.n	20007976 <strcmp_unaligned+0x136>
200078d4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
200078d8:	eba4 0302 	sub.w	r3, r4, r2
200078dc:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
200078e0:	ea23 0304 	bic.w	r3, r3, r4
200078e4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
200078e8:	d117      	bne.n	2000791a <strcmp_unaligned+0xda>
200078ea:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200078ee:	bf08      	it	eq
200078f0:	f851 5b04 	ldreq.w	r5, [r1], #4
200078f4:	d107      	bne.n	20007906 <strcmp_unaligned+0xc6>
200078f6:	ea8c 0c04 	eor.w	ip, ip, r4
200078fa:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
200078fe:	d108      	bne.n	20007912 <strcmp_unaligned+0xd2>
20007900:	f850 4b04 	ldr.w	r4, [r0], #4
20007904:	e7e6      	b.n	200078d4 <strcmp_unaligned+0x94>
20007906:	041b      	lsls	r3, r3, #16
20007908:	d12e      	bne.n	20007968 <strcmp_unaligned+0x128>
2000790a:	880d      	ldrh	r5, [r1, #0]
2000790c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20007910:	e031      	b.n	20007976 <strcmp_unaligned+0x136>
20007912:	ea4f 4505 	mov.w	r5, r5, lsl #16
20007916:	ea4f 4c14 	mov.w	ip, r4, lsr #16
2000791a:	ea4f 4515 	mov.w	r5, r5, lsr #16
2000791e:	e02a      	b.n	20007976 <strcmp_unaligned+0x136>
20007920:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20007924:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20007928:	eba4 0302 	sub.w	r3, r4, r2
2000792c:	ea23 0304 	bic.w	r3, r3, r4
20007930:	d10d      	bne.n	2000794e <strcmp_unaligned+0x10e>
20007932:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20007936:	bf08      	it	eq
20007938:	f851 5b04 	ldreq.w	r5, [r1], #4
2000793c:	d10a      	bne.n	20007954 <strcmp_unaligned+0x114>
2000793e:	ea8c 0c04 	eor.w	ip, ip, r4
20007942:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20007946:	d10a      	bne.n	2000795e <strcmp_unaligned+0x11e>
20007948:	f850 4b04 	ldr.w	r4, [r0], #4
2000794c:	e7e8      	b.n	20007920 <strcmp_unaligned+0xe0>
2000794e:	ea4f 6515 	mov.w	r5, r5, lsr #24
20007952:	e010      	b.n	20007976 <strcmp_unaligned+0x136>
20007954:	f014 0fff 	tst.w	r4, #255	; 0xff
20007958:	d006      	beq.n	20007968 <strcmp_unaligned+0x128>
2000795a:	f851 5b04 	ldr.w	r5, [r1], #4
2000795e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20007962:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20007966:	e006      	b.n	20007976 <strcmp_unaligned+0x136>
20007968:	f04f 0000 	mov.w	r0, #0
2000796c:	f85d 4b04 	ldr.w	r4, [sp], #4
20007970:	f85d 5b04 	ldr.w	r5, [sp], #4
20007974:	4770      	bx	lr
20007976:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
2000797a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
2000797e:	2801      	cmp	r0, #1
20007980:	bf28      	it	cs
20007982:	4290      	cmpcs	r0, r2
20007984:	bf04      	itt	eq
20007986:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
2000798a:	0a2d      	lsreq	r5, r5, #8
2000798c:	d0f3      	beq.n	20007976 <strcmp_unaligned+0x136>
2000798e:	eba2 0000 	sub.w	r0, r2, r0
20007992:	f85d 4b04 	ldr.w	r4, [sp], #4
20007996:	f85d 5b04 	ldr.w	r5, [sp], #4
2000799a:	4770      	bx	lr

2000799c <_calloc_r>:
2000799c:	b538      	push	{r3, r4, r5, lr}
2000799e:	fb01 f102 	mul.w	r1, r1, r2
200079a2:	f7fe fc9f 	bl	200062e4 <_malloc_r>
200079a6:	4604      	mov	r4, r0
200079a8:	b1f8      	cbz	r0, 200079ea <_calloc_r+0x4e>
200079aa:	f850 2c04 	ldr.w	r2, [r0, #-4]
200079ae:	f022 0203 	bic.w	r2, r2, #3
200079b2:	3a04      	subs	r2, #4
200079b4:	2a24      	cmp	r2, #36	; 0x24
200079b6:	d81a      	bhi.n	200079ee <_calloc_r+0x52>
200079b8:	2a13      	cmp	r2, #19
200079ba:	4603      	mov	r3, r0
200079bc:	d90f      	bls.n	200079de <_calloc_r+0x42>
200079be:	2100      	movs	r1, #0
200079c0:	f840 1b04 	str.w	r1, [r0], #4
200079c4:	1d03      	adds	r3, r0, #4
200079c6:	2a1b      	cmp	r2, #27
200079c8:	6061      	str	r1, [r4, #4]
200079ca:	d908      	bls.n	200079de <_calloc_r+0x42>
200079cc:	1d1d      	adds	r5, r3, #4
200079ce:	6041      	str	r1, [r0, #4]
200079d0:	6059      	str	r1, [r3, #4]
200079d2:	1d2b      	adds	r3, r5, #4
200079d4:	2a24      	cmp	r2, #36	; 0x24
200079d6:	bf02      	ittt	eq
200079d8:	6069      	streq	r1, [r5, #4]
200079da:	6059      	streq	r1, [r3, #4]
200079dc:	3308      	addeq	r3, #8
200079de:	461a      	mov	r2, r3
200079e0:	2100      	movs	r1, #0
200079e2:	f842 1b04 	str.w	r1, [r2], #4
200079e6:	6059      	str	r1, [r3, #4]
200079e8:	6051      	str	r1, [r2, #4]
200079ea:	4620      	mov	r0, r4
200079ec:	bd38      	pop	{r3, r4, r5, pc}
200079ee:	2100      	movs	r1, #0
200079f0:	f7fb f8f4 	bl	20002bdc <memset>
200079f4:	4620      	mov	r0, r4
200079f6:	bd38      	pop	{r3, r4, r5, pc}

200079f8 <_close_r>:
200079f8:	b538      	push	{r3, r4, r5, lr}
200079fa:	f249 6448 	movw	r4, #38472	; 0x9648
200079fe:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007a02:	4605      	mov	r5, r0
20007a04:	4608      	mov	r0, r1
20007a06:	2300      	movs	r3, #0
20007a08:	6023      	str	r3, [r4, #0]
20007a0a:	f7f9 fb67 	bl	200010dc <_close>
20007a0e:	f1b0 3fff 	cmp.w	r0, #4294967295
20007a12:	d000      	beq.n	20007a16 <_close_r+0x1e>
20007a14:	bd38      	pop	{r3, r4, r5, pc}
20007a16:	6823      	ldr	r3, [r4, #0]
20007a18:	2b00      	cmp	r3, #0
20007a1a:	d0fb      	beq.n	20007a14 <_close_r+0x1c>
20007a1c:	602b      	str	r3, [r5, #0]
20007a1e:	bd38      	pop	{r3, r4, r5, pc}

20007a20 <_fclose_r>:
20007a20:	b570      	push	{r4, r5, r6, lr}
20007a22:	4605      	mov	r5, r0
20007a24:	460c      	mov	r4, r1
20007a26:	2900      	cmp	r1, #0
20007a28:	d04b      	beq.n	20007ac2 <_fclose_r+0xa2>
20007a2a:	f7fd ffa1 	bl	20005970 <__sfp_lock_acquire>
20007a2e:	b115      	cbz	r5, 20007a36 <_fclose_r+0x16>
20007a30:	69ab      	ldr	r3, [r5, #24]
20007a32:	2b00      	cmp	r3, #0
20007a34:	d048      	beq.n	20007ac8 <_fclose_r+0xa8>
20007a36:	f648 3394 	movw	r3, #35732	; 0x8b94
20007a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a3e:	429c      	cmp	r4, r3
20007a40:	bf08      	it	eq
20007a42:	686c      	ldreq	r4, [r5, #4]
20007a44:	d00e      	beq.n	20007a64 <_fclose_r+0x44>
20007a46:	f648 33b4 	movw	r3, #35764	; 0x8bb4
20007a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a4e:	429c      	cmp	r4, r3
20007a50:	bf08      	it	eq
20007a52:	68ac      	ldreq	r4, [r5, #8]
20007a54:	d006      	beq.n	20007a64 <_fclose_r+0x44>
20007a56:	f648 33d4 	movw	r3, #35796	; 0x8bd4
20007a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a5e:	429c      	cmp	r4, r3
20007a60:	bf08      	it	eq
20007a62:	68ec      	ldreq	r4, [r5, #12]
20007a64:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20007a68:	b33e      	cbz	r6, 20007aba <_fclose_r+0x9a>
20007a6a:	4628      	mov	r0, r5
20007a6c:	4621      	mov	r1, r4
20007a6e:	f7fd fec3 	bl	200057f8 <_fflush_r>
20007a72:	6b23      	ldr	r3, [r4, #48]	; 0x30
20007a74:	4606      	mov	r6, r0
20007a76:	b13b      	cbz	r3, 20007a88 <_fclose_r+0x68>
20007a78:	4628      	mov	r0, r5
20007a7a:	6a21      	ldr	r1, [r4, #32]
20007a7c:	4798      	blx	r3
20007a7e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20007a82:	bf28      	it	cs
20007a84:	f04f 36ff 	movcs.w	r6, #4294967295
20007a88:	89a3      	ldrh	r3, [r4, #12]
20007a8a:	f013 0f80 	tst.w	r3, #128	; 0x80
20007a8e:	d11f      	bne.n	20007ad0 <_fclose_r+0xb0>
20007a90:	6b61      	ldr	r1, [r4, #52]	; 0x34
20007a92:	b141      	cbz	r1, 20007aa6 <_fclose_r+0x86>
20007a94:	f104 0344 	add.w	r3, r4, #68	; 0x44
20007a98:	4299      	cmp	r1, r3
20007a9a:	d002      	beq.n	20007aa2 <_fclose_r+0x82>
20007a9c:	4628      	mov	r0, r5
20007a9e:	f7fe f89f 	bl	20005be0 <_free_r>
20007aa2:	2300      	movs	r3, #0
20007aa4:	6363      	str	r3, [r4, #52]	; 0x34
20007aa6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20007aa8:	b121      	cbz	r1, 20007ab4 <_fclose_r+0x94>
20007aaa:	4628      	mov	r0, r5
20007aac:	f7fe f898 	bl	20005be0 <_free_r>
20007ab0:	2300      	movs	r3, #0
20007ab2:	64a3      	str	r3, [r4, #72]	; 0x48
20007ab4:	f04f 0300 	mov.w	r3, #0
20007ab8:	81a3      	strh	r3, [r4, #12]
20007aba:	f7fd ff5b 	bl	20005974 <__sfp_lock_release>
20007abe:	4630      	mov	r0, r6
20007ac0:	bd70      	pop	{r4, r5, r6, pc}
20007ac2:	460e      	mov	r6, r1
20007ac4:	4630      	mov	r0, r6
20007ac6:	bd70      	pop	{r4, r5, r6, pc}
20007ac8:	4628      	mov	r0, r5
20007aca:	f7fe f805 	bl	20005ad8 <__sinit>
20007ace:	e7b2      	b.n	20007a36 <_fclose_r+0x16>
20007ad0:	4628      	mov	r0, r5
20007ad2:	6921      	ldr	r1, [r4, #16]
20007ad4:	f7fe f884 	bl	20005be0 <_free_r>
20007ad8:	e7da      	b.n	20007a90 <_fclose_r+0x70>
20007ada:	bf00      	nop

20007adc <fclose>:
20007adc:	f648 53a8 	movw	r3, #36264	; 0x8da8
20007ae0:	4601      	mov	r1, r0
20007ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007ae6:	6818      	ldr	r0, [r3, #0]
20007ae8:	e79a      	b.n	20007a20 <_fclose_r>
20007aea:	bf00      	nop

20007aec <_fstat_r>:
20007aec:	b538      	push	{r3, r4, r5, lr}
20007aee:	f249 6448 	movw	r4, #38472	; 0x9648
20007af2:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007af6:	4605      	mov	r5, r0
20007af8:	4608      	mov	r0, r1
20007afa:	4611      	mov	r1, r2
20007afc:	2300      	movs	r3, #0
20007afe:	6023      	str	r3, [r4, #0]
20007b00:	f7f9 faf2 	bl	200010e8 <_fstat>
20007b04:	f1b0 3fff 	cmp.w	r0, #4294967295
20007b08:	d000      	beq.n	20007b0c <_fstat_r+0x20>
20007b0a:	bd38      	pop	{r3, r4, r5, pc}
20007b0c:	6823      	ldr	r3, [r4, #0]
20007b0e:	2b00      	cmp	r3, #0
20007b10:	d0fb      	beq.n	20007b0a <_fstat_r+0x1e>
20007b12:	602b      	str	r3, [r5, #0]
20007b14:	bd38      	pop	{r3, r4, r5, pc}
20007b16:	bf00      	nop

20007b18 <_isatty_r>:
20007b18:	b538      	push	{r3, r4, r5, lr}
20007b1a:	f249 6448 	movw	r4, #38472	; 0x9648
20007b1e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007b22:	4605      	mov	r5, r0
20007b24:	4608      	mov	r0, r1
20007b26:	2300      	movs	r3, #0
20007b28:	6023      	str	r3, [r4, #0]
20007b2a:	f7f9 fae3 	bl	200010f4 <_isatty>
20007b2e:	f1b0 3fff 	cmp.w	r0, #4294967295
20007b32:	d000      	beq.n	20007b36 <_isatty_r+0x1e>
20007b34:	bd38      	pop	{r3, r4, r5, pc}
20007b36:	6823      	ldr	r3, [r4, #0]
20007b38:	2b00      	cmp	r3, #0
20007b3a:	d0fb      	beq.n	20007b34 <_isatty_r+0x1c>
20007b3c:	602b      	str	r3, [r5, #0]
20007b3e:	bd38      	pop	{r3, r4, r5, pc}

20007b40 <_lseek_r>:
20007b40:	b538      	push	{r3, r4, r5, lr}
20007b42:	f249 6448 	movw	r4, #38472	; 0x9648
20007b46:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007b4a:	4605      	mov	r5, r0
20007b4c:	4608      	mov	r0, r1
20007b4e:	4611      	mov	r1, r2
20007b50:	461a      	mov	r2, r3
20007b52:	2300      	movs	r3, #0
20007b54:	6023      	str	r3, [r4, #0]
20007b56:	f7f9 fad1 	bl	200010fc <_lseek>
20007b5a:	f1b0 3fff 	cmp.w	r0, #4294967295
20007b5e:	d000      	beq.n	20007b62 <_lseek_r+0x22>
20007b60:	bd38      	pop	{r3, r4, r5, pc}
20007b62:	6823      	ldr	r3, [r4, #0]
20007b64:	2b00      	cmp	r3, #0
20007b66:	d0fb      	beq.n	20007b60 <_lseek_r+0x20>
20007b68:	602b      	str	r3, [r5, #0]
20007b6a:	bd38      	pop	{r3, r4, r5, pc}

20007b6c <_read_r>:
20007b6c:	b538      	push	{r3, r4, r5, lr}
20007b6e:	f249 6448 	movw	r4, #38472	; 0x9648
20007b72:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007b76:	4605      	mov	r5, r0
20007b78:	4608      	mov	r0, r1
20007b7a:	4611      	mov	r1, r2
20007b7c:	461a      	mov	r2, r3
20007b7e:	2300      	movs	r3, #0
20007b80:	6023      	str	r3, [r4, #0]
20007b82:	f7f9 fabf 	bl	20001104 <_read>
20007b86:	f1b0 3fff 	cmp.w	r0, #4294967295
20007b8a:	d000      	beq.n	20007b8e <_read_r+0x22>
20007b8c:	bd38      	pop	{r3, r4, r5, pc}
20007b8e:	6823      	ldr	r3, [r4, #0]
20007b90:	2b00      	cmp	r3, #0
20007b92:	d0fb      	beq.n	20007b8c <_read_r+0x20>
20007b94:	602b      	str	r3, [r5, #0]
20007b96:	bd38      	pop	{r3, r4, r5, pc}

20007b98 <__aeabi_uidiv>:
20007b98:	1e4a      	subs	r2, r1, #1
20007b9a:	bf08      	it	eq
20007b9c:	4770      	bxeq	lr
20007b9e:	f0c0 8124 	bcc.w	20007dea <__aeabi_uidiv+0x252>
20007ba2:	4288      	cmp	r0, r1
20007ba4:	f240 8116 	bls.w	20007dd4 <__aeabi_uidiv+0x23c>
20007ba8:	4211      	tst	r1, r2
20007baa:	f000 8117 	beq.w	20007ddc <__aeabi_uidiv+0x244>
20007bae:	fab0 f380 	clz	r3, r0
20007bb2:	fab1 f281 	clz	r2, r1
20007bb6:	eba2 0303 	sub.w	r3, r2, r3
20007bba:	f1c3 031f 	rsb	r3, r3, #31
20007bbe:	a204      	add	r2, pc, #16	; (adr r2, 20007bd0 <__aeabi_uidiv+0x38>)
20007bc0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20007bc4:	f04f 0200 	mov.w	r2, #0
20007bc8:	469f      	mov	pc, r3
20007bca:	bf00      	nop
20007bcc:	f3af 8000 	nop.w
20007bd0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20007bd4:	bf00      	nop
20007bd6:	eb42 0202 	adc.w	r2, r2, r2
20007bda:	bf28      	it	cs
20007bdc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20007be0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20007be4:	bf00      	nop
20007be6:	eb42 0202 	adc.w	r2, r2, r2
20007bea:	bf28      	it	cs
20007bec:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20007bf0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20007bf4:	bf00      	nop
20007bf6:	eb42 0202 	adc.w	r2, r2, r2
20007bfa:	bf28      	it	cs
20007bfc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20007c00:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20007c04:	bf00      	nop
20007c06:	eb42 0202 	adc.w	r2, r2, r2
20007c0a:	bf28      	it	cs
20007c0c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007c10:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
20007c14:	bf00      	nop
20007c16:	eb42 0202 	adc.w	r2, r2, r2
20007c1a:	bf28      	it	cs
20007c1c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007c20:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
20007c24:	bf00      	nop
20007c26:	eb42 0202 	adc.w	r2, r2, r2
20007c2a:	bf28      	it	cs
20007c2c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007c30:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
20007c34:	bf00      	nop
20007c36:	eb42 0202 	adc.w	r2, r2, r2
20007c3a:	bf28      	it	cs
20007c3c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007c40:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
20007c44:	bf00      	nop
20007c46:	eb42 0202 	adc.w	r2, r2, r2
20007c4a:	bf28      	it	cs
20007c4c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007c50:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
20007c54:	bf00      	nop
20007c56:	eb42 0202 	adc.w	r2, r2, r2
20007c5a:	bf28      	it	cs
20007c5c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
20007c60:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
20007c64:	bf00      	nop
20007c66:	eb42 0202 	adc.w	r2, r2, r2
20007c6a:	bf28      	it	cs
20007c6c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007c70:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20007c74:	bf00      	nop
20007c76:	eb42 0202 	adc.w	r2, r2, r2
20007c7a:	bf28      	it	cs
20007c7c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007c80:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20007c84:	bf00      	nop
20007c86:	eb42 0202 	adc.w	r2, r2, r2
20007c8a:	bf28      	it	cs
20007c8c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20007c90:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20007c94:	bf00      	nop
20007c96:	eb42 0202 	adc.w	r2, r2, r2
20007c9a:	bf28      	it	cs
20007c9c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20007ca0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20007ca4:	bf00      	nop
20007ca6:	eb42 0202 	adc.w	r2, r2, r2
20007caa:	bf28      	it	cs
20007cac:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20007cb0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20007cb4:	bf00      	nop
20007cb6:	eb42 0202 	adc.w	r2, r2, r2
20007cba:	bf28      	it	cs
20007cbc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20007cc0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20007cc4:	bf00      	nop
20007cc6:	eb42 0202 	adc.w	r2, r2, r2
20007cca:	bf28      	it	cs
20007ccc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20007cd0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20007cd4:	bf00      	nop
20007cd6:	eb42 0202 	adc.w	r2, r2, r2
20007cda:	bf28      	it	cs
20007cdc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20007ce0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20007ce4:	bf00      	nop
20007ce6:	eb42 0202 	adc.w	r2, r2, r2
20007cea:	bf28      	it	cs
20007cec:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20007cf0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20007cf4:	bf00      	nop
20007cf6:	eb42 0202 	adc.w	r2, r2, r2
20007cfa:	bf28      	it	cs
20007cfc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20007d00:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20007d04:	bf00      	nop
20007d06:	eb42 0202 	adc.w	r2, r2, r2
20007d0a:	bf28      	it	cs
20007d0c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007d10:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
20007d14:	bf00      	nop
20007d16:	eb42 0202 	adc.w	r2, r2, r2
20007d1a:	bf28      	it	cs
20007d1c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007d20:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
20007d24:	bf00      	nop
20007d26:	eb42 0202 	adc.w	r2, r2, r2
20007d2a:	bf28      	it	cs
20007d2c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007d30:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
20007d34:	bf00      	nop
20007d36:	eb42 0202 	adc.w	r2, r2, r2
20007d3a:	bf28      	it	cs
20007d3c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007d40:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
20007d44:	bf00      	nop
20007d46:	eb42 0202 	adc.w	r2, r2, r2
20007d4a:	bf28      	it	cs
20007d4c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007d50:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
20007d54:	bf00      	nop
20007d56:	eb42 0202 	adc.w	r2, r2, r2
20007d5a:	bf28      	it	cs
20007d5c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
20007d60:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
20007d64:	bf00      	nop
20007d66:	eb42 0202 	adc.w	r2, r2, r2
20007d6a:	bf28      	it	cs
20007d6c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007d70:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20007d74:	bf00      	nop
20007d76:	eb42 0202 	adc.w	r2, r2, r2
20007d7a:	bf28      	it	cs
20007d7c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007d80:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20007d84:	bf00      	nop
20007d86:	eb42 0202 	adc.w	r2, r2, r2
20007d8a:	bf28      	it	cs
20007d8c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20007d90:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20007d94:	bf00      	nop
20007d96:	eb42 0202 	adc.w	r2, r2, r2
20007d9a:	bf28      	it	cs
20007d9c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20007da0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20007da4:	bf00      	nop
20007da6:	eb42 0202 	adc.w	r2, r2, r2
20007daa:	bf28      	it	cs
20007dac:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20007db0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20007db4:	bf00      	nop
20007db6:	eb42 0202 	adc.w	r2, r2, r2
20007dba:	bf28      	it	cs
20007dbc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20007dc0:	ebb0 0f01 	cmp.w	r0, r1
20007dc4:	bf00      	nop
20007dc6:	eb42 0202 	adc.w	r2, r2, r2
20007dca:	bf28      	it	cs
20007dcc:	eba0 0001 	subcs.w	r0, r0, r1
20007dd0:	4610      	mov	r0, r2
20007dd2:	4770      	bx	lr
20007dd4:	bf0c      	ite	eq
20007dd6:	2001      	moveq	r0, #1
20007dd8:	2000      	movne	r0, #0
20007dda:	4770      	bx	lr
20007ddc:	fab1 f281 	clz	r2, r1
20007de0:	f1c2 021f 	rsb	r2, r2, #31
20007de4:	fa20 f002 	lsr.w	r0, r0, r2
20007de8:	4770      	bx	lr
20007dea:	b108      	cbz	r0, 20007df0 <__aeabi_uidiv+0x258>
20007dec:	f04f 30ff 	mov.w	r0, #4294967295
20007df0:	f000 b80e 	b.w	20007e10 <__aeabi_idiv0>

20007df4 <__aeabi_uidivmod>:
20007df4:	2900      	cmp	r1, #0
20007df6:	d0f8      	beq.n	20007dea <__aeabi_uidiv+0x252>
20007df8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20007dfc:	f7ff fecc 	bl	20007b98 <__aeabi_uidiv>
20007e00:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20007e04:	fb02 f300 	mul.w	r3, r2, r0
20007e08:	eba1 0103 	sub.w	r1, r1, r3
20007e0c:	4770      	bx	lr
20007e0e:	bf00      	nop

20007e10 <__aeabi_idiv0>:
20007e10:	4770      	bx	lr
20007e12:	bf00      	nop

20007e14 <__aeabi_drsub>:
20007e14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20007e18:	e002      	b.n	20007e20 <__adddf3>
20007e1a:	bf00      	nop

20007e1c <__aeabi_dsub>:
20007e1c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20007e20 <__adddf3>:
20007e20:	b530      	push	{r4, r5, lr}
20007e22:	ea4f 0441 	mov.w	r4, r1, lsl #1
20007e26:	ea4f 0543 	mov.w	r5, r3, lsl #1
20007e2a:	ea94 0f05 	teq	r4, r5
20007e2e:	bf08      	it	eq
20007e30:	ea90 0f02 	teqeq	r0, r2
20007e34:	bf1f      	itttt	ne
20007e36:	ea54 0c00 	orrsne.w	ip, r4, r0
20007e3a:	ea55 0c02 	orrsne.w	ip, r5, r2
20007e3e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
20007e42:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007e46:	f000 80e2 	beq.w	2000800e <__adddf3+0x1ee>
20007e4a:	ea4f 5454 	mov.w	r4, r4, lsr #21
20007e4e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
20007e52:	bfb8      	it	lt
20007e54:	426d      	neglt	r5, r5
20007e56:	dd0c      	ble.n	20007e72 <__adddf3+0x52>
20007e58:	442c      	add	r4, r5
20007e5a:	ea80 0202 	eor.w	r2, r0, r2
20007e5e:	ea81 0303 	eor.w	r3, r1, r3
20007e62:	ea82 0000 	eor.w	r0, r2, r0
20007e66:	ea83 0101 	eor.w	r1, r3, r1
20007e6a:	ea80 0202 	eor.w	r2, r0, r2
20007e6e:	ea81 0303 	eor.w	r3, r1, r3
20007e72:	2d36      	cmp	r5, #54	; 0x36
20007e74:	bf88      	it	hi
20007e76:	bd30      	pophi	{r4, r5, pc}
20007e78:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007e7c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007e80:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20007e84:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20007e88:	d002      	beq.n	20007e90 <__adddf3+0x70>
20007e8a:	4240      	negs	r0, r0
20007e8c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007e90:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20007e94:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007e98:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
20007e9c:	d002      	beq.n	20007ea4 <__adddf3+0x84>
20007e9e:	4252      	negs	r2, r2
20007ea0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007ea4:	ea94 0f05 	teq	r4, r5
20007ea8:	f000 80a7 	beq.w	20007ffa <__adddf3+0x1da>
20007eac:	f1a4 0401 	sub.w	r4, r4, #1
20007eb0:	f1d5 0e20 	rsbs	lr, r5, #32
20007eb4:	db0d      	blt.n	20007ed2 <__adddf3+0xb2>
20007eb6:	fa02 fc0e 	lsl.w	ip, r2, lr
20007eba:	fa22 f205 	lsr.w	r2, r2, r5
20007ebe:	1880      	adds	r0, r0, r2
20007ec0:	f141 0100 	adc.w	r1, r1, #0
20007ec4:	fa03 f20e 	lsl.w	r2, r3, lr
20007ec8:	1880      	adds	r0, r0, r2
20007eca:	fa43 f305 	asr.w	r3, r3, r5
20007ece:	4159      	adcs	r1, r3
20007ed0:	e00e      	b.n	20007ef0 <__adddf3+0xd0>
20007ed2:	f1a5 0520 	sub.w	r5, r5, #32
20007ed6:	f10e 0e20 	add.w	lr, lr, #32
20007eda:	2a01      	cmp	r2, #1
20007edc:	fa03 fc0e 	lsl.w	ip, r3, lr
20007ee0:	bf28      	it	cs
20007ee2:	f04c 0c02 	orrcs.w	ip, ip, #2
20007ee6:	fa43 f305 	asr.w	r3, r3, r5
20007eea:	18c0      	adds	r0, r0, r3
20007eec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20007ef0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007ef4:	d507      	bpl.n	20007f06 <__adddf3+0xe6>
20007ef6:	f04f 0e00 	mov.w	lr, #0
20007efa:	f1dc 0c00 	rsbs	ip, ip, #0
20007efe:	eb7e 0000 	sbcs.w	r0, lr, r0
20007f02:	eb6e 0101 	sbc.w	r1, lr, r1
20007f06:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20007f0a:	d31b      	bcc.n	20007f44 <__adddf3+0x124>
20007f0c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20007f10:	d30c      	bcc.n	20007f2c <__adddf3+0x10c>
20007f12:	0849      	lsrs	r1, r1, #1
20007f14:	ea5f 0030 	movs.w	r0, r0, rrx
20007f18:	ea4f 0c3c 	mov.w	ip, ip, rrx
20007f1c:	f104 0401 	add.w	r4, r4, #1
20007f20:	ea4f 5244 	mov.w	r2, r4, lsl #21
20007f24:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20007f28:	f080 809a 	bcs.w	20008060 <__adddf3+0x240>
20007f2c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20007f30:	bf08      	it	eq
20007f32:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20007f36:	f150 0000 	adcs.w	r0, r0, #0
20007f3a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007f3e:	ea41 0105 	orr.w	r1, r1, r5
20007f42:	bd30      	pop	{r4, r5, pc}
20007f44:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20007f48:	4140      	adcs	r0, r0
20007f4a:	eb41 0101 	adc.w	r1, r1, r1
20007f4e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007f52:	f1a4 0401 	sub.w	r4, r4, #1
20007f56:	d1e9      	bne.n	20007f2c <__adddf3+0x10c>
20007f58:	f091 0f00 	teq	r1, #0
20007f5c:	bf04      	itt	eq
20007f5e:	4601      	moveq	r1, r0
20007f60:	2000      	moveq	r0, #0
20007f62:	fab1 f381 	clz	r3, r1
20007f66:	bf08      	it	eq
20007f68:	3320      	addeq	r3, #32
20007f6a:	f1a3 030b 	sub.w	r3, r3, #11
20007f6e:	f1b3 0220 	subs.w	r2, r3, #32
20007f72:	da0c      	bge.n	20007f8e <__adddf3+0x16e>
20007f74:	320c      	adds	r2, #12
20007f76:	dd08      	ble.n	20007f8a <__adddf3+0x16a>
20007f78:	f102 0c14 	add.w	ip, r2, #20
20007f7c:	f1c2 020c 	rsb	r2, r2, #12
20007f80:	fa01 f00c 	lsl.w	r0, r1, ip
20007f84:	fa21 f102 	lsr.w	r1, r1, r2
20007f88:	e00c      	b.n	20007fa4 <__adddf3+0x184>
20007f8a:	f102 0214 	add.w	r2, r2, #20
20007f8e:	bfd8      	it	le
20007f90:	f1c2 0c20 	rsble	ip, r2, #32
20007f94:	fa01 f102 	lsl.w	r1, r1, r2
20007f98:	fa20 fc0c 	lsr.w	ip, r0, ip
20007f9c:	bfdc      	itt	le
20007f9e:	ea41 010c 	orrle.w	r1, r1, ip
20007fa2:	4090      	lslle	r0, r2
20007fa4:	1ae4      	subs	r4, r4, r3
20007fa6:	bfa2      	ittt	ge
20007fa8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20007fac:	4329      	orrge	r1, r5
20007fae:	bd30      	popge	{r4, r5, pc}
20007fb0:	ea6f 0404 	mvn.w	r4, r4
20007fb4:	3c1f      	subs	r4, #31
20007fb6:	da1c      	bge.n	20007ff2 <__adddf3+0x1d2>
20007fb8:	340c      	adds	r4, #12
20007fba:	dc0e      	bgt.n	20007fda <__adddf3+0x1ba>
20007fbc:	f104 0414 	add.w	r4, r4, #20
20007fc0:	f1c4 0220 	rsb	r2, r4, #32
20007fc4:	fa20 f004 	lsr.w	r0, r0, r4
20007fc8:	fa01 f302 	lsl.w	r3, r1, r2
20007fcc:	ea40 0003 	orr.w	r0, r0, r3
20007fd0:	fa21 f304 	lsr.w	r3, r1, r4
20007fd4:	ea45 0103 	orr.w	r1, r5, r3
20007fd8:	bd30      	pop	{r4, r5, pc}
20007fda:	f1c4 040c 	rsb	r4, r4, #12
20007fde:	f1c4 0220 	rsb	r2, r4, #32
20007fe2:	fa20 f002 	lsr.w	r0, r0, r2
20007fe6:	fa01 f304 	lsl.w	r3, r1, r4
20007fea:	ea40 0003 	orr.w	r0, r0, r3
20007fee:	4629      	mov	r1, r5
20007ff0:	bd30      	pop	{r4, r5, pc}
20007ff2:	fa21 f004 	lsr.w	r0, r1, r4
20007ff6:	4629      	mov	r1, r5
20007ff8:	bd30      	pop	{r4, r5, pc}
20007ffa:	f094 0f00 	teq	r4, #0
20007ffe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20008002:	bf06      	itte	eq
20008004:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20008008:	3401      	addeq	r4, #1
2000800a:	3d01      	subne	r5, #1
2000800c:	e74e      	b.n	20007eac <__adddf3+0x8c>
2000800e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20008012:	bf18      	it	ne
20008014:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20008018:	d029      	beq.n	2000806e <__adddf3+0x24e>
2000801a:	ea94 0f05 	teq	r4, r5
2000801e:	bf08      	it	eq
20008020:	ea90 0f02 	teqeq	r0, r2
20008024:	d005      	beq.n	20008032 <__adddf3+0x212>
20008026:	ea54 0c00 	orrs.w	ip, r4, r0
2000802a:	bf04      	itt	eq
2000802c:	4619      	moveq	r1, r3
2000802e:	4610      	moveq	r0, r2
20008030:	bd30      	pop	{r4, r5, pc}
20008032:	ea91 0f03 	teq	r1, r3
20008036:	bf1e      	ittt	ne
20008038:	2100      	movne	r1, #0
2000803a:	2000      	movne	r0, #0
2000803c:	bd30      	popne	{r4, r5, pc}
2000803e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
20008042:	d105      	bne.n	20008050 <__adddf3+0x230>
20008044:	0040      	lsls	r0, r0, #1
20008046:	4149      	adcs	r1, r1
20008048:	bf28      	it	cs
2000804a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
2000804e:	bd30      	pop	{r4, r5, pc}
20008050:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
20008054:	bf3c      	itt	cc
20008056:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
2000805a:	bd30      	popcc	{r4, r5, pc}
2000805c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20008060:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
20008064:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20008068:	f04f 0000 	mov.w	r0, #0
2000806c:	bd30      	pop	{r4, r5, pc}
2000806e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20008072:	bf1a      	itte	ne
20008074:	4619      	movne	r1, r3
20008076:	4610      	movne	r0, r2
20008078:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000807c:	bf1c      	itt	ne
2000807e:	460b      	movne	r3, r1
20008080:	4602      	movne	r2, r0
20008082:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20008086:	bf06      	itte	eq
20008088:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000808c:	ea91 0f03 	teqeq	r1, r3
20008090:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20008094:	bd30      	pop	{r4, r5, pc}
20008096:	bf00      	nop

20008098 <__aeabi_ui2d>:
20008098:	f090 0f00 	teq	r0, #0
2000809c:	bf04      	itt	eq
2000809e:	2100      	moveq	r1, #0
200080a0:	4770      	bxeq	lr
200080a2:	b530      	push	{r4, r5, lr}
200080a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200080a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200080ac:	f04f 0500 	mov.w	r5, #0
200080b0:	f04f 0100 	mov.w	r1, #0
200080b4:	e750      	b.n	20007f58 <__adddf3+0x138>
200080b6:	bf00      	nop

200080b8 <__aeabi_i2d>:
200080b8:	f090 0f00 	teq	r0, #0
200080bc:	bf04      	itt	eq
200080be:	2100      	moveq	r1, #0
200080c0:	4770      	bxeq	lr
200080c2:	b530      	push	{r4, r5, lr}
200080c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
200080c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
200080cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
200080d0:	bf48      	it	mi
200080d2:	4240      	negmi	r0, r0
200080d4:	f04f 0100 	mov.w	r1, #0
200080d8:	e73e      	b.n	20007f58 <__adddf3+0x138>
200080da:	bf00      	nop

200080dc <__aeabi_f2d>:
200080dc:	0042      	lsls	r2, r0, #1
200080de:	ea4f 01e2 	mov.w	r1, r2, asr #3
200080e2:	ea4f 0131 	mov.w	r1, r1, rrx
200080e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
200080ea:	bf1f      	itttt	ne
200080ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
200080f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
200080f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
200080f8:	4770      	bxne	lr
200080fa:	f092 0f00 	teq	r2, #0
200080fe:	bf14      	ite	ne
20008100:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20008104:	4770      	bxeq	lr
20008106:	b530      	push	{r4, r5, lr}
20008108:	f44f 7460 	mov.w	r4, #896	; 0x380
2000810c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20008110:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008114:	e720      	b.n	20007f58 <__adddf3+0x138>
20008116:	bf00      	nop

20008118 <__aeabi_ul2d>:
20008118:	ea50 0201 	orrs.w	r2, r0, r1
2000811c:	bf08      	it	eq
2000811e:	4770      	bxeq	lr
20008120:	b530      	push	{r4, r5, lr}
20008122:	f04f 0500 	mov.w	r5, #0
20008126:	e00a      	b.n	2000813e <__aeabi_l2d+0x16>

20008128 <__aeabi_l2d>:
20008128:	ea50 0201 	orrs.w	r2, r0, r1
2000812c:	bf08      	it	eq
2000812e:	4770      	bxeq	lr
20008130:	b530      	push	{r4, r5, lr}
20008132:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
20008136:	d502      	bpl.n	2000813e <__aeabi_l2d+0x16>
20008138:	4240      	negs	r0, r0
2000813a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000813e:	f44f 6480 	mov.w	r4, #1024	; 0x400
20008142:	f104 0432 	add.w	r4, r4, #50	; 0x32
20008146:	ea5f 5c91 	movs.w	ip, r1, lsr #22
2000814a:	f43f aedc 	beq.w	20007f06 <__adddf3+0xe6>
2000814e:	f04f 0203 	mov.w	r2, #3
20008152:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
20008156:	bf18      	it	ne
20008158:	3203      	addne	r2, #3
2000815a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000815e:	bf18      	it	ne
20008160:	3203      	addne	r2, #3
20008162:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
20008166:	f1c2 0320 	rsb	r3, r2, #32
2000816a:	fa00 fc03 	lsl.w	ip, r0, r3
2000816e:	fa20 f002 	lsr.w	r0, r0, r2
20008172:	fa01 fe03 	lsl.w	lr, r1, r3
20008176:	ea40 000e 	orr.w	r0, r0, lr
2000817a:	fa21 f102 	lsr.w	r1, r1, r2
2000817e:	4414      	add	r4, r2
20008180:	e6c1      	b.n	20007f06 <__adddf3+0xe6>
20008182:	bf00      	nop

20008184 <__gedf2>:
20008184:	f04f 3cff 	mov.w	ip, #4294967295
20008188:	e006      	b.n	20008198 <__cmpdf2+0x4>
2000818a:	bf00      	nop

2000818c <__ledf2>:
2000818c:	f04f 0c01 	mov.w	ip, #1
20008190:	e002      	b.n	20008198 <__cmpdf2+0x4>
20008192:	bf00      	nop

20008194 <__cmpdf2>:
20008194:	f04f 0c01 	mov.w	ip, #1
20008198:	f84d cd04 	str.w	ip, [sp, #-4]!
2000819c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200081a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200081a4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200081a8:	bf18      	it	ne
200081aa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200081ae:	d01b      	beq.n	200081e8 <__cmpdf2+0x54>
200081b0:	b001      	add	sp, #4
200081b2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200081b6:	bf0c      	ite	eq
200081b8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
200081bc:	ea91 0f03 	teqne	r1, r3
200081c0:	bf02      	ittt	eq
200081c2:	ea90 0f02 	teqeq	r0, r2
200081c6:	2000      	moveq	r0, #0
200081c8:	4770      	bxeq	lr
200081ca:	f110 0f00 	cmn.w	r0, #0
200081ce:	ea91 0f03 	teq	r1, r3
200081d2:	bf58      	it	pl
200081d4:	4299      	cmppl	r1, r3
200081d6:	bf08      	it	eq
200081d8:	4290      	cmpeq	r0, r2
200081da:	bf2c      	ite	cs
200081dc:	17d8      	asrcs	r0, r3, #31
200081de:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
200081e2:	f040 0001 	orr.w	r0, r0, #1
200081e6:	4770      	bx	lr
200081e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200081ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200081f0:	d102      	bne.n	200081f8 <__cmpdf2+0x64>
200081f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
200081f6:	d107      	bne.n	20008208 <__cmpdf2+0x74>
200081f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200081fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20008200:	d1d6      	bne.n	200081b0 <__cmpdf2+0x1c>
20008202:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20008206:	d0d3      	beq.n	200081b0 <__cmpdf2+0x1c>
20008208:	f85d 0b04 	ldr.w	r0, [sp], #4
2000820c:	4770      	bx	lr
2000820e:	bf00      	nop

20008210 <__aeabi_cdrcmple>:
20008210:	4684      	mov	ip, r0
20008212:	4610      	mov	r0, r2
20008214:	4662      	mov	r2, ip
20008216:	468c      	mov	ip, r1
20008218:	4619      	mov	r1, r3
2000821a:	4663      	mov	r3, ip
2000821c:	e000      	b.n	20008220 <__aeabi_cdcmpeq>
2000821e:	bf00      	nop

20008220 <__aeabi_cdcmpeq>:
20008220:	b501      	push	{r0, lr}
20008222:	f7ff ffb7 	bl	20008194 <__cmpdf2>
20008226:	2800      	cmp	r0, #0
20008228:	bf48      	it	mi
2000822a:	f110 0f00 	cmnmi.w	r0, #0
2000822e:	bd01      	pop	{r0, pc}

20008230 <__aeabi_dcmpeq>:
20008230:	f84d ed08 	str.w	lr, [sp, #-8]!
20008234:	f7ff fff4 	bl	20008220 <__aeabi_cdcmpeq>
20008238:	bf0c      	ite	eq
2000823a:	2001      	moveq	r0, #1
2000823c:	2000      	movne	r0, #0
2000823e:	f85d fb08 	ldr.w	pc, [sp], #8
20008242:	bf00      	nop

20008244 <__aeabi_dcmplt>:
20008244:	f84d ed08 	str.w	lr, [sp, #-8]!
20008248:	f7ff ffea 	bl	20008220 <__aeabi_cdcmpeq>
2000824c:	bf34      	ite	cc
2000824e:	2001      	movcc	r0, #1
20008250:	2000      	movcs	r0, #0
20008252:	f85d fb08 	ldr.w	pc, [sp], #8
20008256:	bf00      	nop

20008258 <__aeabi_dcmple>:
20008258:	f84d ed08 	str.w	lr, [sp, #-8]!
2000825c:	f7ff ffe0 	bl	20008220 <__aeabi_cdcmpeq>
20008260:	bf94      	ite	ls
20008262:	2001      	movls	r0, #1
20008264:	2000      	movhi	r0, #0
20008266:	f85d fb08 	ldr.w	pc, [sp], #8
2000826a:	bf00      	nop

2000826c <__aeabi_dcmpge>:
2000826c:	f84d ed08 	str.w	lr, [sp, #-8]!
20008270:	f7ff ffce 	bl	20008210 <__aeabi_cdrcmple>
20008274:	bf94      	ite	ls
20008276:	2001      	movls	r0, #1
20008278:	2000      	movhi	r0, #0
2000827a:	f85d fb08 	ldr.w	pc, [sp], #8
2000827e:	bf00      	nop

20008280 <__aeabi_dcmpgt>:
20008280:	f84d ed08 	str.w	lr, [sp, #-8]!
20008284:	f7ff ffc4 	bl	20008210 <__aeabi_cdrcmple>
20008288:	bf34      	ite	cc
2000828a:	2001      	movcc	r0, #1
2000828c:	2000      	movcs	r0, #0
2000828e:	f85d fb08 	ldr.w	pc, [sp], #8
20008292:	bf00      	nop

20008294 <__aeabi_d2iz>:
20008294:	ea4f 0241 	mov.w	r2, r1, lsl #1
20008298:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
2000829c:	d215      	bcs.n	200082ca <__aeabi_d2iz+0x36>
2000829e:	d511      	bpl.n	200082c4 <__aeabi_d2iz+0x30>
200082a0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200082a4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200082a8:	d912      	bls.n	200082d0 <__aeabi_d2iz+0x3c>
200082aa:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200082ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200082b2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200082b6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200082ba:	fa23 f002 	lsr.w	r0, r3, r2
200082be:	bf18      	it	ne
200082c0:	4240      	negne	r0, r0
200082c2:	4770      	bx	lr
200082c4:	f04f 0000 	mov.w	r0, #0
200082c8:	4770      	bx	lr
200082ca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
200082ce:	d105      	bne.n	200082dc <__aeabi_d2iz+0x48>
200082d0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
200082d4:	bf08      	it	eq
200082d6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
200082da:	4770      	bx	lr
200082dc:	f04f 0000 	mov.w	r0, #0
200082e0:	4770      	bx	lr
200082e2:	bf00      	nop

200082e4 <__aeabi_uldivmod>:
200082e4:	b94b      	cbnz	r3, 200082fa <__aeabi_uldivmod+0x16>
200082e6:	b942      	cbnz	r2, 200082fa <__aeabi_uldivmod+0x16>
200082e8:	2900      	cmp	r1, #0
200082ea:	bf08      	it	eq
200082ec:	2800      	cmpeq	r0, #0
200082ee:	d002      	beq.n	200082f6 <__aeabi_uldivmod+0x12>
200082f0:	f04f 31ff 	mov.w	r1, #4294967295
200082f4:	4608      	mov	r0, r1
200082f6:	f7ff bd8b 	b.w	20007e10 <__aeabi_idiv0>
200082fa:	b082      	sub	sp, #8
200082fc:	46ec      	mov	ip, sp
200082fe:	e92d 5000 	stmdb	sp!, {ip, lr}
20008302:	f000 f805 	bl	20008310 <__gnu_uldivmod_helper>
20008306:	f8dd e004 	ldr.w	lr, [sp, #4]
2000830a:	b002      	add	sp, #8
2000830c:	bc0c      	pop	{r2, r3}
2000830e:	4770      	bx	lr

20008310 <__gnu_uldivmod_helper>:
20008310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008312:	4614      	mov	r4, r2
20008314:	461d      	mov	r5, r3
20008316:	4606      	mov	r6, r0
20008318:	460f      	mov	r7, r1
2000831a:	f000 f9d7 	bl	200086cc <__udivdi3>
2000831e:	fb00 f505 	mul.w	r5, r0, r5
20008322:	fba0 2304 	umull	r2, r3, r0, r4
20008326:	fb04 5401 	mla	r4, r4, r1, r5
2000832a:	18e3      	adds	r3, r4, r3
2000832c:	1ab6      	subs	r6, r6, r2
2000832e:	eb67 0703 	sbc.w	r7, r7, r3
20008332:	9b06      	ldr	r3, [sp, #24]
20008334:	e9c3 6700 	strd	r6, r7, [r3]
20008338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
2000833a:	bf00      	nop

2000833c <__gnu_ldivmod_helper>:
2000833c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000833e:	4614      	mov	r4, r2
20008340:	461d      	mov	r5, r3
20008342:	4606      	mov	r6, r0
20008344:	460f      	mov	r7, r1
20008346:	f000 f80f 	bl	20008368 <__divdi3>
2000834a:	fb00 f505 	mul.w	r5, r0, r5
2000834e:	fba0 2304 	umull	r2, r3, r0, r4
20008352:	fb04 5401 	mla	r4, r4, r1, r5
20008356:	18e3      	adds	r3, r4, r3
20008358:	1ab6      	subs	r6, r6, r2
2000835a:	eb67 0703 	sbc.w	r7, r7, r3
2000835e:	9b06      	ldr	r3, [sp, #24]
20008360:	e9c3 6700 	strd	r6, r7, [r3]
20008364:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20008366:	bf00      	nop

20008368 <__divdi3>:
20008368:	2900      	cmp	r1, #0
2000836a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000836e:	b085      	sub	sp, #20
20008370:	f2c0 80c8 	blt.w	20008504 <__divdi3+0x19c>
20008374:	2600      	movs	r6, #0
20008376:	2b00      	cmp	r3, #0
20008378:	f2c0 80bf 	blt.w	200084fa <__divdi3+0x192>
2000837c:	4689      	mov	r9, r1
2000837e:	4614      	mov	r4, r2
20008380:	4605      	mov	r5, r0
20008382:	469b      	mov	fp, r3
20008384:	2b00      	cmp	r3, #0
20008386:	d14a      	bne.n	2000841e <__divdi3+0xb6>
20008388:	428a      	cmp	r2, r1
2000838a:	d957      	bls.n	2000843c <__divdi3+0xd4>
2000838c:	fab2 f382 	clz	r3, r2
20008390:	b153      	cbz	r3, 200083a8 <__divdi3+0x40>
20008392:	f1c3 0020 	rsb	r0, r3, #32
20008396:	fa01 f903 	lsl.w	r9, r1, r3
2000839a:	fa25 f800 	lsr.w	r8, r5, r0
2000839e:	fa12 f403 	lsls.w	r4, r2, r3
200083a2:	409d      	lsls	r5, r3
200083a4:	ea48 0909 	orr.w	r9, r8, r9
200083a8:	0c27      	lsrs	r7, r4, #16
200083aa:	4648      	mov	r0, r9
200083ac:	4639      	mov	r1, r7
200083ae:	fa1f fb84 	uxth.w	fp, r4
200083b2:	f7ff fbf1 	bl	20007b98 <__aeabi_uidiv>
200083b6:	4639      	mov	r1, r7
200083b8:	4682      	mov	sl, r0
200083ba:	4648      	mov	r0, r9
200083bc:	f7ff fd1a 	bl	20007df4 <__aeabi_uidivmod>
200083c0:	0c2a      	lsrs	r2, r5, #16
200083c2:	fb0b f30a 	mul.w	r3, fp, sl
200083c6:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
200083ca:	454b      	cmp	r3, r9
200083cc:	d909      	bls.n	200083e2 <__divdi3+0x7a>
200083ce:	eb19 0904 	adds.w	r9, r9, r4
200083d2:	f10a 3aff 	add.w	sl, sl, #4294967295
200083d6:	d204      	bcs.n	200083e2 <__divdi3+0x7a>
200083d8:	454b      	cmp	r3, r9
200083da:	bf84      	itt	hi
200083dc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
200083e0:	44a1      	addhi	r9, r4
200083e2:	ebc3 0909 	rsb	r9, r3, r9
200083e6:	4639      	mov	r1, r7
200083e8:	4648      	mov	r0, r9
200083ea:	b2ad      	uxth	r5, r5
200083ec:	f7ff fbd4 	bl	20007b98 <__aeabi_uidiv>
200083f0:	4639      	mov	r1, r7
200083f2:	4680      	mov	r8, r0
200083f4:	4648      	mov	r0, r9
200083f6:	f7ff fcfd 	bl	20007df4 <__aeabi_uidivmod>
200083fa:	fb0b fb08 	mul.w	fp, fp, r8
200083fe:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20008402:	45ab      	cmp	fp, r5
20008404:	d907      	bls.n	20008416 <__divdi3+0xae>
20008406:	192d      	adds	r5, r5, r4
20008408:	f108 38ff 	add.w	r8, r8, #4294967295
2000840c:	d203      	bcs.n	20008416 <__divdi3+0xae>
2000840e:	45ab      	cmp	fp, r5
20008410:	bf88      	it	hi
20008412:	f108 38ff 	addhi.w	r8, r8, #4294967295
20008416:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
2000841a:	2700      	movs	r7, #0
2000841c:	e003      	b.n	20008426 <__divdi3+0xbe>
2000841e:	428b      	cmp	r3, r1
20008420:	d957      	bls.n	200084d2 <__divdi3+0x16a>
20008422:	2700      	movs	r7, #0
20008424:	46b8      	mov	r8, r7
20008426:	4642      	mov	r2, r8
20008428:	463b      	mov	r3, r7
2000842a:	b116      	cbz	r6, 20008432 <__divdi3+0xca>
2000842c:	4252      	negs	r2, r2
2000842e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008432:	4619      	mov	r1, r3
20008434:	4610      	mov	r0, r2
20008436:	b005      	add	sp, #20
20008438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000843c:	b922      	cbnz	r2, 20008448 <__divdi3+0xe0>
2000843e:	4611      	mov	r1, r2
20008440:	2001      	movs	r0, #1
20008442:	f7ff fba9 	bl	20007b98 <__aeabi_uidiv>
20008446:	4604      	mov	r4, r0
20008448:	fab4 f884 	clz	r8, r4
2000844c:	f1b8 0f00 	cmp.w	r8, #0
20008450:	d15e      	bne.n	20008510 <__divdi3+0x1a8>
20008452:	ebc4 0809 	rsb	r8, r4, r9
20008456:	0c27      	lsrs	r7, r4, #16
20008458:	fa1f f984 	uxth.w	r9, r4
2000845c:	2101      	movs	r1, #1
2000845e:	9102      	str	r1, [sp, #8]
20008460:	4639      	mov	r1, r7
20008462:	4640      	mov	r0, r8
20008464:	f7ff fb98 	bl	20007b98 <__aeabi_uidiv>
20008468:	4639      	mov	r1, r7
2000846a:	4682      	mov	sl, r0
2000846c:	4640      	mov	r0, r8
2000846e:	f7ff fcc1 	bl	20007df4 <__aeabi_uidivmod>
20008472:	ea4f 4815 	mov.w	r8, r5, lsr #16
20008476:	fb09 f30a 	mul.w	r3, r9, sl
2000847a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
2000847e:	455b      	cmp	r3, fp
20008480:	d909      	bls.n	20008496 <__divdi3+0x12e>
20008482:	eb1b 0b04 	adds.w	fp, fp, r4
20008486:	f10a 3aff 	add.w	sl, sl, #4294967295
2000848a:	d204      	bcs.n	20008496 <__divdi3+0x12e>
2000848c:	455b      	cmp	r3, fp
2000848e:	bf84      	itt	hi
20008490:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008494:	44a3      	addhi	fp, r4
20008496:	ebc3 0b0b 	rsb	fp, r3, fp
2000849a:	4639      	mov	r1, r7
2000849c:	4658      	mov	r0, fp
2000849e:	b2ad      	uxth	r5, r5
200084a0:	f7ff fb7a 	bl	20007b98 <__aeabi_uidiv>
200084a4:	4639      	mov	r1, r7
200084a6:	4680      	mov	r8, r0
200084a8:	4658      	mov	r0, fp
200084aa:	f7ff fca3 	bl	20007df4 <__aeabi_uidivmod>
200084ae:	fb09 f908 	mul.w	r9, r9, r8
200084b2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
200084b6:	45a9      	cmp	r9, r5
200084b8:	d907      	bls.n	200084ca <__divdi3+0x162>
200084ba:	192d      	adds	r5, r5, r4
200084bc:	f108 38ff 	add.w	r8, r8, #4294967295
200084c0:	d203      	bcs.n	200084ca <__divdi3+0x162>
200084c2:	45a9      	cmp	r9, r5
200084c4:	bf88      	it	hi
200084c6:	f108 38ff 	addhi.w	r8, r8, #4294967295
200084ca:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
200084ce:	9f02      	ldr	r7, [sp, #8]
200084d0:	e7a9      	b.n	20008426 <__divdi3+0xbe>
200084d2:	fab3 f783 	clz	r7, r3
200084d6:	2f00      	cmp	r7, #0
200084d8:	d168      	bne.n	200085ac <__divdi3+0x244>
200084da:	428b      	cmp	r3, r1
200084dc:	bf2c      	ite	cs
200084de:	f04f 0900 	movcs.w	r9, #0
200084e2:	f04f 0901 	movcc.w	r9, #1
200084e6:	4282      	cmp	r2, r0
200084e8:	bf8c      	ite	hi
200084ea:	464c      	movhi	r4, r9
200084ec:	f049 0401 	orrls.w	r4, r9, #1
200084f0:	2c00      	cmp	r4, #0
200084f2:	d096      	beq.n	20008422 <__divdi3+0xba>
200084f4:	f04f 0801 	mov.w	r8, #1
200084f8:	e795      	b.n	20008426 <__divdi3+0xbe>
200084fa:	4252      	negs	r2, r2
200084fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20008500:	43f6      	mvns	r6, r6
20008502:	e73b      	b.n	2000837c <__divdi3+0x14>
20008504:	4240      	negs	r0, r0
20008506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
2000850a:	f04f 36ff 	mov.w	r6, #4294967295
2000850e:	e732      	b.n	20008376 <__divdi3+0xe>
20008510:	fa04 f408 	lsl.w	r4, r4, r8
20008514:	f1c8 0720 	rsb	r7, r8, #32
20008518:	fa35 f307 	lsrs.w	r3, r5, r7
2000851c:	fa29 fa07 	lsr.w	sl, r9, r7
20008520:	0c27      	lsrs	r7, r4, #16
20008522:	fa09 fb08 	lsl.w	fp, r9, r8
20008526:	4639      	mov	r1, r7
20008528:	4650      	mov	r0, sl
2000852a:	ea43 020b 	orr.w	r2, r3, fp
2000852e:	9202      	str	r2, [sp, #8]
20008530:	f7ff fb32 	bl	20007b98 <__aeabi_uidiv>
20008534:	4639      	mov	r1, r7
20008536:	fa1f f984 	uxth.w	r9, r4
2000853a:	4683      	mov	fp, r0
2000853c:	4650      	mov	r0, sl
2000853e:	f7ff fc59 	bl	20007df4 <__aeabi_uidivmod>
20008542:	9802      	ldr	r0, [sp, #8]
20008544:	fb09 f20b 	mul.w	r2, r9, fp
20008548:	0c03      	lsrs	r3, r0, #16
2000854a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
2000854e:	429a      	cmp	r2, r3
20008550:	d904      	bls.n	2000855c <__divdi3+0x1f4>
20008552:	191b      	adds	r3, r3, r4
20008554:	f10b 3bff 	add.w	fp, fp, #4294967295
20008558:	f0c0 80b1 	bcc.w	200086be <__divdi3+0x356>
2000855c:	1a9b      	subs	r3, r3, r2
2000855e:	4639      	mov	r1, r7
20008560:	4618      	mov	r0, r3
20008562:	9301      	str	r3, [sp, #4]
20008564:	f7ff fb18 	bl	20007b98 <__aeabi_uidiv>
20008568:	9901      	ldr	r1, [sp, #4]
2000856a:	4682      	mov	sl, r0
2000856c:	4608      	mov	r0, r1
2000856e:	4639      	mov	r1, r7
20008570:	f7ff fc40 	bl	20007df4 <__aeabi_uidivmod>
20008574:	f8dd c008 	ldr.w	ip, [sp, #8]
20008578:	fb09 f30a 	mul.w	r3, r9, sl
2000857c:	fa1f f08c 	uxth.w	r0, ip
20008580:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20008584:	4293      	cmp	r3, r2
20008586:	d908      	bls.n	2000859a <__divdi3+0x232>
20008588:	1912      	adds	r2, r2, r4
2000858a:	f10a 3aff 	add.w	sl, sl, #4294967295
2000858e:	d204      	bcs.n	2000859a <__divdi3+0x232>
20008590:	4293      	cmp	r3, r2
20008592:	bf84      	itt	hi
20008594:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20008598:	1912      	addhi	r2, r2, r4
2000859a:	fa05 f508 	lsl.w	r5, r5, r8
2000859e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
200085a2:	ebc3 0802 	rsb	r8, r3, r2
200085a6:	f8cd e008 	str.w	lr, [sp, #8]
200085aa:	e759      	b.n	20008460 <__divdi3+0xf8>
200085ac:	f1c7 0020 	rsb	r0, r7, #32
200085b0:	fa03 fa07 	lsl.w	sl, r3, r7
200085b4:	40c2      	lsrs	r2, r0
200085b6:	fa35 f300 	lsrs.w	r3, r5, r0
200085ba:	ea42 0b0a 	orr.w	fp, r2, sl
200085be:	fa21 f800 	lsr.w	r8, r1, r0
200085c2:	fa01 f907 	lsl.w	r9, r1, r7
200085c6:	4640      	mov	r0, r8
200085c8:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
200085cc:	ea43 0109 	orr.w	r1, r3, r9
200085d0:	9102      	str	r1, [sp, #8]
200085d2:	4651      	mov	r1, sl
200085d4:	fa1f f28b 	uxth.w	r2, fp
200085d8:	9203      	str	r2, [sp, #12]
200085da:	f7ff fadd 	bl	20007b98 <__aeabi_uidiv>
200085de:	4651      	mov	r1, sl
200085e0:	4681      	mov	r9, r0
200085e2:	4640      	mov	r0, r8
200085e4:	f7ff fc06 	bl	20007df4 <__aeabi_uidivmod>
200085e8:	9b03      	ldr	r3, [sp, #12]
200085ea:	f8dd c008 	ldr.w	ip, [sp, #8]
200085ee:	fb03 f209 	mul.w	r2, r3, r9
200085f2:	ea4f 401c 	mov.w	r0, ip, lsr #16
200085f6:	fa14 f307 	lsls.w	r3, r4, r7
200085fa:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
200085fe:	42a2      	cmp	r2, r4
20008600:	d904      	bls.n	2000860c <__divdi3+0x2a4>
20008602:	eb14 040b 	adds.w	r4, r4, fp
20008606:	f109 39ff 	add.w	r9, r9, #4294967295
2000860a:	d352      	bcc.n	200086b2 <__divdi3+0x34a>
2000860c:	1aa4      	subs	r4, r4, r2
2000860e:	4651      	mov	r1, sl
20008610:	4620      	mov	r0, r4
20008612:	9301      	str	r3, [sp, #4]
20008614:	f7ff fac0 	bl	20007b98 <__aeabi_uidiv>
20008618:	4651      	mov	r1, sl
2000861a:	4680      	mov	r8, r0
2000861c:	4620      	mov	r0, r4
2000861e:	f7ff fbe9 	bl	20007df4 <__aeabi_uidivmod>
20008622:	9803      	ldr	r0, [sp, #12]
20008624:	f8dd c008 	ldr.w	ip, [sp, #8]
20008628:	fb00 f208 	mul.w	r2, r0, r8
2000862c:	fa1f f38c 	uxth.w	r3, ip
20008630:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20008634:	9b01      	ldr	r3, [sp, #4]
20008636:	4282      	cmp	r2, r0
20008638:	d904      	bls.n	20008644 <__divdi3+0x2dc>
2000863a:	eb10 000b 	adds.w	r0, r0, fp
2000863e:	f108 38ff 	add.w	r8, r8, #4294967295
20008642:	d330      	bcc.n	200086a6 <__divdi3+0x33e>
20008644:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20008648:	fa1f fc83 	uxth.w	ip, r3
2000864c:	0c1b      	lsrs	r3, r3, #16
2000864e:	1a80      	subs	r0, r0, r2
20008650:	fa1f fe88 	uxth.w	lr, r8
20008654:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20008658:	fb0c f90e 	mul.w	r9, ip, lr
2000865c:	fb0c fc0a 	mul.w	ip, ip, sl
20008660:	fb03 c10e 	mla	r1, r3, lr, ip
20008664:	fb03 f20a 	mul.w	r2, r3, sl
20008668:	eb01 4119 	add.w	r1, r1, r9, lsr #16
2000866c:	458c      	cmp	ip, r1
2000866e:	bf88      	it	hi
20008670:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20008674:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20008678:	4570      	cmp	r0, lr
2000867a:	d310      	bcc.n	2000869e <__divdi3+0x336>
2000867c:	fa1f f989 	uxth.w	r9, r9
20008680:	fa05 f707 	lsl.w	r7, r5, r7
20008684:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20008688:	bf14      	ite	ne
2000868a:	2200      	movne	r2, #0
2000868c:	2201      	moveq	r2, #1
2000868e:	4287      	cmp	r7, r0
20008690:	bf2c      	ite	cs
20008692:	2700      	movcs	r7, #0
20008694:	f002 0701 	andcc.w	r7, r2, #1
20008698:	2f00      	cmp	r7, #0
2000869a:	f43f aec4 	beq.w	20008426 <__divdi3+0xbe>
2000869e:	f108 38ff 	add.w	r8, r8, #4294967295
200086a2:	2700      	movs	r7, #0
200086a4:	e6bf      	b.n	20008426 <__divdi3+0xbe>
200086a6:	4282      	cmp	r2, r0
200086a8:	bf84      	itt	hi
200086aa:	4458      	addhi	r0, fp
200086ac:	f108 38ff 	addhi.w	r8, r8, #4294967295
200086b0:	e7c8      	b.n	20008644 <__divdi3+0x2dc>
200086b2:	42a2      	cmp	r2, r4
200086b4:	bf84      	itt	hi
200086b6:	f109 39ff 	addhi.w	r9, r9, #4294967295
200086ba:	445c      	addhi	r4, fp
200086bc:	e7a6      	b.n	2000860c <__divdi3+0x2a4>
200086be:	429a      	cmp	r2, r3
200086c0:	bf84      	itt	hi
200086c2:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200086c6:	191b      	addhi	r3, r3, r4
200086c8:	e748      	b.n	2000855c <__divdi3+0x1f4>
200086ca:	bf00      	nop

200086cc <__udivdi3>:
200086cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200086d0:	460c      	mov	r4, r1
200086d2:	b083      	sub	sp, #12
200086d4:	4680      	mov	r8, r0
200086d6:	4616      	mov	r6, r2
200086d8:	4689      	mov	r9, r1
200086da:	461f      	mov	r7, r3
200086dc:	4615      	mov	r5, r2
200086de:	468a      	mov	sl, r1
200086e0:	2b00      	cmp	r3, #0
200086e2:	d14b      	bne.n	2000877c <__udivdi3+0xb0>
200086e4:	428a      	cmp	r2, r1
200086e6:	d95c      	bls.n	200087a2 <__udivdi3+0xd6>
200086e8:	fab2 f382 	clz	r3, r2
200086ec:	b15b      	cbz	r3, 20008706 <__udivdi3+0x3a>
200086ee:	f1c3 0020 	rsb	r0, r3, #32
200086f2:	fa01 fa03 	lsl.w	sl, r1, r3
200086f6:	fa28 f200 	lsr.w	r2, r8, r0
200086fa:	fa16 f503 	lsls.w	r5, r6, r3
200086fe:	fa08 f803 	lsl.w	r8, r8, r3
20008702:	ea42 0a0a 	orr.w	sl, r2, sl
20008706:	0c2e      	lsrs	r6, r5, #16
20008708:	4650      	mov	r0, sl
2000870a:	4631      	mov	r1, r6
2000870c:	b2af      	uxth	r7, r5
2000870e:	f7ff fa43 	bl	20007b98 <__aeabi_uidiv>
20008712:	4631      	mov	r1, r6
20008714:	ea4f 4418 	mov.w	r4, r8, lsr #16
20008718:	4681      	mov	r9, r0
2000871a:	4650      	mov	r0, sl
2000871c:	f7ff fb6a 	bl	20007df4 <__aeabi_uidivmod>
20008720:	fb07 f309 	mul.w	r3, r7, r9
20008724:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20008728:	4553      	cmp	r3, sl
2000872a:	d909      	bls.n	20008740 <__udivdi3+0x74>
2000872c:	eb1a 0a05 	adds.w	sl, sl, r5
20008730:	f109 39ff 	add.w	r9, r9, #4294967295
20008734:	d204      	bcs.n	20008740 <__udivdi3+0x74>
20008736:	4553      	cmp	r3, sl
20008738:	bf84      	itt	hi
2000873a:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000873e:	44aa      	addhi	sl, r5
20008740:	ebc3 0a0a 	rsb	sl, r3, sl
20008744:	4631      	mov	r1, r6
20008746:	4650      	mov	r0, sl
20008748:	fa1f f888 	uxth.w	r8, r8
2000874c:	f7ff fa24 	bl	20007b98 <__aeabi_uidiv>
20008750:	4631      	mov	r1, r6
20008752:	4604      	mov	r4, r0
20008754:	4650      	mov	r0, sl
20008756:	f7ff fb4d 	bl	20007df4 <__aeabi_uidivmod>
2000875a:	fb07 f704 	mul.w	r7, r7, r4
2000875e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008762:	4547      	cmp	r7, r8
20008764:	d906      	bls.n	20008774 <__udivdi3+0xa8>
20008766:	3c01      	subs	r4, #1
20008768:	eb18 0805 	adds.w	r8, r8, r5
2000876c:	d202      	bcs.n	20008774 <__udivdi3+0xa8>
2000876e:	4547      	cmp	r7, r8
20008770:	bf88      	it	hi
20008772:	3c01      	subhi	r4, #1
20008774:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008778:	2600      	movs	r6, #0
2000877a:	e05c      	b.n	20008836 <__udivdi3+0x16a>
2000877c:	428b      	cmp	r3, r1
2000877e:	d858      	bhi.n	20008832 <__udivdi3+0x166>
20008780:	fab3 f683 	clz	r6, r3
20008784:	2e00      	cmp	r6, #0
20008786:	d15b      	bne.n	20008840 <__udivdi3+0x174>
20008788:	428b      	cmp	r3, r1
2000878a:	bf2c      	ite	cs
2000878c:	2200      	movcs	r2, #0
2000878e:	2201      	movcc	r2, #1
20008790:	4285      	cmp	r5, r0
20008792:	bf8c      	ite	hi
20008794:	4615      	movhi	r5, r2
20008796:	f042 0501 	orrls.w	r5, r2, #1
2000879a:	2d00      	cmp	r5, #0
2000879c:	d049      	beq.n	20008832 <__udivdi3+0x166>
2000879e:	2401      	movs	r4, #1
200087a0:	e049      	b.n	20008836 <__udivdi3+0x16a>
200087a2:	b922      	cbnz	r2, 200087ae <__udivdi3+0xe2>
200087a4:	4611      	mov	r1, r2
200087a6:	2001      	movs	r0, #1
200087a8:	f7ff f9f6 	bl	20007b98 <__aeabi_uidiv>
200087ac:	4605      	mov	r5, r0
200087ae:	fab5 f685 	clz	r6, r5
200087b2:	2e00      	cmp	r6, #0
200087b4:	f040 80ba 	bne.w	2000892c <__udivdi3+0x260>
200087b8:	1b64      	subs	r4, r4, r5
200087ba:	0c2f      	lsrs	r7, r5, #16
200087bc:	fa1f fa85 	uxth.w	sl, r5
200087c0:	2601      	movs	r6, #1
200087c2:	4639      	mov	r1, r7
200087c4:	4620      	mov	r0, r4
200087c6:	f7ff f9e7 	bl	20007b98 <__aeabi_uidiv>
200087ca:	4639      	mov	r1, r7
200087cc:	ea4f 4b18 	mov.w	fp, r8, lsr #16
200087d0:	4681      	mov	r9, r0
200087d2:	4620      	mov	r0, r4
200087d4:	f7ff fb0e 	bl	20007df4 <__aeabi_uidivmod>
200087d8:	fb0a f309 	mul.w	r3, sl, r9
200087dc:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
200087e0:	455b      	cmp	r3, fp
200087e2:	d909      	bls.n	200087f8 <__udivdi3+0x12c>
200087e4:	eb1b 0b05 	adds.w	fp, fp, r5
200087e8:	f109 39ff 	add.w	r9, r9, #4294967295
200087ec:	d204      	bcs.n	200087f8 <__udivdi3+0x12c>
200087ee:	455b      	cmp	r3, fp
200087f0:	bf84      	itt	hi
200087f2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200087f6:	44ab      	addhi	fp, r5
200087f8:	ebc3 0b0b 	rsb	fp, r3, fp
200087fc:	4639      	mov	r1, r7
200087fe:	4658      	mov	r0, fp
20008800:	fa1f f888 	uxth.w	r8, r8
20008804:	f7ff f9c8 	bl	20007b98 <__aeabi_uidiv>
20008808:	4639      	mov	r1, r7
2000880a:	4604      	mov	r4, r0
2000880c:	4658      	mov	r0, fp
2000880e:	f7ff faf1 	bl	20007df4 <__aeabi_uidivmod>
20008812:	fb0a fa04 	mul.w	sl, sl, r4
20008816:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000881a:	45c2      	cmp	sl, r8
2000881c:	d906      	bls.n	2000882c <__udivdi3+0x160>
2000881e:	3c01      	subs	r4, #1
20008820:	eb18 0805 	adds.w	r8, r8, r5
20008824:	d202      	bcs.n	2000882c <__udivdi3+0x160>
20008826:	45c2      	cmp	sl, r8
20008828:	bf88      	it	hi
2000882a:	3c01      	subhi	r4, #1
2000882c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008830:	e001      	b.n	20008836 <__udivdi3+0x16a>
20008832:	2600      	movs	r6, #0
20008834:	4634      	mov	r4, r6
20008836:	4631      	mov	r1, r6
20008838:	4620      	mov	r0, r4
2000883a:	b003      	add	sp, #12
2000883c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008840:	f1c6 0020 	rsb	r0, r6, #32
20008844:	40b3      	lsls	r3, r6
20008846:	fa32 f700 	lsrs.w	r7, r2, r0
2000884a:	fa21 fb00 	lsr.w	fp, r1, r0
2000884e:	431f      	orrs	r7, r3
20008850:	fa14 f206 	lsls.w	r2, r4, r6
20008854:	fa28 f100 	lsr.w	r1, r8, r0
20008858:	4658      	mov	r0, fp
2000885a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000885e:	4311      	orrs	r1, r2
20008860:	9100      	str	r1, [sp, #0]
20008862:	4651      	mov	r1, sl
20008864:	b2bb      	uxth	r3, r7
20008866:	9301      	str	r3, [sp, #4]
20008868:	f7ff f996 	bl	20007b98 <__aeabi_uidiv>
2000886c:	4651      	mov	r1, sl
2000886e:	40b5      	lsls	r5, r6
20008870:	4681      	mov	r9, r0
20008872:	4658      	mov	r0, fp
20008874:	f7ff fabe 	bl	20007df4 <__aeabi_uidivmod>
20008878:	9c01      	ldr	r4, [sp, #4]
2000887a:	9800      	ldr	r0, [sp, #0]
2000887c:	fb04 f309 	mul.w	r3, r4, r9
20008880:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008884:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20008888:	455b      	cmp	r3, fp
2000888a:	d905      	bls.n	20008898 <__udivdi3+0x1cc>
2000888c:	eb1b 0b07 	adds.w	fp, fp, r7
20008890:	f109 39ff 	add.w	r9, r9, #4294967295
20008894:	f0c0 808e 	bcc.w	200089b4 <__udivdi3+0x2e8>
20008898:	ebc3 0b0b 	rsb	fp, r3, fp
2000889c:	4651      	mov	r1, sl
2000889e:	4658      	mov	r0, fp
200088a0:	f7ff f97a 	bl	20007b98 <__aeabi_uidiv>
200088a4:	4651      	mov	r1, sl
200088a6:	4604      	mov	r4, r0
200088a8:	4658      	mov	r0, fp
200088aa:	f7ff faa3 	bl	20007df4 <__aeabi_uidivmod>
200088ae:	9801      	ldr	r0, [sp, #4]
200088b0:	9a00      	ldr	r2, [sp, #0]
200088b2:	fb00 f304 	mul.w	r3, r0, r4
200088b6:	fa1f fc82 	uxth.w	ip, r2
200088ba:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
200088be:	4293      	cmp	r3, r2
200088c0:	d906      	bls.n	200088d0 <__udivdi3+0x204>
200088c2:	3c01      	subs	r4, #1
200088c4:	19d2      	adds	r2, r2, r7
200088c6:	d203      	bcs.n	200088d0 <__udivdi3+0x204>
200088c8:	4293      	cmp	r3, r2
200088ca:	d901      	bls.n	200088d0 <__udivdi3+0x204>
200088cc:	19d2      	adds	r2, r2, r7
200088ce:	3c01      	subs	r4, #1
200088d0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200088d4:	b2a8      	uxth	r0, r5
200088d6:	1ad2      	subs	r2, r2, r3
200088d8:	0c2d      	lsrs	r5, r5, #16
200088da:	fa1f fc84 	uxth.w	ip, r4
200088de:	0c23      	lsrs	r3, r4, #16
200088e0:	fb00 f70c 	mul.w	r7, r0, ip
200088e4:	fb00 fe03 	mul.w	lr, r0, r3
200088e8:	fb05 e10c 	mla	r1, r5, ip, lr
200088ec:	fb05 f503 	mul.w	r5, r5, r3
200088f0:	eb01 4117 	add.w	r1, r1, r7, lsr #16
200088f4:	458e      	cmp	lr, r1
200088f6:	bf88      	it	hi
200088f8:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
200088fc:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20008900:	42aa      	cmp	r2, r5
20008902:	d310      	bcc.n	20008926 <__udivdi3+0x25a>
20008904:	b2bf      	uxth	r7, r7
20008906:	fa08 f606 	lsl.w	r6, r8, r6
2000890a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000890e:	bf14      	ite	ne
20008910:	f04f 0e00 	movne.w	lr, #0
20008914:	f04f 0e01 	moveq.w	lr, #1
20008918:	4296      	cmp	r6, r2
2000891a:	bf2c      	ite	cs
2000891c:	2600      	movcs	r6, #0
2000891e:	f00e 0601 	andcc.w	r6, lr, #1
20008922:	2e00      	cmp	r6, #0
20008924:	d087      	beq.n	20008836 <__udivdi3+0x16a>
20008926:	3c01      	subs	r4, #1
20008928:	2600      	movs	r6, #0
2000892a:	e784      	b.n	20008836 <__udivdi3+0x16a>
2000892c:	40b5      	lsls	r5, r6
2000892e:	f1c6 0120 	rsb	r1, r6, #32
20008932:	fa24 f901 	lsr.w	r9, r4, r1
20008936:	fa28 f201 	lsr.w	r2, r8, r1
2000893a:	0c2f      	lsrs	r7, r5, #16
2000893c:	40b4      	lsls	r4, r6
2000893e:	4639      	mov	r1, r7
20008940:	4648      	mov	r0, r9
20008942:	4322      	orrs	r2, r4
20008944:	9200      	str	r2, [sp, #0]
20008946:	f7ff f927 	bl	20007b98 <__aeabi_uidiv>
2000894a:	4639      	mov	r1, r7
2000894c:	fa1f fa85 	uxth.w	sl, r5
20008950:	4683      	mov	fp, r0
20008952:	4648      	mov	r0, r9
20008954:	f7ff fa4e 	bl	20007df4 <__aeabi_uidivmod>
20008958:	9b00      	ldr	r3, [sp, #0]
2000895a:	0c1a      	lsrs	r2, r3, #16
2000895c:	fb0a f30b 	mul.w	r3, sl, fp
20008960:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008964:	42a3      	cmp	r3, r4
20008966:	d903      	bls.n	20008970 <__udivdi3+0x2a4>
20008968:	1964      	adds	r4, r4, r5
2000896a:	f10b 3bff 	add.w	fp, fp, #4294967295
2000896e:	d327      	bcc.n	200089c0 <__udivdi3+0x2f4>
20008970:	1ae4      	subs	r4, r4, r3
20008972:	4639      	mov	r1, r7
20008974:	4620      	mov	r0, r4
20008976:	f7ff f90f 	bl	20007b98 <__aeabi_uidiv>
2000897a:	4639      	mov	r1, r7
2000897c:	4681      	mov	r9, r0
2000897e:	4620      	mov	r0, r4
20008980:	f7ff fa38 	bl	20007df4 <__aeabi_uidivmod>
20008984:	9800      	ldr	r0, [sp, #0]
20008986:	fb0a f309 	mul.w	r3, sl, r9
2000898a:	fa1f fc80 	uxth.w	ip, r0
2000898e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20008992:	42a3      	cmp	r3, r4
20008994:	d908      	bls.n	200089a8 <__udivdi3+0x2dc>
20008996:	1964      	adds	r4, r4, r5
20008998:	f109 39ff 	add.w	r9, r9, #4294967295
2000899c:	d204      	bcs.n	200089a8 <__udivdi3+0x2dc>
2000899e:	42a3      	cmp	r3, r4
200089a0:	bf84      	itt	hi
200089a2:	f109 39ff 	addhi.w	r9, r9, #4294967295
200089a6:	1964      	addhi	r4, r4, r5
200089a8:	fa08 f806 	lsl.w	r8, r8, r6
200089ac:	1ae4      	subs	r4, r4, r3
200089ae:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
200089b2:	e706      	b.n	200087c2 <__udivdi3+0xf6>
200089b4:	455b      	cmp	r3, fp
200089b6:	bf84      	itt	hi
200089b8:	f109 39ff 	addhi.w	r9, r9, #4294967295
200089bc:	44bb      	addhi	fp, r7
200089be:	e76b      	b.n	20008898 <__udivdi3+0x1cc>
200089c0:	42a3      	cmp	r3, r4
200089c2:	bf84      	itt	hi
200089c4:	f10b 3bff 	addhi.w	fp, fp, #4294967295
200089c8:	1964      	addhi	r4, r4, r5
200089ca:	e7d1      	b.n	20008970 <__udivdi3+0x2a4>

200089cc <frame_size>:
200089cc:	0810                                             .

200089cd <burst_frame_size>:
200089cd:	0008 7200                                        ...

200089d0 <modem_default>:
200089d0:	7472 0000 6e69 7469 6620 6961 656c 0d64     rt..init failed.
200089e0:	0000 0000 6553 646e 6e69 2067 6f74 7220     ....Sending to r
200089f0:	3966 5f35 6573 7672 7265 000d 6f67 2074     f95_server..got 
20008a00:	6572 6c70 3a79 0020 000d 0000 6572 7663     reply: .....recv
20008a10:	6620 6961 656c 0064 6548 6c6c 206f 6f57      failed.Hello Wo
20008a20:	6c72 2164 0000 0000                         rld!....

20008a28 <C.19.4129>:
20008a28:	0301 0705 6548 7061 6120 646e 7320 6174     ....Heap and sta
20008a38:	6b63 6320 6c6f 696c 6973 6e6f 000a 0000     ck collision....

20008a48 <g_gpio_irqn_lut>:
20008a48:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
20008a58:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
20008a68:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
20008a78:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

20008a88 <g_config_reg_lut>:
20008a88:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
20008a98:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
20008aa8:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
20008ab8:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
20008ac8:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
20008ad8:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
20008ae8:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
20008af8:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

20008b08 <C.16.2565>:
20008b08:	0001 0000 0002 0000 0004 0000 0001 0000     ................

20008b18 <_global_impure_ptr>:
20008b18:	8dac 2000 0043 0000                         ... C...

20008b20 <blanks.3577>:
20008b20:	2020 2020 2020 2020 2020 2020 2020 2020                     

20008b30 <zeroes.3578>:
20008b30:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
20008b40:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
20008b50:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
20008b60:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
20008b70:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
20008b80:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
20008b90:	614e 004e                                   NaN.

20008b94 <__sf_fake_stdin>:
	...

20008bb4 <__sf_fake_stdout>:
	...

20008bd4 <__sf_fake_stderr>:
	...

20008bf4 <charset>:
20008bf4:	8c2c 2000                                   ,.. 

20008bf8 <lconv>:
20008bf8:	8c28 2000 8b50 2000 8b50 2000 8b50 2000     (.. P.. P.. P.. 
20008c08:	8b50 2000 8b50 2000 8b50 2000 8b50 2000     P.. P.. P.. P.. 
20008c18:	8b50 2000 8b50 2000 ffff ffff ffff ffff     P.. P.. ........
20008c28:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

20008c38 <__mprec_tens>:
20008c38:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
20008c48:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
20008c58:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
20008c68:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
20008c78:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
20008c88:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
20008c98:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
20008ca8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
20008cb8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
20008cc8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
20008cd8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
20008ce8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
20008cf8:	9db4 79d9 7843 44ea                         ...yCx.D

20008d00 <p05.2463>:
20008d00:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

20008d10 <__mprec_bigtens>:
20008d10:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
20008d20:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
20008d30:	bf3c 7f73 4fdd 7515                         <.s..O.u

20008d38 <__mprec_tinytens>:
20008d38:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
20008d48:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
20008d58:	6f43 64ac 0628 0ac8                         Co.d(...

20008d60 <_init>:
20008d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008d62:	bf00      	nop
20008d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008d66:	bc08      	pop	{r3}
20008d68:	469e      	mov	lr, r3
20008d6a:	4770      	bx	lr

20008d6c <_fini>:
20008d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008d6e:	bf00      	nop
20008d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
20008d72:	bc08      	pop	{r3}
20008d74:	469e      	mov	lr, r3
20008d76:	4770      	bx	lr

20008d78 <__frame_dummy_init_array_entry>:
20008d78:	0485 2000                                   ... 

20008d7c <__do_global_dtors_aux_fini_array_entry>:
20008d7c:	0471 2000                                   q.. 
