///------------------------------------------------------------------------------
///                                                                              
///  INTEL CONFIDENTIAL                                                          
///                                                                              
///  Copyright 2019 Intel Corporation All Rights Reserved.                 
///                                                                              
///  The source code contained or described herein and all documents related     
///  to the source code ("Material") are owned by Intel Corporation or its    
///  suppliers or licensors. Title to the Material remains with Intel            
///  Corporation or its suppliers and licensors. The Material contains trade     
///  secrets and proprietary and confidential information of Intel or its        
///  suppliers and licensors. The Material is protected by worldwide copyright   
///  and trade secret laws and treaty provisions. No part of the Material may    
///  be used, copied, reproduced, modified, published, uploaded, posted,         
///  transmitted, distributed, or disclosed in any way without Intel's prior     
///  express written permission.                                                 
///                                                                              
///  No license under any patent, copyright, trade secret or other intellectual  
///  property right is granted to or conferred upon you by disclosure or         
///  delivery of the Materials, either expressly, by implication, inducement,    
///  estoppel or otherwise. Any license under such intellectual property rights  
///  must be express and approved by Intel in writing.                           
///                                                                              
///------------------------------------------------------------------------------
///  Auto-generated by ngen. please do not hand edit
///------------------------------------------------------------------------------
// -- Author       : Scott E. Greenfield <scott.e.greenfield.com> 
// -- Project Name : MBY 
// -- Description  : IGR memory wrapper netlist for post_ppe partition 
// ------------------------------------------------------------------- 

module post_ppe_gen_mem
import mby_igr_pkg::*;
(
input i_reset, 
mby_mem_1r1w_if.mem  igr_post_body_ll_if, 
mby_mem_1r1w_if.mem  igr_post_sop_fifo_0_if, 
mby_mem_1r1w_if.mem  igr_post_sop_fifo_1_if, 
mby_mem_1r1w_if.mem  igr_post_sop_fifo_2_if, 
mby_mem_1r1w_if.mem  igr_post_sop_fifo_3_if, 
mby_mem_1r1w_if.mem  igr_ptr_cache_ram_if, 
//Input List
input                   cclk,                                     
input            [5:0]  fary_ffuse_data_misc_rf,                  
input                   fary_pwren_b_rf,                          
input                   fdfx_lbist_test_mode,                     
input                   fscan_byprst_b,                           
input            [3:0]  fscan_ram_awt_mode,                       
input            [3:0]  fscan_ram_awt_ren,                        
input            [3:0]  fscan_ram_awt_wen,                        
input            [3:0]  fscan_ram_bypsel,                         
input                   fscan_ram_init_en,                        
input                   fscan_ram_init_val,                       
input            [3:0]  fscan_ram_odis_b,                         
input                   fscan_ram_rddis_b,                        
input                   fscan_ram_wrdis_b,                        
input                   fscan_rstbypen,                           

//Output List
output                  aary_pwren_b_rf                           
);

logic [73:0] post_ppe_igr_post_body_ll_ram_0_from_mem;
logic [98:0] post_ppe_igr_post_body_ll_ram_0_to_mem;
logic [73:0] post_ppe_igr_post_body_ll_ram_1_from_mem;
logic [98:0] post_ppe_igr_post_body_ll_ram_1_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_0_ram_0_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_0_ram_0_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_0_ram_1_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_0_ram_1_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_0_ram_2_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_0_ram_2_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_0_ram_3_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_0_ram_3_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_1_ram_0_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_1_ram_0_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_1_ram_1_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_1_ram_1_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_1_ram_2_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_1_ram_2_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_1_ram_3_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_1_ram_3_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_2_ram_0_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_2_ram_0_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_2_ram_1_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_2_ram_1_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_2_ram_2_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_2_ram_2_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_2_ram_3_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_2_ram_3_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_3_ram_0_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_3_ram_0_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_3_ram_1_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_3_ram_1_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_3_ram_2_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_3_ram_2_to_mem;
logic [74:0] post_ppe_igr_post_sop_fifo_3_ram_3_from_mem;
logic [93:0] post_ppe_igr_post_sop_fifo_3_ram_3_to_mem;
logic [56:0] post_ppe_igr_ptr_cache_ram_0_from_mem;
logic [77:0] post_ppe_igr_ptr_cache_ram_0_to_mem;
logic [56:0] post_ppe_igr_ptr_cache_ram_1_from_mem;
logic [77:0] post_ppe_igr_ptr_cache_ram_1_to_mem;
logic reset_n; 
assign reset_n = ~i_reset;


// module post_ppe_shells_wrapper    from post_ppe_shells_wrapper using post_ppe_shells_wrapper.map 
post_ppe_shells_wrapper    post_ppe_shells_wrapper(
/* input  logic             */ .IGR_POST_BODY_LL_RAM_0_CFG_reg_sel          (1'b0),                                       
/* input  logic             */ .IGR_POST_BODY_LL_RAM_0_STATUS_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_BODY_LL_RAM_1_CFG_reg_sel          (1'b0),                                       
/* input  logic             */ .IGR_POST_BODY_LL_RAM_1_STATUS_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_0_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_0_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_1_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_1_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_2_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_2_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_3_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_0_RAM_3_STATUS_reg_sel    (1'b0),                                       
/* Interface .rd_adr[3]   */ .igr_post_sop_fifo_0_ram_3_rd_adr            (igr_post_sop_fifo_0_if.rd_adr[3]),         
/* Interface .rd_en[3]    */ .igr_post_sop_fifo_0_ram_3_rd_en             (igr_post_sop_fifo_0_if.rd_en[3]),          
/* Interface .wr_adr[3]   */ .igr_post_sop_fifo_0_ram_3_wr_adr            (igr_post_sop_fifo_0_if.wr_adr[3]),         
/* Interface .wr_data[3]  */ .igr_post_sop_fifo_0_ram_3_wr_data           (igr_post_sop_fifo_0_if.wr_data[3]),        
/* Interface .rd_adr[1]   */ .igr_ptr_cache_ram_1_rd_adr                  (igr_ptr_cache_ram_if.rd_adr[1]),           
/* Interface .rd_en[1]    */ .igr_ptr_cache_ram_1_rd_en                   (igr_ptr_cache_ram_if.rd_en[1]),            
/* Interface .wr_adr[1]   */ .igr_ptr_cache_ram_1_wr_adr                  (igr_ptr_cache_ram_if.wr_adr[1]),           
/* Interface .wr_data[1]  */ .igr_ptr_cache_ram_1_wr_data                 (igr_ptr_cache_ram_if.wr_data[1]),          
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_0_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_0_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_1_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_1_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_2_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_2_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_3_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_1_RAM_3_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_0_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_0_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_1_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_1_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_2_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_2_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_3_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_2_RAM_3_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_0_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_0_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_1_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_1_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_2_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_2_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_3_CFG_reg_sel       (1'b0),                                       
/* input  logic             */ .IGR_POST_SOP_FIFO_3_RAM_3_STATUS_reg_sel    (1'b0),                                       
/* input  logic             */ .IGR_PTR_CACHE_RAM_0_CFG_reg_sel             (1'b0),                                       
/* input  logic             */ .IGR_PTR_CACHE_RAM_0_STATUS_reg_sel          (1'b0),                                       
/* input  logic             */ .IGR_PTR_CACHE_RAM_1_CFG_reg_sel             (1'b0),                                       
/* input  logic             */ .IGR_PTR_CACHE_RAM_1_STATUS_reg_sel          (1'b0),                                       
/* input  logic             */ .POST_PPE_ECC_COR_ERR_reg_sel                (1'b0),                                       
/* input  logic             */ .POST_PPE_ECC_UNCOR_ERR_reg_sel              (1'b0),                                       
/* input  logic             */ .clk                                         (cclk),                                       
/* input  logic             */ .igr_post_body_ll_ram_0_mem_ls_enter         (1'b0),                                       
/* Interface .rd_adr[0]   */ .igr_post_body_ll_ram_0_rd_adr               (igr_post_body_ll_if.rd_adr[0]),            
/* Interface .rd_en[0]    */ .igr_post_body_ll_ram_0_rd_en                (igr_post_body_ll_if.rd_en[0]),             
/* Interface .wr_adr[0]   */ .igr_post_body_ll_ram_0_wr_adr               (igr_post_body_ll_if.wr_adr[0]),            
/* Interface .wr_data[0]  */ .igr_post_body_ll_ram_0_wr_data              (igr_post_body_ll_if.wr_data[0]),           
/* Interface .wr_en[0]    */ .igr_post_body_ll_ram_0_wr_en                (igr_post_body_ll_if.wr_en[0]),             
/* input  logic             */ .igr_post_body_ll_ram_1_mem_ls_enter         (1'b0),                                       
/* Interface .rd_adr[1]   */ .igr_post_body_ll_ram_1_rd_adr               (igr_post_body_ll_if.rd_adr[1]),            
/* Interface .rd_en[1]    */ .igr_post_body_ll_ram_1_rd_en                (igr_post_body_ll_if.rd_en[1]),             
/* Interface .wr_adr[1]   */ .igr_post_body_ll_ram_1_wr_adr               (igr_post_body_ll_if.wr_adr[1]),            
/* Interface .wr_data[1]  */ .igr_post_body_ll_ram_1_wr_data              (igr_post_body_ll_if.wr_data[1]),           
/* Interface .wr_en[1]    */ .igr_post_body_ll_ram_1_wr_en                (igr_post_body_ll_if.wr_en[1]),             
/* input  logic             */ .igr_post_sop_fifo_0_ram_0_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[0]   */ .igr_post_sop_fifo_0_ram_0_rd_adr            (igr_post_sop_fifo_0_if.rd_adr[0]),         
/* Interface .rd_en[0]    */ .igr_post_sop_fifo_0_ram_0_rd_en             (igr_post_sop_fifo_0_if.rd_en[0]),          
/* Interface .wr_adr[0]   */ .igr_post_sop_fifo_0_ram_0_wr_adr            (igr_post_sop_fifo_0_if.wr_adr[0]),         
/* Interface .wr_data[0]  */ .igr_post_sop_fifo_0_ram_0_wr_data           (igr_post_sop_fifo_0_if.wr_data[0]),        
/* Interface .wr_en[0]    */ .igr_post_sop_fifo_0_ram_0_wr_en             (igr_post_sop_fifo_0_if.wr_en[0]),          
/* input  logic             */ .igr_post_sop_fifo_0_ram_1_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[1]   */ .igr_post_sop_fifo_0_ram_1_rd_adr            (igr_post_sop_fifo_0_if.rd_adr[1]),         
/* Interface .rd_en[1]    */ .igr_post_sop_fifo_0_ram_1_rd_en             (igr_post_sop_fifo_0_if.rd_en[1]),          
/* Interface .wr_adr[1]   */ .igr_post_sop_fifo_0_ram_1_wr_adr            (igr_post_sop_fifo_0_if.wr_adr[1]),         
/* Interface .wr_data[1]  */ .igr_post_sop_fifo_0_ram_1_wr_data           (igr_post_sop_fifo_0_if.wr_data[1]),        
/* Interface .wr_en[1]    */ .igr_post_sop_fifo_0_ram_1_wr_en             (igr_post_sop_fifo_0_if.wr_en[1]),          
/* input  logic             */ .igr_post_sop_fifo_0_ram_2_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[2]   */ .igr_post_sop_fifo_0_ram_2_rd_adr            (igr_post_sop_fifo_0_if.rd_adr[2]),         
/* Interface .rd_en[2]    */ .igr_post_sop_fifo_0_ram_2_rd_en             (igr_post_sop_fifo_0_if.rd_en[2]),          
/* Interface .wr_adr[2]   */ .igr_post_sop_fifo_0_ram_2_wr_adr            (igr_post_sop_fifo_0_if.wr_adr[2]),         
/* Interface .wr_data[2]  */ .igr_post_sop_fifo_0_ram_2_wr_data           (igr_post_sop_fifo_0_if.wr_data[2]),        
/* Interface .wr_en[2]    */ .igr_post_sop_fifo_0_ram_2_wr_en             (igr_post_sop_fifo_0_if.wr_en[2]),          
/* input  logic             */ .igr_post_sop_fifo_0_ram_3_mem_ls_enter      (1'b0),                                       
/* Interface .wr_en[3]    */ .igr_post_sop_fifo_0_ram_3_wr_en             (igr_post_sop_fifo_0_if.wr_en[3]),          
/* input  logic             */ .igr_post_sop_fifo_1_ram_0_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[0]   */ .igr_post_sop_fifo_1_ram_0_rd_adr            (igr_post_sop_fifo_1_if.rd_adr[0]),         
/* Interface .rd_en[0]    */ .igr_post_sop_fifo_1_ram_0_rd_en             (igr_post_sop_fifo_1_if.rd_en[0]),          
/* Interface .wr_adr[0]   */ .igr_post_sop_fifo_1_ram_0_wr_adr            (igr_post_sop_fifo_1_if.wr_adr[0]),         
/* Interface .wr_data[0]  */ .igr_post_sop_fifo_1_ram_0_wr_data           (igr_post_sop_fifo_1_if.wr_data[0]),        
/* Interface .wr_en[0]    */ .igr_post_sop_fifo_1_ram_0_wr_en             (igr_post_sop_fifo_1_if.wr_en[0]),          
/* input  logic             */ .igr_post_sop_fifo_1_ram_1_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[1]   */ .igr_post_sop_fifo_1_ram_1_rd_adr            (igr_post_sop_fifo_1_if.rd_adr[1]),         
/* Interface .rd_en[1]    */ .igr_post_sop_fifo_1_ram_1_rd_en             (igr_post_sop_fifo_1_if.rd_en[1]),          
/* Interface .wr_adr[1]   */ .igr_post_sop_fifo_1_ram_1_wr_adr            (igr_post_sop_fifo_1_if.wr_adr[1]),         
/* Interface .wr_data[1]  */ .igr_post_sop_fifo_1_ram_1_wr_data           (igr_post_sop_fifo_1_if.wr_data[1]),        
/* Interface .wr_en[1]    */ .igr_post_sop_fifo_1_ram_1_wr_en             (igr_post_sop_fifo_1_if.wr_en[1]),          
/* input  logic             */ .igr_post_sop_fifo_1_ram_2_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[2]   */ .igr_post_sop_fifo_1_ram_2_rd_adr            (igr_post_sop_fifo_1_if.rd_adr[2]),         
/* Interface .rd_en[2]    */ .igr_post_sop_fifo_1_ram_2_rd_en             (igr_post_sop_fifo_1_if.rd_en[2]),          
/* Interface .wr_adr[2]   */ .igr_post_sop_fifo_1_ram_2_wr_adr            (igr_post_sop_fifo_1_if.wr_adr[2]),         
/* Interface .wr_data[2]  */ .igr_post_sop_fifo_1_ram_2_wr_data           (igr_post_sop_fifo_1_if.wr_data[2]),        
/* Interface .wr_en[2]    */ .igr_post_sop_fifo_1_ram_2_wr_en             (igr_post_sop_fifo_1_if.wr_en[2]),          
/* input  logic             */ .igr_post_sop_fifo_1_ram_3_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[3]   */ .igr_post_sop_fifo_1_ram_3_rd_adr            (igr_post_sop_fifo_1_if.rd_adr[3]),         
/* Interface .rd_en[3]    */ .igr_post_sop_fifo_1_ram_3_rd_en             (igr_post_sop_fifo_1_if.rd_en[3]),          
/* Interface .wr_adr[3]   */ .igr_post_sop_fifo_1_ram_3_wr_adr            (igr_post_sop_fifo_1_if.wr_adr[3]),         
/* Interface .wr_data[3]  */ .igr_post_sop_fifo_1_ram_3_wr_data           (igr_post_sop_fifo_1_if.wr_data[3]),        
/* Interface .wr_en[3]    */ .igr_post_sop_fifo_1_ram_3_wr_en             (igr_post_sop_fifo_1_if.wr_en[3]),          
/* input  logic             */ .igr_post_sop_fifo_2_ram_0_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[0]   */ .igr_post_sop_fifo_2_ram_0_rd_adr            (igr_post_sop_fifo_2_if.rd_adr[0]),         
/* Interface .rd_en[0]    */ .igr_post_sop_fifo_2_ram_0_rd_en             (igr_post_sop_fifo_2_if.rd_en[0]),          
/* Interface .wr_adr[0]   */ .igr_post_sop_fifo_2_ram_0_wr_adr            (igr_post_sop_fifo_2_if.wr_adr[0]),         
/* Interface .wr_data[0]  */ .igr_post_sop_fifo_2_ram_0_wr_data           (igr_post_sop_fifo_2_if.wr_data[0]),        
/* Interface .wr_en[0]    */ .igr_post_sop_fifo_2_ram_0_wr_en             (igr_post_sop_fifo_2_if.wr_en[0]),          
/* input  logic             */ .igr_post_sop_fifo_2_ram_1_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[1]   */ .igr_post_sop_fifo_2_ram_1_rd_adr            (igr_post_sop_fifo_2_if.rd_adr[1]),         
/* Interface .rd_en[1]    */ .igr_post_sop_fifo_2_ram_1_rd_en             (igr_post_sop_fifo_2_if.rd_en[1]),          
/* Interface .wr_adr[1]   */ .igr_post_sop_fifo_2_ram_1_wr_adr            (igr_post_sop_fifo_2_if.wr_adr[1]),         
/* Interface .wr_data[1]  */ .igr_post_sop_fifo_2_ram_1_wr_data           (igr_post_sop_fifo_2_if.wr_data[1]),        
/* Interface .wr_en[1]    */ .igr_post_sop_fifo_2_ram_1_wr_en             (igr_post_sop_fifo_2_if.wr_en[1]),          
/* input  logic             */ .igr_post_sop_fifo_2_ram_2_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[2]   */ .igr_post_sop_fifo_2_ram_2_rd_adr            (igr_post_sop_fifo_2_if.rd_adr[2]),         
/* Interface .rd_en[2]    */ .igr_post_sop_fifo_2_ram_2_rd_en             (igr_post_sop_fifo_2_if.rd_en[2]),          
/* Interface .wr_adr[2]   */ .igr_post_sop_fifo_2_ram_2_wr_adr            (igr_post_sop_fifo_2_if.wr_adr[2]),         
/* Interface .wr_data[2]  */ .igr_post_sop_fifo_2_ram_2_wr_data           (igr_post_sop_fifo_2_if.wr_data[2]),        
/* Interface .wr_en[2]    */ .igr_post_sop_fifo_2_ram_2_wr_en             (igr_post_sop_fifo_2_if.wr_en[2]),          
/* input  logic             */ .igr_post_sop_fifo_2_ram_3_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[3]   */ .igr_post_sop_fifo_2_ram_3_rd_adr            (igr_post_sop_fifo_2_if.rd_adr[3]),         
/* Interface .rd_en[3]    */ .igr_post_sop_fifo_2_ram_3_rd_en             (igr_post_sop_fifo_2_if.rd_en[3]),          
/* Interface .wr_adr[3]   */ .igr_post_sop_fifo_2_ram_3_wr_adr            (igr_post_sop_fifo_2_if.wr_adr[3]),         
/* Interface .wr_data[3]  */ .igr_post_sop_fifo_2_ram_3_wr_data           (igr_post_sop_fifo_2_if.wr_data[3]),        
/* Interface .wr_en[3]    */ .igr_post_sop_fifo_2_ram_3_wr_en             (igr_post_sop_fifo_2_if.wr_en[3]),          
/* input  logic             */ .igr_post_sop_fifo_3_ram_0_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[0]   */ .igr_post_sop_fifo_3_ram_0_rd_adr            (igr_post_sop_fifo_3_if.rd_adr[0]),         
/* Interface .rd_en[0]    */ .igr_post_sop_fifo_3_ram_0_rd_en             (igr_post_sop_fifo_3_if.rd_en[0]),          
/* Interface .wr_adr[0]   */ .igr_post_sop_fifo_3_ram_0_wr_adr            (igr_post_sop_fifo_3_if.wr_adr[0]),         
/* Interface .wr_data[0]  */ .igr_post_sop_fifo_3_ram_0_wr_data           (igr_post_sop_fifo_3_if.wr_data[0]),        
/* Interface .wr_en[0]    */ .igr_post_sop_fifo_3_ram_0_wr_en             (igr_post_sop_fifo_3_if.wr_en[0]),          
/* input  logic             */ .igr_post_sop_fifo_3_ram_1_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[1]   */ .igr_post_sop_fifo_3_ram_1_rd_adr            (igr_post_sop_fifo_3_if.rd_adr[1]),         
/* Interface .rd_en[1]    */ .igr_post_sop_fifo_3_ram_1_rd_en             (igr_post_sop_fifo_3_if.rd_en[1]),          
/* Interface .wr_adr[1]   */ .igr_post_sop_fifo_3_ram_1_wr_adr            (igr_post_sop_fifo_3_if.wr_adr[1]),         
/* Interface .wr_data[1]  */ .igr_post_sop_fifo_3_ram_1_wr_data           (igr_post_sop_fifo_3_if.wr_data[1]),        
/* Interface .wr_en[1]    */ .igr_post_sop_fifo_3_ram_1_wr_en             (igr_post_sop_fifo_3_if.wr_en[1]),          
/* input  logic             */ .igr_post_sop_fifo_3_ram_2_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[2]   */ .igr_post_sop_fifo_3_ram_2_rd_adr            (igr_post_sop_fifo_3_if.rd_adr[2]),         
/* Interface .rd_en[2]    */ .igr_post_sop_fifo_3_ram_2_rd_en             (igr_post_sop_fifo_3_if.rd_en[2]),          
/* Interface .wr_adr[2]   */ .igr_post_sop_fifo_3_ram_2_wr_adr            (igr_post_sop_fifo_3_if.wr_adr[2]),         
/* Interface .wr_data[2]  */ .igr_post_sop_fifo_3_ram_2_wr_data           (igr_post_sop_fifo_3_if.wr_data[2]),        
/* Interface .wr_en[2]    */ .igr_post_sop_fifo_3_ram_2_wr_en             (igr_post_sop_fifo_3_if.wr_en[2]),          
/* input  logic             */ .igr_post_sop_fifo_3_ram_3_mem_ls_enter      (1'b0),                                       
/* Interface .rd_adr[3]   */ .igr_post_sop_fifo_3_ram_3_rd_adr            (igr_post_sop_fifo_3_if.rd_adr[3]),         
/* Interface .rd_en[3]    */ .igr_post_sop_fifo_3_ram_3_rd_en             (igr_post_sop_fifo_3_if.rd_en[3]),          
/* Interface .wr_adr[3]   */ .igr_post_sop_fifo_3_ram_3_wr_adr            (igr_post_sop_fifo_3_if.wr_adr[3]),         
/* Interface .wr_data[3]  */ .igr_post_sop_fifo_3_ram_3_wr_data           (igr_post_sop_fifo_3_if.wr_data[3]),        
/* Interface .wr_en[3]    */ .igr_post_sop_fifo_3_ram_3_wr_en             (igr_post_sop_fifo_3_if.wr_en[3]),          
/* input  logic             */ .igr_ptr_cache_ram_0_mem_ls_enter            (1'b0),                                       
/* Interface .rd_adr[0]   */ .igr_ptr_cache_ram_0_rd_adr                  (igr_ptr_cache_ram_if.rd_adr[0]),           
/* Interface .rd_en[0]    */ .igr_ptr_cache_ram_0_rd_en                   (igr_ptr_cache_ram_if.rd_en[0]),            
/* Interface .wr_adr[0]   */ .igr_ptr_cache_ram_0_wr_adr                  (igr_ptr_cache_ram_if.wr_adr[0]),           
/* Interface .wr_data[0]  */ .igr_ptr_cache_ram_0_wr_data                 (igr_ptr_cache_ram_if.wr_data[0]),          
/* Interface .wr_en[0]    */ .igr_ptr_cache_ram_0_wr_en                   (igr_ptr_cache_ram_if.wr_en[0]),            
/* input  logic             */ .igr_ptr_cache_ram_1_mem_ls_enter            (1'b0),                                       
/* Interface .wr_en[1]    */ .igr_ptr_cache_ram_1_wr_en                   (igr_ptr_cache_ram_if.wr_en[1]),            
/* input  logic      [73:0] */ .post_ppe_igr_post_body_ll_ram_0_from_mem    (post_ppe_igr_post_body_ll_ram_0_from_mem),   
/* input  logic      [73:0] */ .post_ppe_igr_post_body_ll_ram_1_from_mem    (post_ppe_igr_post_body_ll_ram_1_from_mem),   
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_0_from_mem (post_ppe_igr_post_sop_fifo_0_ram_0_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_1_from_mem (post_ppe_igr_post_sop_fifo_0_ram_1_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_2_from_mem (post_ppe_igr_post_sop_fifo_0_ram_2_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_3_from_mem (post_ppe_igr_post_sop_fifo_0_ram_3_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_0_from_mem (post_ppe_igr_post_sop_fifo_1_ram_0_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_1_from_mem (post_ppe_igr_post_sop_fifo_1_ram_1_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_2_from_mem (post_ppe_igr_post_sop_fifo_1_ram_2_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_3_from_mem (post_ppe_igr_post_sop_fifo_1_ram_3_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_0_from_mem (post_ppe_igr_post_sop_fifo_2_ram_0_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_1_from_mem (post_ppe_igr_post_sop_fifo_2_ram_1_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_2_from_mem (post_ppe_igr_post_sop_fifo_2_ram_2_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_3_from_mem (post_ppe_igr_post_sop_fifo_2_ram_3_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_0_from_mem (post_ppe_igr_post_sop_fifo_3_ram_0_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_1_from_mem (post_ppe_igr_post_sop_fifo_3_ram_1_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_2_from_mem (post_ppe_igr_post_sop_fifo_3_ram_2_from_mem), 
/* input  logic      [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_3_from_mem (post_ppe_igr_post_sop_fifo_3_ram_3_from_mem), 
/* input  logic      [56:0] */ .post_ppe_igr_ptr_cache_ram_0_from_mem       (post_ppe_igr_ptr_cache_ram_0_from_mem),      
/* input  logic      [56:0] */ .post_ppe_igr_ptr_cache_ram_1_from_mem       (post_ppe_igr_ptr_cache_ram_1_from_mem),      
/* input  logic             */ .reset_n                                     (reset_n),                                    
/* input  logic             */ .unified_regs_rd                             (1'b1),                                       
/* input  logic      [31:0] */ .unified_regs_wr_data                        ('0),                                         
/* output logic             */ .igr_post_sop_fifo_3_ram_2_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_3_ram_2_init_done         (),                                           
/* Interface .rd_data[2]  */ .igr_post_sop_fifo_3_ram_2_rd_data           (igr_post_sop_fifo_3_if.rd_data[2]),        
/* Interface .rd_valid[2] */ .igr_post_sop_fifo_3_ram_2_rd_valid          (igr_post_sop_fifo_3_if.rd_valid[2]),       
/* output logic             */ .igr_post_body_ll_ram_0_ecc_uncor_err        (),                                           
/* output logic             */ .igr_post_body_ll_ram_0_init_done            (),                                           
/* Interface .rd_data[0]  */ .igr_post_body_ll_ram_0_rd_data              (igr_post_body_ll_if.rd_data[0]),           
/* Interface .rd_valid[0] */ .igr_post_body_ll_ram_0_rd_valid             (igr_post_body_ll_if.rd_valid[0]),          
/* output logic             */ .igr_post_body_ll_ram_1_ecc_uncor_err        (),                                           
/* output logic             */ .igr_post_body_ll_ram_1_init_done            (),                                           
/* Interface .rd_data[1]  */ .igr_post_body_ll_ram_1_rd_data              (igr_post_body_ll_if.rd_data[1]),           
/* Interface .rd_valid[1] */ .igr_post_body_ll_ram_1_rd_valid             (igr_post_body_ll_if.rd_valid[1]),          
/* output logic             */ .igr_post_sop_fifo_0_ram_0_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_0_ram_0_init_done         (),                                           
/* Interface .rd_data[0]  */ .igr_post_sop_fifo_0_ram_0_rd_data           (igr_post_sop_fifo_0_if.rd_data[0]),        
/* Interface .rd_valid[0] */ .igr_post_sop_fifo_0_ram_0_rd_valid          (igr_post_sop_fifo_0_if.rd_valid[0]),       
/* output logic             */ .igr_post_sop_fifo_0_ram_1_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_0_ram_1_init_done         (),                                           
/* Interface .rd_data[1]  */ .igr_post_sop_fifo_0_ram_1_rd_data           (igr_post_sop_fifo_0_if.rd_data[1]),        
/* Interface .rd_valid[1] */ .igr_post_sop_fifo_0_ram_1_rd_valid          (igr_post_sop_fifo_0_if.rd_valid[1]),       
/* output logic             */ .igr_post_sop_fifo_0_ram_2_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_0_ram_2_init_done         (),                                           
/* Interface .rd_data[2]  */ .igr_post_sop_fifo_0_ram_2_rd_data           (igr_post_sop_fifo_0_if.rd_data[2]),        
/* Interface .rd_valid[2] */ .igr_post_sop_fifo_0_ram_2_rd_valid          (igr_post_sop_fifo_0_if.rd_valid[2]),       
/* output logic             */ .igr_post_sop_fifo_0_ram_3_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_0_ram_3_init_done         (),                                           
/* Interface .rd_data[3]  */ .igr_post_sop_fifo_0_ram_3_rd_data           (igr_post_sop_fifo_0_if.rd_data[3]),        
/* Interface .rd_valid[3] */ .igr_post_sop_fifo_0_ram_3_rd_valid          (igr_post_sop_fifo_0_if.rd_valid[3]),       
/* output logic             */ .igr_post_sop_fifo_1_ram_0_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_1_ram_0_init_done         (),                                           
/* Interface .rd_data[0]  */ .igr_post_sop_fifo_1_ram_0_rd_data           (igr_post_sop_fifo_1_if.rd_data[0]),        
/* Interface .rd_valid[0] */ .igr_post_sop_fifo_1_ram_0_rd_valid          (igr_post_sop_fifo_1_if.rd_valid[0]),       
/* output logic             */ .igr_post_sop_fifo_1_ram_1_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_1_ram_1_init_done         (),                                           
/* Interface .rd_data[1]  */ .igr_post_sop_fifo_1_ram_1_rd_data           (igr_post_sop_fifo_1_if.rd_data[1]),        
/* Interface .rd_valid[1] */ .igr_post_sop_fifo_1_ram_1_rd_valid          (igr_post_sop_fifo_1_if.rd_valid[1]),       
/* output logic             */ .igr_post_sop_fifo_1_ram_2_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_1_ram_2_init_done         (),                                           
/* Interface .rd_data[2]  */ .igr_post_sop_fifo_1_ram_2_rd_data           (igr_post_sop_fifo_1_if.rd_data[2]),        
/* Interface .rd_valid[2] */ .igr_post_sop_fifo_1_ram_2_rd_valid          (igr_post_sop_fifo_1_if.rd_valid[2]),       
/* output logic             */ .igr_post_sop_fifo_1_ram_3_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_1_ram_3_init_done         (),                                           
/* Interface .rd_data[3]  */ .igr_post_sop_fifo_1_ram_3_rd_data           (igr_post_sop_fifo_1_if.rd_data[3]),        
/* Interface .rd_valid[3] */ .igr_post_sop_fifo_1_ram_3_rd_valid          (igr_post_sop_fifo_1_if.rd_valid[3]),       
/* output logic             */ .igr_post_sop_fifo_2_ram_0_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_2_ram_0_init_done         (),                                           
/* Interface .rd_data[0]  */ .igr_post_sop_fifo_2_ram_0_rd_data           (igr_post_sop_fifo_2_if.rd_data[0]),        
/* Interface .rd_valid[0] */ .igr_post_sop_fifo_2_ram_0_rd_valid          (igr_post_sop_fifo_2_if.rd_valid[0]),       
/* output logic             */ .igr_post_sop_fifo_2_ram_1_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_2_ram_1_init_done         (),                                           
/* Interface .rd_data[1]  */ .igr_post_sop_fifo_2_ram_1_rd_data           (igr_post_sop_fifo_2_if.rd_data[1]),        
/* Interface .rd_valid[1] */ .igr_post_sop_fifo_2_ram_1_rd_valid          (igr_post_sop_fifo_2_if.rd_valid[1]),       
/* output logic             */ .igr_post_sop_fifo_2_ram_2_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_2_ram_2_init_done         (),                                           
/* Interface .rd_data[2]  */ .igr_post_sop_fifo_2_ram_2_rd_data           (igr_post_sop_fifo_2_if.rd_data[2]),        
/* Interface .rd_valid[2] */ .igr_post_sop_fifo_2_ram_2_rd_valid          (igr_post_sop_fifo_2_if.rd_valid[2]),       
/* output logic             */ .igr_post_sop_fifo_2_ram_3_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_2_ram_3_init_done         (),                                           
/* Interface .rd_data[3]  */ .igr_post_sop_fifo_2_ram_3_rd_data           (igr_post_sop_fifo_2_if.rd_data[3]),        
/* Interface .rd_valid[3] */ .igr_post_sop_fifo_2_ram_3_rd_valid          (igr_post_sop_fifo_2_if.rd_valid[3]),       
/* output logic             */ .igr_post_sop_fifo_3_ram_0_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_3_ram_0_init_done         (),                                           
/* Interface .rd_data[0]  */ .igr_post_sop_fifo_3_ram_0_rd_data           (igr_post_sop_fifo_3_if.rd_data[0]),        
/* Interface .rd_valid[0] */ .igr_post_sop_fifo_3_ram_0_rd_valid          (igr_post_sop_fifo_3_if.rd_valid[0]),       
/* output logic             */ .igr_post_sop_fifo_3_ram_1_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_3_ram_1_init_done         (),                                           
/* Interface .rd_data[1]  */ .igr_post_sop_fifo_3_ram_1_rd_data           (igr_post_sop_fifo_3_if.rd_data[1]),        
/* Interface .rd_valid[1] */ .igr_post_sop_fifo_3_ram_1_rd_valid          (igr_post_sop_fifo_3_if.rd_valid[1]),       
/* output logic             */ .igr_post_sop_fifo_3_ram_3_ecc_uncor_err     (),                                           
/* output logic             */ .igr_post_sop_fifo_3_ram_3_init_done         (),                                           
/* Interface .rd_data[3]  */ .igr_post_sop_fifo_3_ram_3_rd_data           (igr_post_sop_fifo_3_if.rd_data[3]),        
/* Interface .rd_valid[3] */ .igr_post_sop_fifo_3_ram_3_rd_valid          (igr_post_sop_fifo_3_if.rd_valid[3]),       
/* output logic             */ .igr_ptr_cache_ram_0_ecc_uncor_err           (),                                           
/* output logic             */ .igr_ptr_cache_ram_0_init_done               (),                                           
/* Interface .rd_data[0]  */ .igr_ptr_cache_ram_0_rd_data                 (igr_ptr_cache_ram_if.rd_data[0]),          
/* Interface .rd_valid[0] */ .igr_ptr_cache_ram_0_rd_valid                (igr_ptr_cache_ram_if.rd_valid[0]),         
/* output logic             */ .igr_ptr_cache_ram_1_ecc_uncor_err           (),                                           
/* output logic             */ .igr_ptr_cache_ram_1_init_done               (),                                           
/* Interface .rd_data[1]  */ .igr_ptr_cache_ram_1_rd_data                 (igr_ptr_cache_ram_if.rd_data[1]),          
/* Interface .rd_valid[1] */ .igr_ptr_cache_ram_1_rd_valid                (igr_ptr_cache_ram_if.rd_valid[1]),         
/* output logic             */ .post_ppe_ecc_int                            (),                                           
/* output logic      [98:0] */ .post_ppe_igr_post_body_ll_ram_0_to_mem      (post_ppe_igr_post_body_ll_ram_0_to_mem),     
/* output logic      [98:0] */ .post_ppe_igr_post_body_ll_ram_1_to_mem      (post_ppe_igr_post_body_ll_ram_1_to_mem),     
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_0_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_1_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_2_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_3_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_0_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_1_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_2_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_3_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_0_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_1_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_2_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_3_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_0_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_1_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_2_to_mem),  
/* output logic      [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_3_to_mem),  
/* output logic      [77:0] */ .post_ppe_igr_ptr_cache_ram_0_to_mem         (post_ppe_igr_ptr_cache_ram_0_to_mem),        
/* output logic      [77:0] */ .post_ppe_igr_ptr_cache_ram_1_to_mem         (post_ppe_igr_ptr_cache_ram_1_to_mem),        
/* output logic             */ .post_ppe_init_done                          (),                                           
/* output logic             */ .unified_regs_ack                            (),                                           
/* output logic      [31:0] */ .unified_regs_rd_data                        ());                                           
// End of module post_ppe_shells_wrapper from post_ppe_shells_wrapper


// module post_ppe_rf_mems    from post_ppe_rf_mems using post_ppe_rf_mems.map 
post_ppe_rf_mems    post_ppe_rf_mems(
/* input  logic   [5:0] */ .fary_ffuse_data_misc_rf                     (fary_ffuse_data_misc_rf),                    
/* input  logic         */ .fary_pwren_b_rf                             (fary_pwren_b_rf),                            
/* input  logic         */ .car_raw_lan_power_good_with_byprst          (1'b1),                                       
/* input  logic         */ .cclk                                        (cclk),                                       
/* input  logic         */ .fdfx_lbist_test_mode                        (fdfx_lbist_test_mode),                       
/* input  logic         */ .fscan_byprst_b                              (fscan_byprst_b),                             
/* input  logic   [3:0] */ .fscan_ram_awt_mode                          (fscan_ram_awt_mode),                         
/* input  logic   [3:0] */ .fscan_ram_awt_ren                           (fscan_ram_awt_ren),                          
/* input  logic   [3:0] */ .fscan_ram_awt_wen                           (fscan_ram_awt_wen),                          
/* input  logic   [3:0] */ .fscan_ram_bypsel                            (fscan_ram_bypsel),                           
/* input  logic         */ .fscan_ram_init_en                           (fscan_ram_init_en),                          
/* input  logic         */ .fscan_ram_init_val                          (fscan_ram_init_val),                         
/* input  logic   [3:0] */ .fscan_ram_odis_b                            (fscan_ram_odis_b),                           
/* input  logic         */ .fscan_ram_rddis_b                           (fscan_ram_rddis_b),                          
/* input  logic         */ .fscan_ram_wrdis_b                           (fscan_ram_wrdis_b),                          
/* input  logic         */ .fscan_rstbypen                              (fscan_rstbypen),                             
/* input  logic  [98:0] */ .post_ppe_igr_post_body_ll_ram_0_to_mem      (post_ppe_igr_post_body_ll_ram_0_to_mem),     
/* input  logic  [98:0] */ .post_ppe_igr_post_body_ll_ram_1_to_mem      (post_ppe_igr_post_body_ll_ram_1_to_mem),     
/* input  logic  [77:0] */ .post_ppe_igr_ptr_cache_ram_0_to_mem         (post_ppe_igr_ptr_cache_ram_0_to_mem),        
/* input  logic  [77:0] */ .post_ppe_igr_ptr_cache_ram_1_to_mem         (post_ppe_igr_ptr_cache_ram_1_to_mem),        
/* output logic         */ .aary_pwren_b_rf                             (aary_pwren_b_rf),                            
/* output logic  [73:0] */ .post_ppe_igr_post_body_ll_ram_0_from_mem    (post_ppe_igr_post_body_ll_ram_0_from_mem),   
/* output logic  [73:0] */ .post_ppe_igr_post_body_ll_ram_1_from_mem    (post_ppe_igr_post_body_ll_ram_1_from_mem),   
/* output logic  [56:0] */ .post_ppe_igr_ptr_cache_ram_0_from_mem       (post_ppe_igr_ptr_cache_ram_0_from_mem),      
/* output logic  [56:0] */ .post_ppe_igr_ptr_cache_ram_1_from_mem       (post_ppe_igr_ptr_cache_ram_1_from_mem));      
// End of module post_ppe_rf_mems from post_ppe_rf_mems


// module post_ppe_ff_mems    from post_ppe_ff_mems using post_ppe_ff_mems.map 
post_ppe_ff_mems    post_ppe_ff_mems(
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_0_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_1_to_mem),  
/* input  logic         */ .car_raw_lan_power_good_with_byprst          (1'b1),                                       
/* input  logic         */ .cclk                                        (cclk),                                       
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_2_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_0_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_0_ram_3_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_0_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_1_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_2_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_1_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_1_ram_3_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_0_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_1_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_2_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_2_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_2_ram_3_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_0_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_0_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_1_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_1_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_2_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_2_to_mem),  
/* input  logic  [93:0] */ .post_ppe_igr_post_sop_fifo_3_ram_3_to_mem   (post_ppe_igr_post_sop_fifo_3_ram_3_to_mem),  
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_0_from_mem (post_ppe_igr_post_sop_fifo_0_ram_0_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_1_from_mem (post_ppe_igr_post_sop_fifo_0_ram_1_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_2_from_mem (post_ppe_igr_post_sop_fifo_0_ram_2_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_0_ram_3_from_mem (post_ppe_igr_post_sop_fifo_0_ram_3_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_0_from_mem (post_ppe_igr_post_sop_fifo_1_ram_0_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_1_from_mem (post_ppe_igr_post_sop_fifo_1_ram_1_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_2_from_mem (post_ppe_igr_post_sop_fifo_1_ram_2_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_1_ram_3_from_mem (post_ppe_igr_post_sop_fifo_1_ram_3_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_0_from_mem (post_ppe_igr_post_sop_fifo_2_ram_0_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_1_from_mem (post_ppe_igr_post_sop_fifo_2_ram_1_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_2_from_mem (post_ppe_igr_post_sop_fifo_2_ram_2_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_2_ram_3_from_mem (post_ppe_igr_post_sop_fifo_2_ram_3_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_0_from_mem (post_ppe_igr_post_sop_fifo_3_ram_0_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_1_from_mem (post_ppe_igr_post_sop_fifo_3_ram_1_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_2_from_mem (post_ppe_igr_post_sop_fifo_3_ram_2_from_mem), 
/* output logic  [74:0] */ .post_ppe_igr_post_sop_fifo_3_ram_3_from_mem (post_ppe_igr_post_sop_fifo_3_ram_3_from_mem)); 
// End of module post_ppe_ff_mems from post_ppe_ff_mems

endmodule // post_ppe_gen_mem
