\hypertarget{union__hw__uart__c4}{}\section{\+\_\+hw\+\_\+uart\+\_\+c4 Union Reference}
\label{union__hw__uart__c4}\index{\+\_\+hw\+\_\+uart\+\_\+c4@{\+\_\+hw\+\_\+uart\+\_\+c4}}


H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+C4 -\/ U\+A\+RT Control Register 4 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+uart.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields}{\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__uart__c4_a051142d645921f56a52f3ef6acecfba4}{}\label{union__hw__uart__c4_a051142d645921f56a52f3ef6acecfba4}

\item 
struct \hyperlink{struct__hw__uart__c4_1_1__hw__uart__c4__bitfields}{\+\_\+hw\+\_\+uart\+\_\+c4\+::\+\_\+hw\+\_\+uart\+\_\+c4\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__uart__c4_a23cf5fc4dda94ee3224a65a48eb62d35}{}\label{union__hw__uart__c4_a23cf5fc4dda94ee3224a65a48eb62d35}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+A\+R\+T\+\_\+\+C4 -\/ U\+A\+RT Control Register 4 (RW) 

Reset value\+: 0x00U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+uart.\+h\end{DoxyCompactItemize}
